From 48cc5c470fef07ceab71e43d0a3c8b4e96464c8f Mon Sep 17 00:00:00 2001 From: Scare Crowe <84860158+CWDSYSTEMS@users.noreply.github.com> Date: Mon, 4 Oct 2021 22:41:35 +0500 Subject: [PATCH] T3Q is the biggest fuck face ...on the face of Earth --- ...Technical_Reference_Manual-r1p0-00rel0.pdf | Bin 0 -> 354303 bytes .../logical/maia/verilog/MAIA.v | 4802 ++++++++++ .../logical/maia/verilog/MAIA_feq20.v | 4801 ++++++++++ .../logical/maia/verilog/MAIA_feq20_s.v | 4821 ++++++++++ .../logical/maia/verilog/MAIA_feq28.v | 4801 ++++++++++ .../logical/maia/verilog/MAIA_feq28_s.v | 4821 ++++++++++ .../logical/maia/verilog/MAIA_s.v | 4821 ++++++++++ .../logical/maia/verilog/maia_noncpu.v | 7931 ++++++++++++++++ .../logical/maia/verilog/maia_noncpu_feq20.v | 7934 ++++++++++++++++ .../maia/verilog/maia_noncpu_feq20_s.v | 7951 ++++++++++++++++ .../logical/maia/verilog/maia_noncpu_feq28.v | 7934 ++++++++++++++++ .../maia/verilog/maia_noncpu_feq28_s.v | 7951 ++++++++++++++++ .../logical/maia/verilog/maia_noncpu_s.v | 7952 +++++++++++++++++ .../maia_complex/verilog/maia_complex.v | 2816 ++++++ .../maia_complex/verilog/maia_cx_crypt2.v | 351 + .../maia_complex/verilog/maia_cx_crypt3.v | 713 ++ .../tests/crypto64/Makefile_A64.inc | 41 + .../tests/crypto64/elf/crypto64.elf | Bin 0 -> 403675 bytes .../tests/crypto64/src/crypto_test.c | 80 + .../tests/crypto64/src/cryptodata.c | 1591 ++++ .../tests/crypto64/src/cryptodata.h | 5 + .../tests/crypto64/src/cryptolib.h | 26 + .../tests/crypto64/src/cryptolib_asm64.s | 138 + 23 files changed, 82281 insertions(+) create mode 100644 Security Algo Accelerator/docs/Cortex_A72_MPCore_Cryptography_Technical_Reference_Manual-r1p0-00rel0.pdf create mode 100644 Security Algo Accelerator/logical/maia/verilog/MAIA.v create mode 100644 Security Algo Accelerator/logical/maia/verilog/MAIA_feq20.v create mode 100644 Security Algo Accelerator/logical/maia/verilog/MAIA_feq20_s.v create mode 100644 Security Algo Accelerator/logical/maia/verilog/MAIA_feq28.v create mode 100644 Security Algo Accelerator/logical/maia/verilog/MAIA_feq28_s.v create mode 100644 Security Algo Accelerator/logical/maia/verilog/MAIA_s.v create mode 100644 Security Algo Accelerator/logical/maia/verilog/maia_noncpu.v create mode 100644 Security Algo Accelerator/logical/maia/verilog/maia_noncpu_feq20.v create mode 100644 Security Algo Accelerator/logical/maia/verilog/maia_noncpu_feq20_s.v create mode 100644 Security Algo Accelerator/logical/maia/verilog/maia_noncpu_feq28.v create mode 100644 Security Algo Accelerator/logical/maia/verilog/maia_noncpu_feq28_s.v create mode 100644 Security Algo Accelerator/logical/maia/verilog/maia_noncpu_s.v create mode 100644 Security Algo Accelerator/logical/maia_complex/verilog/maia_complex.v create mode 100644 Security Algo Accelerator/logical/maia_complex/verilog/maia_cx_crypt2.v create mode 100644 Security Algo Accelerator/logical/maia_complex/verilog/maia_cx_crypt3.v create mode 100644 Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/Makefile_A64.inc create mode 100644 Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/elf/crypto64.elf create mode 100644 Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/src/crypto_test.c create mode 100644 Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/src/cryptodata.c create mode 100644 Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/src/cryptodata.h create mode 100644 Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/src/cryptolib.h create mode 100644 Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/src/cryptolib_asm64.s diff --git a/Security Algo Accelerator/docs/Cortex_A72_MPCore_Cryptography_Technical_Reference_Manual-r1p0-00rel0.pdf b/Security Algo Accelerator/docs/Cortex_A72_MPCore_Cryptography_Technical_Reference_Manual-r1p0-00rel0.pdf new file mode 100644 index 0000000000000000000000000000000000000000..7866fa35cf741dac0dae1acf8c59def1230e2df0 GIT binary patch literal 354303 zcmd>mV|1q5vTkhKwr$($*tXrVZFZb=+_BTK&5mu`PVVZytJm7+>^;W1=kK|HGQP~W zzB%5iF-JX5Jyr7~RS*%QWu#+=BHiAZoPmYnAYdS{Gqi+aWMX86GO;!O`I+U^kNp)&L)lo^kUWq&L$!zMs~&~1blo@PR@=d1~yP^G|R=MHae+J zt7pAHU(%@w6&lxOG2vG=(G!kO!s|)dOUtIYe)xK6gIa!c_+r`j_ku~%=z8vscX7VG z_)AP4xuC~8!tY7U0l&t`60mu3uBRIg2c8DDHr3L&QK=LH8?uN=HG7-=_)0I0KV{ka zy8q)F6v$@+(4+$!#q5R3%hU%Z=7nwn$N70lxQ!=m#R=`#5={KcZSp@|F zIA5i2G@q=@$~UI6IPg09Clb6n>OpQwQHtt&6xUi-zd}g)LzcSBvnZC(&tW<=5@7KT zonUKl%0OUNfn3EwHA3O4LGwz-*faS<*|i;Js!Gs!7#|z)S6;c@wlId*?ql0s`jycr zxgMXA)Dgb0mhnM~Hgf}%+CNd@%iK9$2-yn`lr2I~As0_vq-xd=+AE=A#KW6?+pjQT z!0X~#HrHw(v{e73mQejCHh$dDkER4M9$xX zyFKioCB{R8?mQg&I-uwdS@Iq!|FqD7J0Ot4zKxB0b=Q~hE|^a4yOQs&j@Qy1PS86V z(YCtM@Sf&QW4JQ1NVf8GBHc#4Ym2OQ*Hu{rHXqSi2i(ZTRRxWgFezC8Yi5lm(x)8& zAD(S$T===v9I3>Om|UH?!%SbE6i0ROvt8A?g@TtBQ(O(c8m>6G?I``>0YsNu+;;~d z&yc9s8Zn(=yXNc7@3SOeP$zSZKUUP3R)hGyK9vR2FW2L@&~TfO{7?aF%F=7;88?u+ zI?Sojg)DqkQ5Ff16mX4ImI$Yw`qU8lI?qW0&nmhX{Y9_QK-9(q13^m_)n71y;kDd&_{}bad3WHHX zO=LU1`3#=#VP663RJ$Xn+QPc5DhiP8L=LIdX1hZb`+4&|6kF8()L zHhfbTO$l)><&xg^Ei0CgOfUIk`ZA5Igyozw-*AvLq+ z6JDZ=JE^Pm6(7;9V$i|&`fcnHI-GZES%x+Sw0kmBYNtPj7YqVC!Hu5#ZlK#~XD6rr znKd3gd#zeGE5ub*GEFC!_2z9v`6$L?wCf2x5Cp5}z=^fcUd;k;LwTlxI{h&o;iUcq z5VTcL+cAc^#5I3DY40dLPMEuq`X;jQiTxgYFMTc9I+rGup;?WdoVxK-=CT6&qT=lS0bcW{%mhTuV7$i0`p=Z{Dr;hFVIXAZPN4P27Z?awIa%qL*jd?_3D`NA=$JT|Ss4j*py-7i z?d<>2NXXj6#P}br#2xKi?EiS_U#|W7hyD}2vZH~mll@N*jXu*0f1(#LakVfqQ4$yW z`HI4Sxc7(aPFe&%Awucbd;b|KCdNNjeu4)p0~`BqAYuIJ$j`-pL6TpF{|F@v>$=_E z4O#0ng?npMnj%cKC=7bD0`jA`ilX&wYj6ucV2B`^NXQW&q&{y*n>y)KZ+~ zK9|2cnW=~Q-YZsqjum+f-;J|tyl-)nOHL(&|CuYl9*~H9_(e0=Md*R$fvLd@C0VG{ zO`LJUU{*}~)Jag-DRBB@e#WZYPni1rT8%!2{P~>9YaH1?P^+&K*!-iPoAj$#(KkW8 zK2^W>x6YX|%7IX}P3(BurXt;<-LJ z>UE5=rgyowTssPSrs&e-_lj$_(M0aklu+Q>2%f62fxWtVc0`%4gMk8+#2Mv{# zFwlPKsU(yBXWbRocEPU`fz?hZV?LwylBeRtU%qd~GX~!(BWI;4TJzyhdh~cTufliW ztLDL{ILaJ>&MxapF0} z!c0?IVM2_%FE20ikea@}a%>-1VX_N)hzP>;uh2F`qQ~NhPyiTO!5c=dhA0<)~loWc@F(YZTt%U48%M)fSoog#41y}dhiwT)vV>HCi3e3;CV)hF$* z1d;QYg)sOs#km#zpDTP4+gN4w%bHAqMtZ~gR`@vy)-LcJ=1bi&f*BOZ7}55lCEbl+ z0abx;zoJP=sgoDvAb!au?Y&r6Yb1t`7;wq%sz9(uSU*}Pbq-Y?YGzVuzmPsaQTfQV zKcHzakd#=2TQ?oX*!6&=5tuglWB}aq?b^BezKz6}Y|WukjBlEPgolrDDZ3{khFg85 zP8q+xj9hrW-V7$YI*xe2CaS=l9CItL*?d30@_Ce|{7y7! zy!U4yO9n!#N5a?(ef-vkk)Ek1=Pg~RRGFHe}LZir}rUUVSF0A{4TF112RJX0^c)RM~+9Wc0a^h$VO#+%s@67?G zgU{XzA@MQk>}ypR7PWuv=|_WDp@9GS6NU#DKJcQd%W{s5nSfjnIjGaV`9Af8_}D1B zRJ1$3g-VvU(NMK;MD(`xFcvS(dS+!Yt8BtkwtWW6YZB{1&#O$*aPpIL@XIV?LdAvD z@LEuJ=1HC{75dD>$0;~wM0Xg00|Sz#3qSH(NhI=YO5stn>9%F;6xDryRco3uzsbwP zu9(HlCi1=_lIn~OkYQ!099N`xp(4zIijHyRQHNOp_w-J>z|wR(NyaiSl!dMsV8B+5?^fTu5_ zjb@+Q+7{z{M^i6DwUMzRx1eE`JH~N>`pLTcZfnP;kZy#iyKUAhxHF83J6Gy>omB;} zOHL>gtltgM$BX+isK<(n+ji8qcPnybPdg?+Ct2oAAw26lwix>KYsKdZs<=gzatRGn z59%mTA$smYN#R>2o|BHT>r=Stv9dk$Qu=E6_f=-ypi|#C%n&8M zV6!0#Te%3&TOeNN=mj!3jWA^svAktrI=h^0ylnL89c_Ok5WklU+xG*E8V*HRoV5^n zb}mk0%OI$$Toa|$zO`4r;npk^&e&4JYM@&(80kkHYT2k1ab?UI%@|#OzvH_%qLKfy zeDVPVHxC+2pxP#%;3N|S$F8tz(5NK0If=yut2zGFuZC5EXB@j8i-DRUDwlK>P_9Cd z#Vr;&&f6W02m@i`#T(V=G&m|At}IvsM{M&)VMVaQQIp;L$7KUuFRfx*KHZBzw@$i- zS@v*bg1IAHuyU$NiwoQ{u>-(fD$A&fe2&zW`|YB3Arj9U>15S}UjDHc5rfi293lH7f(UPoJ(9WQw6-dqup(WhBUu*2-QdU@ zWWkHIY;00?)=mOn?mMJ-PD-;-or<;7w}*Djoja?{phnmLyb_yiY||W6tqxAK)*o)1 z+!q@+OXB+SPHSdC5>|}1$J+ilpO`V)JYw+GF-MzNRhFH`SoEMc0MS@Sar zZT+K?C&hUsfMUs~o9~93P7Q7_Sf+h@0&Y`tfKyBimcBky^~^Jzm1mqGFGGUd_B*>$ z77BfS4uY(e+pLy&l>6TnC3(#V~F)Y zLs=cO_lMzZ`tRt!+ZYxu`iRmZ<00%O7lfAlsH+>Xnlb=vEyCK<%I|VS8WDV)3*Tkz znirCKMUf-xdlJ4$Jq+hsmx^ms0tv{2$dPeP?n6+(Vm>_^%qYR~;Hs^@+bMSeiJV7t zwVM_P?74ZK?dv7quSN8xfdHOm_Vg-0MpfTnJ>q&oOkeqt+JIVLi=M;plHYln5Lv15ptc6zHOfHIF2-pY?(eQ$Uj*ot z#QWq89R*DkeaGKrkjs4*3FU+`Jux`Ut;?(g)j5`ts<4#&nPVIv)%G$QT?r91*7cZ2 zbq(UHEgC%wEs8b@q zhN|C8@}y$j;=>nb@kMe=VH7`&etJPwL|)%zJwPdZP1jx>6pf<7Mw-wBvV5R@QB0pf zyP?)-ib5egm*kz}7J9k9*?Yj@X!3&?v|(Msg2`7?tZ7^$AXS|sKG2OOiUT%0+8@&# z6Bh;YI-X>x(pS7SQ_-?z@HcZAF-uU)KOPxaKIYRG39s+NnIe10$T(-be@6H{X{zze|U+e-S9ZLcNeZa!WQiBJB4oOA_}td`8>>fbytO3 z<{5+yvD%;l#z9-OWc=+_mwp<7@+gKXbpLD7IUjTjL^*khmCZA9Le_BSy=meK(Knl<~atbXiD zct_hF2M#NpQYnCOT(kU=MuF^HM-9G7YPWi2CP8;baK$G2J65vzFqC-z6ZV`@v%yR6 z0w6%g0^R3ew>D7-lK8#aN*9^BVzNXjm5op5j0LkOg(IYEmQ^h(_RU+hNVrHV}*2K?&b{qpivP;A|mUf{Oo4hz8?Z3!Y; zD5@4Q%k0X9?JnH@3$bRKqCCJt44*cy4Dh%1X1l{|BNK*tPqBx5bBF?zd4)`qz9FUp z;&~T5#Qt=|FIaRCD_7dRW~e{h$?&bYZ`%A`l&zp}>5C4rSjceYkp@0|6{2WmaNli- zKWMZ?6wpCAKy(SQUr!t0Eu?#;70ewzc#0d@et;9e)Fp7P3T%$4p6GV6$ zK;zvK0E7ZR{Nj>n9eQ#^9$g>dj!VJk@XT5Sb}LBic`Qu1U=Km@TkY!n;e00>HH32VPy7VHQCYPY{PIi#NeoQ zco@O?q_Pz<4+VFLj2 z0F|jfX*+w`AaH|!XNAB;VN(H-BysKhTFY6%b3->g$t7#B9Fe@GWrQqM=1a43Kt~>Y zXbZxmN5799)F`$*_w93~c%hcq22+T2^GkNPS$FHux(vqUC;c16Y*?p@*Ui03B0HqJ zhZv8Us;_C47y`#Ujz1usAk&FiyVN>#ut^*1b>l$9s#;~6=owF*Y>cUZ=_AN*8JtUx=``b0Zf-14X_ zfVBt98_N#rKqAqtRtS@HNl*7s&O37W9i#wM6Ji}Vr~0tRNCTd@nUpvu-#4l}fv9mX zmDNZ^D?ykn5{EWFHDi~-LUl!flg+4JQB_K5ZuH1ucs7SZ(mkLGds%wANf6icyC*wV z>1MK(LgM3FyB`!@{fOsJk}m=A*ID@Dh+e*K>9?lVH(P7YpX*vR+6$+UW3Zui9N6f`j7E zs}@_8-0tUx^s`zB%P}W$T8W8>glmRAk3I$4HyG~2SSwDYM!ocn(+jj z?)lo#5ioRV4RU3Rj4?>i zr;ErE#|hVwEdnugogrdPPp(n{Cu(7(1$!aOqPdW;)jLiL7)NmI(Mj{8p;x4dqsyB< z^=G$(UIs5fnj>5n;VlG91b8z^x;}aUaRL+bhX|aa*U&r6`S0^ej-YY&4H!>d!4C1Vt)yQm85o&r~o%&ggth zA}(hhsz?BbHaCW2w0->Y;Dn9V9ZLsx(AXqj08)%KPQ4&x!*m5~$yPeKq>pTTcNt5V zyj>ndOoqViDSSqqj=!PJPCnx*TRL2IIqO8|*LtdM2dUFFYfTDdO{9u?VIIE&V90x^ z!iaiL%KmT%0(-i~-5-+x&kIaC!^Hmd18E!NTjYf?_lgJLBY7C1-~p_nt4~tz;j2-I z95_|z#*?@tT;%A|?HvQ1rgh?i_4s7V`B3a25`>w;zsstef2o51Q(5&-HI-hBiGcB! z{z@;#Ou+c3)XGA@_^VAtFUCs1^iz5KLw@~JhyB^4`rjnK{t{OI&|m2VZEfv->amRf zS7m1W8QTA<%l_7|85voA%d$*AL-$*j{i*&E(90WIesZ>fqL(9J{n_PnbaEzOW`z3P z{bTyM$vHN$%8kvyPd7PS^FPYi56(;n7b$2Y)739|tebl^R= z`7%9fO18MD{R%5Ksdr#ORA%(=M~nHlYm7_`oPYVt`Y-V5V9|wel;~w(x zz%lj;ytp%eIe4*svAkjpH)e6mNTs4Hs+-u&Q}5V zW4PQ*=WL1p$(vpm0!>eWV=1#GmH_t_>}tI#vN;-Srwk&RwcJ393&T6wzYg0@xu>3r z@^LJ^sMIuyIU+iZ%c&gSh1$+?OrL4;9hV^VqlA-CWTX1h1Q!3MFk0TBKaQGZQ<+I+ zntmc-?_im`9{Vg4>(0)>W~nzYz#GPHCkK#)JiGqt&5L(tc~U>i3_@A4sV_Xe1ve0# z_<6UO2tC|eDJn#Z?K{m)rAznJG_PT}WZLt$aj!`e@v20?%eBO=OGaBMf~A8fHM1$D zo0|PmY?wS~c{H|@Ue1zXSA8=_L8YqZ`A1}zErln-z+KL?li@nXXy-T_lv;)zNYJe? zLDJ9AykcL#_1zOM9iKfrtQR7q)YDiSYVgtBb3UmREDM4yp0Q7s}Nn2dbQMK8}#4QlRcXm?WZzSjqz z>%2WfcdxJf$L6>9ET_mk=W-g#*DGTA^_Q8bC;05gU~d9e^^m2Vq|M@|JShqF6F*ZzKT{dyRv*7{LVaj1h!LW~4&pwWT2y$`XxcA>WUem1Oo1;V;?T)k;@ zFU74;~Z!E|-+bMC8hi z85%q*q}-WgE4yZQ4SD60n`0uYPT_qzr}`?|U6&uF5L}OGDt5Zn3h_J9=14jKBkQcC z4y2afoDL@ACZHGBB<6;lYulyMlD6Xf2XuG+oE5uQMFrSJI1>iH+2Qj8(e6Bxs>B(nG{vhWQ`OYu-(j&v3 zsE#*qo*JZu)mcQww4v8-v2kK{JOi4FL%5Q7QPXl*1w|BCc&e~fpfuU8m?gY=^5I{b z>2ENkUKxve#v>C z*XgHM4^BO}QFZZ6N+D5L^i6vTOb%&Ry+^5NLz+sqLYih{8C1?=gP1w1M(_J=pd?RS zl(fY5%E$hX$4+&Rwzuknu35#gdfIx>mwRYm2}QED<*t?ngMW9A<##`wk&%P>=i{HQ zGXI{|`j>wCFT;O4Hsp?mY{`jykJ{J@hMETa)~R2CgNiLy&j_xuBRotctm=u5POD>9 zrj?3A?`jFkt#hC@CGfLRy$L|$AmMh*vX028B8g~$zL$Spp$08x@+k=uS?@%N_eF$} z2D0jjQk;((TIvcRd~`giXL?~F6BUs?f@WX5BA?BhZ|9yfF{ktP*fMJOV9%yef6R|yb4udfDL;vz*H{|*ou%*rolzsgEDUjuxdhgs|U^zOpu)LdXD^f$Wr|v)e}gs@D?JA67VXC}|47nhXTy%$AF}SYb4R2aCB471;7?{&jvfT>;qe*5M-~if>Y0QCZd<7( zjZ+bE+(@Y6T>^ef9lX{1Q^&avu;)v^(}J&@I5n+9RvFFoJkPi)yOv*vA9f@F}81Y?o)t5mVZe*B1J{OaJ!Z{GIO8WN_FG zRq++Y3kDdo7lvQ{#@x=!`lr+NELK#BWWOnJik|)UPe1sOk2lg-avU>y_M5F?9rKRk z%gw4C1VDAB&QoHB0a!7zb?l2D(h~J!?$o^@#wyXu$Py3}a^>S9Q}OOc^>gY=a8_Nc zw+6I;LmNPLLF3*@!3~U#sJL}g43%d)GsAZrCpK%s2Yr_?#AmU|z&#GNbwUL$r%ap% zV~mL7zMWBmDqZE{Z1KaJ)c1*lLhcOiUIjjzN3Lr)1(@O3SpuEwBOf}QKXaWeXR|z$ z6Ff|y3`cRuE8UZLT+^hIxu4issG$mGZ*UIVs^0^7kl8oZ2-dMt;F-rVSBBrWI1abW zQUns2le*+ZhHWUK+J80B8xK~?0MQpq;J3@W_IGsMi5ONQPaVrx7cIp4I~{B!tOpdvYh#84V-z1c;Ev8 z(AGOvvtcvM4{cocqk-v28N89Pcz>&6A}>&z@>w-N7=d2fO{Hu~+l+Ptz*oeup98M* zzOHAR8jX8!!fDKjMp*sX;WpH|cJl+rEmRFaz$J&?;C9)PCrsPGHW@b{_m*G@HGc zR+HTR-4di$y#G~-BU=zds5Mor0}BKS0FR^A0j{@J|EmIVWPiFS@<0^Q1~C3eJduyY zc7TSZQ!Uo$3f&&cx|mMAU9?aS`NjY@hoq=!xB|^OdHqEnKsQY^rR&3SU=twOyyf}) z8bf@-H6MiMQjS(u%n^?gw$`LLE@XC6-89XLZ)U7}y55=YXH$8w;*185P3(N5E`;ZE?N zEh-1`p%1IzuTRMzsp43h1oJ3&zB^Q8QJes=yjJFyj&be)uZL&YKZrFl_N4)y2=PTG zsa%6oWDL-PW9G-hMc85xXvZB9oOwwX1)bxo!m`)KiAV_Tc;aJtF9mSK{cWJRznsC)` z4h9=!f4E;uFUghWtcS!B6}6g>>SK9gK&lWBnD4w$?BM3p5dw%o94BfZuU0&(k}HHB zZDBg6D`T zN*Dw13Gn%H^ErdK-SH;34MK3{_2r7jmcPLAqf5%D-pLfvIva61raof2#e+NCc%$0wmW7}}MB z91SVMCZxRMw8rfzCXz^FkEHx7lP|yB5>k=CV4-KYNQ@ds8G>p?GQw&e-n=p5vOuTe zJc{n>*Ml>uGS$5cGaoqf*<|5H{+JfHS-kBte>dl`HZHtb`}RE)_9mWVVo?XxESt50 z&&=tYjHc4#$Edl-JEwFWU}Os0^ac~MK}PGuQRTRdWjGRx7>qn|5bUa_aeU!P!^S#H z9&<2o#yWRBg3}!XndSOCuHEu<_z$X0tR2PKveed4s^ss(|DH8j{w_NHr&;r_((dnS z@9!e-uax?~HGi`FInes2pi02<*VOKx`IGH8^=4vY_=}IT{HaxOEsAO@O~jPVD+6HBSr?Sk*~ljNsoT5Bt2MWfVCw=y8k zEh*6qxPw*cOFgOap^`1G3YkT<1(w_`hi?-@*QGFSzL40t*L)XYeoAU}Hj#)| z?^!nysJzG_m3S0-fKxAo6$N)ytkqVT_kcrYFo-r15GK`XXl64%4AM&6bNJdwAbv^ z8vL-6qR%mS&`LI@-v`v!-F~FWBm)yPK6`y7J&JLhpk*DC(y~GCTeIx+B31*DzY-|l z_hkgTy+rMPAHWEepY&KYa~ferer3Nwag8NjmZu0+neMLo3W+C30QjC1bQS_RWSURi z$sR;9RK@8?FaNk6x1N!-;zJ?E zM81z`2TC^81U+5_)tl2e-uJ<~a>A_ZI^L{#XRn%D%!gCdkB==%F>BZ3?gWNH#HN+> zPs$sE_p-Di9v|9?Vat3xOIE7I7 z-77xnYB-gUUn{RV%86P4hF+12-2NE*iacUuIRz5(s-OQl2gBN>V*3_Y4c!h)4l9K& z6q+Z^@A4cfPaqzqT)rqeEB_S2oC6~x#~>i=vBi&UIR9h(?o_CBs%S`1rYE?VFStng*t0V5T{;PohC zwguk4smz}Zpi@aDFG!wd{Cx=8yX`;ylo;0hc_Fg;M^4T4ucfXB*}=YjWRb> z^n+Ml+?;_#s7U{?!YMQGKDe?8ARupD_8w0SFGI#sXS0bQ z{WMbAdCWV&l?(PcUL9JA5WMWzlrc|l(YqK`GtR5!f@9{W+GveQgWXg&bqU9>QIB=P zaT08OEt;nv*#le)Y7*oYPPT$cwh$NX~xB>F2{yLzxRDs zrl@#K%YbC78=rTKrd1#CQYWP~&>-mzzDab-G=>cWH;NzbW;p>wstJx>`Ud3D)dp2b zCL~>DF9F|G3%M&q+aDq7tgbO>)i0pMt6Fq}CF7OOIl9Q3k5E;jQpVC<^7H*FP79_( zz$}XQ9yM@Vql6L&yw4gmK0V}aw+mfFQzulmv=5ROdb%zYN@7Ck^3|b|Qmp2pzM`Ynn!**k)OB znsLr*?%{`41-lGI;A#|Notv{Ki_QtP&hb>qGZwFtxP|^;We4*sVi0OXiuUn4?Mi3B4NPP8E zNxeQ!IDTr{Y@nQj@8AKmP{t>PHI#t)VAe2*5<*CI?)FOa%@ED=i(W21rE}2<=^~R$UiJlTbKz_Pq;wm>F1pw(7A8)el|2qM>w{ z+tQRUvFiA|*E>w=Rp?N%nbyZT4w+8{-(mM}(V&vtCIZyOE)})_X}=01eqT^Wz#Lpx z-z=iUBfKIrb6HW6<@28;;su23SBW!_WqzR^6zIsv%ThPu9K7?|1OKOZLfSULwe4Hmb1e`^wruEBg+4-FS-XcG`--t&aCus}95 z_uLj+fM034+k28dVhH)c??3FN?gYe8DR4CAjhvrs;}V&L(rRn zgOZHCru>LXVFyDu7uKU0G*VoULWn6%GEUMHQY>XR4cJMQ+enmh3?zx3x<^?LNKSe> z42+D(R>*-koop5y`K~47GqECf@uDo77_Ei;@#O;jRv(C(^~BgnAJbuU$|y}oP)`Ae zNF{>@G}0cLzINkE9V2XAUyu%few-)%S6^w5p*(A5jH4kvcxR(Gtxp_HAIq;Hfj!fk zryq5%pq8^iLER2g{r)&x?zLTB7Bt%777wt0{1gnXbAV_is2Uu&#{qmB50@ zE9QLIm%9iUL;;rp0Oub=x1pW1jO)(ddv*E7032&dm<<_$t=HOMZ;UvCaWlsRp+Zk4 z3Sbgb7fgUS2?W=Wf-MohSwmu~&0;8^*+=kL7cTRwBTZ3MC77o`C{lRv1PC{W*}tc; zjsQ0gP1__M4WGa}x5(cDd3CD7j#zjC$d}i(5T$5;c>$5&H-oCL35?`59YFw!$%R^+ zk19Q`yclEZb#+Qxqw{`4Snh#`#yts^4tvTe-Gdfy>1T;T*#xOlEdo#|y1c!7nhaMO zW>eSvPulQrF8cfO*8lsxwEw{J*$G&Gk>7unN&aU3e~(vi5U~By2I$2&3D|zo<39#1 zp#GN+TKr=8|Dvm~{Ti_N7hQ$@FP)zKFI|QGU$4FW_dWz8+wa~F;~x_Wzb7nyZS#*+ zgYI%yjPq?+!G7@{*M#6os#AokmJmKzbseRw7Z93WsQR)~#ev!rv@n|GH)6q5x3^a} zwoS2@^ZKoNlqQ^oEzD8BgWSiM#W}8%n6uSncz-u6U+kKBkCW$xq)m6 zIyxrwm~*P98TaS%JpgY31$dAR=yh|ms>JYrRXY$7 z(^Hmfqx#(O?S;$ZefP+!MoV0is)&2~kwa7573o4!?$&9Qr`mM$_-H_Y+@!3frGSpD ziZ%lCj%<%G$tD=kezGBQJs@5#@7;M|qdz{-WDk9hai;L$`ny}RafZev;>E(<9A-ji zWPc7I1X~hf1Fn0GuAD4U7^>Qta9jlJ4d$9@Rx|*!VHnJ;e5Yf!r?fz6{wUAG~ zo$OlWNxnylir`%|K+<@;o8H1mEv0X4*mKbk*37K!$AOxs50gB(aWI>nq&0ERzdOLW z?`nxq>5)PzQI}w&$v8*-Sd6)tJIrb3hJBFa$26!J=ye;AgL<(jdc2g|Bj$?3mkeHQ zS%vCcci_k%86~ADA48dT29OAurWAd=^p#x$@-RzW&J08`2Fb>e4Y6eSqUfS?S>tj3 zlQu<*`KuwbuqHJSDRNCloy~S*r)=lQ0+iYFCZe0JCi+pDa3K8gw%aMo&;V(4PP1Le zdtx16H219-=d#)R$wl+*qK0^s!*-hUFas@)BCtbSH)QaJKvT(PxR<>QAPWOGptdSI z(H9no#oTuZ&kFST?8 zNz#qG0&>#7m3Mwq*b|arOt-3e2NwIJRD3qW9Q@#Q&zZMEsMzbIU0yWtir)Bs2GLx; z$)tPJ0Zxl7I3{D7Q?ta@qmg_a+15pHkU_ta>=Q*>uFWh|W^|DMO2w_XcZm!M<4zrlzJ zW^=+m{~jO_C3(G_o0vH@XTsn{=BM0kh!*u+AUIR(1s=Cepy067uA;AJ-)BuSXPTdutSeWZQ_do1 zHp{+qYT8tEA7v~n@Ry-XA{3}ToVTc}VF5OoXQXc=lh2_3DtaQ^7VdHW5L zhfq@hKAkfht73l!bqmoDxae}T-NdSddWH0jjWvUbB$Xtw*zZadR%P(RTsJL2YXrpG zzB?E8?ozt#N7kJL{VFqpMWz);)1k%14W70sKRR&hJ@H}y6(MhcqxfR5>Y)3;`h1gp z^(X2U;8NA-BhAz>R>EjJQ(6J#u@V0)+V5{k@SXB2#T5?aOn5{MaYmPD`mvWv)b5fx zc8-2bsq3R6wlDf2PZHc8SIDME!P;U#g|=q4S!Wc+C}DKxxv%txn=&(ba7UjNw|1NC z2BgSWy0bI-<}>93stijrgFdOr>Je~61_~?`_%1oTPEj-$&R&gUiI)n$P2*4cox7^i z+W}HpOaz6;@SA=ZdTv?T)&j=iQ#h5`#6sirI zJ;8xE(}Y{f34zUFz0d=O47YSNZ;ZSJdX>vKq)L38Pb-JGnW_1yYZ2?fvzF`#3*KP@ z{(D)rzGDoAW?8b+{bpV-nPe9ZleVOt1O@%KJ^b&H>IS_OHD%^89Dqu|Kg?fSp|!2# z14x-fc8R2=>u5ri=mXNI&d~cp(XTbMlNXgqkW5P$Q$?50C9qfv4Zz=&N(TK6aLJV> z{4ZF+d&ywk?cnXIl7?$dh(6`K&uGu#=q+XW@NU@|T!mJc*OD}>g-IUPy0sK2zwa%o zHR`Nm3Vuyvg5s&>YJpb$8j2z_-x4UW_CT@LlX9k0F9P#TA1Xd4&xoZyQ>15~cIfvPRr)V;M;yPy z%lLOwkK;EX{ZDg8e{oOdzp3Z1P5zN>VV(P{^kl=13?`0RHDleEjv$=|zhcqLY3FM_ zr9z5@fGJ{s`huf+}_6rbcfA1Zt5G5~Sb>vUL

)}+FtXsvFKKg0 z1mq>=IY+N%&@Vzj*lgWvtXsu2Dn|bM3F7?AMYg|xporr?G%kM`{-YZgmSyz5UQdsD zB&09nj+MqT;OSci!Caa|iPh0*5T|QyVdHb;xJjzPLx@=F#4!YqB`BFl!2Cf>4HR@s zl+S}mF0?@IG~t(z;F6~(h_X0JwiY=$snDPM-A%ayt~5~lGf#V(n8${w}Ym4XybOLoi9RrbO~G*@f4n=1oX$U>*zDnOaoTbiaOJ8AX2YH~8E z8XBw4)0YoL1dl&V-${SgX%2pqE|gAx>(f`BXX zTG75)f{m=zwS~)y+p}vv*u#T*TIU0@KD_FWM^AUB(%yMM%lb!d z_5o@LLmGoKHz-)54zq;W9lB>6_)8iAz2m!%)WQHxJS1)3^TZ#kujOMueFdNr9>i1} zFeabx{U|Z3R2#&W6sM*ctB0&AT`(5&0M-D|+g9P|cG8S*n9(vgC9IJY4j$P$Dir1+ zbg&&fx%4(pfde-CVKa%+v3S1MLWL7^bv8~(DSHb%>IUa*PHh#+q_}A+%xHNov zgqPNjwII?xwMDg##^-(%I zFvC}5Gx~QW6Ecf{8%#daC?A*+8hMzr@R3zmRqj zj0mqMo|Qyu#Z|7R1KWk7%nzJxAxpl708gZ@7G4O*EuiqZ#uU;UJTToerVNU^YJ2(t z*>ys~tad$93>-Y?Xb>VfM9<)=%E!4YK{oL9IGD|qi41aJ=;r^h_l`lDY~8kS*YNtIKu!-TQ9bb9S6J&KLLBx!><+MMh*knQN{w=9pu23HhVW zTkkISbxDC7;$vL&2F1<$Ro0Vp64yCje4GQ!xEubs>F}=;qdkLUU`LiGba8F>xOZTH zj0Lq-h{8XA%#CqQ(_No-ZG!0+M^aZ#3Jjli4hL$S`L+}ei`q;xP|CM|7AhUza?LZo ziD<5hbZ?Guc+n0zr)C6l+F~3!t~ZW7A953w@Z^i{}jqck47-V8e`Nx1l2A)?_5!Zm) z(YRRXOa`XAon}Rr1X*4MFJwBf&t)|$TPV0Jjri9vcxaq%eLJ43S#_az`cQp;tO9$O z(}V@w1r%vER2O4PyB4nZmK#d+&O*ioCJ#lNRVZ3#C#==jmrGzdd2=1pYeaS1ONZfIp??P{uk$_h0pPy1lJsY902|j|8o5G;QzDU`k&4{ zzg^?s9vF7ky6F!k7Z*Qf!o>rmt}GAirspiGuDmx|l^Y+wL&!x5RC12^%Ue<0wkGU( zAa3?OA06VrHc;=t0z&G4Y1ygKi4iEPkvKd?Hx7QEX*)>;*4-COQZc=>a`4NC18Ung z2Kmn~5yv080(Oo+i878q1YCa;YyGzF-`)bo8BQtoPH>mq90H)l7J-y?dAKb(1Ck=n z^<&2wrbq3aQFJ@qeBzhkinW^ByJ%70I*;?h;1AF6ef{Pree-@@8xUQ#%(7#DQiV?L z@z}wZ8Myu;OkzT-=lAX!sN?WE#=vJurmEJZULYRYrxDrI?+L35-tw08AKd9q9m8=$ zi{@)I1k#M7&hb+#p1$2kyUfmGl&oVaJABTS71pz&>7N|cHejk2O%@||GRS$(ndJ{` zp+C_sjtTP+W9`+iqu}CBz;X7xb}vJ!1_Yu*`14S9 zafJ_hGOUR!RO4w{Mp`9gnj2|5d%jVvX`)^yMCOGt?e3G5=?XOs06va0pL7mTv~2S# zq182%;TcB%v|&GPzg3{f?Qu-ZOJc~y!wct&r=*&|&_e*wQVId|qWJQdJ& zd5J+!9So4~aN8qsZO)OHmc7FXszUMj;Bc(BRw|+Edv&0j*sF8*+g-Z8cGqQ%XUt?f zskQRHL_il^s{;~*fq9oUt6v_N910^8j$iwp-;CE~|*RY@CR0TXLR;jq#QODo~I1BYy_ z^EsC1cQV3?k&CHIOHk6%Ylb#<-Jy3wOOWfO8h(ZJFV6JmaBjp<&R_rG3;%0W;lEoZ z{?uaqiGlwKApe1e|ECFEf7=HCDh~Jz^uH;4|JITDg@ymObeNIj&z1}W{eK0Eng3|X zFtYvGk@@{H|8{d7gUsS`;lr+}D{r;K`VyRxPN@}WJ+#0)FO9U&=!8h44e z!}U*LQAqZ2_UhHlU4}(D3Y_;w5peA|&M*5B@A6QOH^~`2%hHCfST-2idC&5z@EWgLUoc1_7zE7JcKCLJ88lc6MzR8OD8dA8338ckONXj12ZyE} z#qEhK#;u!hnyy?r-!z|z}gMk3=tc8{oq(3TFIG?xrs-&w~y!!kDJ5ZY@L zJH4T{8!cY3hOf{ZKNiTQVfcTls)FOm#bVEx?JC$0>iJjM(ONtU+)LN{#OX%La6UQa z$z9(&S?_?9Nz%W4*hBg6O%*nl&+Fu~qF2t?)`p&iA_KRk87;DV zZ$2dD(dKr3d7d_0irfKIOpSRm2L;H>jy>mS?hr8*aWbcKd=*!o%Y0mj+r*Uk)dx38YY0<}d8q}RNXjFic zhuJca5VCUFo>~4?XP_3L-B4|oJ_UOCU05!$Z^GXT=fI91bSVnBZlw=gSYV0@1=I%A zmO&-~jwE7q%)x5IHOk(bpqq%6Y)jyBkr&oHW6R)Vl9g#Qy;j4^9QfW0yROB`mn&|Efa{ zztB7dLKj5Xnix@pFAneEdYoKCxkMf1h(0TB<(>Q1w$7L^9oBkYQI^0OxWQ>ST+h-a z?&D>ni`0y{W6VON+P4{S2qjt2wtUIMo3zL;g9X1{q2$74z?Mfs1N=H;p-ob}cg=0*)m zaLWo#U*W-&SjWW3XJ~C@H1dPErWID@T>@4}>i~ca9aZw|;(VkmZj&4l)eVx=Ht<@P z<(v;I4n4c!G>w|W!%YOIg910y&!j>@lah75bSW=oG9h41s0<5}WSoRry7H~$yU;9o zGC*dOL;Lze61F z4dx>G+yXnzl&30}Sslj+vtUp0JO6E-64bEt6SmZjpD(Cqqx*r zYI7j1KnfycozM2`01>X%H`S5c&=2FHXR2w*V+C=fo z&CA;|O9bQRfz4O4Uo+<7$vTPP>v{>0PY;Y;n-kM2`LKgfEgtc8P1fyPq4si+&P-6K-j=hTsZUM=n5 zZ5v*HT~yQu4qkNNL^F{%;5XZ3pqOK&`RY&f)f7aa)n^j zixp*3W-k?vs) z2}*$SKE?8)RS>=)kR*>4;4lw=*^-;nPqjk!X3^R+%DdRsV^B414y$QfPQdsWPOI+% zjnbPAby6$Dl~EsH(yy>UW z%lH3Mg3coI>NRswq6@?x^Zpz-6uzl^45g-%7z{O!k^A`qHWAh ziYaFMT7hBc=sY|XMyP}P&;oe}l@iqYTXFL~WiP0_^AT~ZZUi3r)Aw%97rp$p`&mA=P)9+r8G- zdfYF?qS$C%x96IL0N>-CbAGCyua&eQmgrX+A*U^#sV8k33mim_&b7p^O+=gR@&jrb z-GXjaO*^*Yt==Y^Bt54y+&*OJ4lK~#gg7dQc49T}Y=BJ(n z8c(Y$0^%`0s)YsNMFl{|UUxMtEc84ae?7NI>6-2|lF zeHBfWc9b&Vrp&p!xLS`pB+~%WVyLQ$m*I#Zktu5w;uihjJ_gw)UDG=4Xz#o62Tv_= z;6yITqv=MZn*lM?r_QG1bdIuxOESCRHA-hC2dgTw<~$G@v82Cjz&RCmn(Q-it=?&@ zqT7rg1&+-y>PL`0-&+ji_yXrjn%8M`^8o zZ@ufp=OoXX!UYj4La4s8H_CDtzWhB_ElLy^$NcV+Nrtt@3&q>g?Mka!hbOj^^Kg^W ze4iI)HQ)oog+LQ&hiQ|b?v&rn%PW?EJNb{QO-Avn<0gOQ%{p)x@&_hEYYqmyxEaz> zHLHODXcQ%cxAB2slN~!0HMJd2%TG{f!)@d3(?_R?5rP{$HRUK=zMDyVUM}HWk0?c| zu_GB@6{AaGOG%G~aUPAM7yvh@oBDXk!gew09=3VQyOTSj8pyChkc)obw==U#8T;m- zb?v6p7jgm|;f(?x9ygJR#nk)OS&oZJ5Byj$$g`wyfo+Hra9KGm=BP@#!1i=2CI}g+ z)$M^!C*_KSMO(i{Dq$wcm++k!-s{1Xz;1u;(T!c&_^}UaOZM;$i0DOk_2J7e<(a;0 zDS*qzir{YyB@{^Mj|lJL!*;5?#^qe4Np|k1*X=PJZ%yr6&Zh6%tgvxk&CL z2PmU>r0Y5^n%E?$N%IP<{rkqcSBOp6bXd}-)I~bnaoA2lfK-4%-nqMVqw^S!=v(uj znKLzVVPtw@xVI#bldT23B|aSwcZyyMz`a^h4`T1WBnj&_mbbS0N8KG7wH!s7$~N8( z%0X>aW)CWe%xJedYhcja=PH#EEs?ry$xPwgG}pv2N>)o>Tk{J`Ozl4u-XA3ae8TZj zOpBz{_|dsPQc>A)#fa^*JomuCyeW5s!iHAvhCCTE?RR-hPj276flxpRNJg6$33ei* z*BQkDASDP;K?sPuR`En`veApqe43DaB9TEX(2~^r57HaHm9F^MYMtt2Q+_+DxR_NL zl(^W`K-4sMu!V&kr<8eNF|(QciSedQ(zf2vN>J%j=A3LBxgYTp0c9AvrA8DQU*9e{ zdhZI>u35J-ZXS8daG@aSNt!eCL34>7y^xc&Y$cCDJk7UqOe7NgUC4is0Fgz`G^Ez) z^pbg^KA0L|8E&rwu?z@n3X{s!Iyx*gAu*rRCIsJEgSlx7quPnD{av6WB8hq;C_7AS zWb5E=qT>Sptbjb4g|)BI@gfG7$cF8yt^>Z&*^9Q@GpQJXj24QK_~f&8b+X|HHMt#& z(E_-FUY*j9%Tz1FCtpJ$_N_hV7bOkO+AYyXXP<7;fIFavIx+bi%C>7G-@oBo;ZEa6B(}!nSBMj z!`%=E3~1T*>GR!dac!dpRf06d4p0s(T2k&J&y`7o^4+ix{iW}EFJIGQ0ARAaq}MGH z2wD#6)|V^uf(CRXLXW~UjNwEgG{2h^yzXm6Xo1^}f4}3xnA|(3YhQNe_8Ffgrx%vx z#HO=B=QxIFpvb{3CDLM`{dAJ}ketyQ z-^63_N#{yyHz7|MOl&O3kT3UAunCX}@&pLfpwngonred;{s72%2vmd${wUeG*U6qB z=L16gj!Mbr=b|}_1kt-$5jY~C98j?8wYK2>!kiw>XLfzBud-vi*AEf@5AWA+j%WWO z4>(v@|GM#i;K~_(_eT47W*-0_`)e%*&G7qqZmVhFm}CU}TWURKpxJNJeaC&46~0wN ztwsD*=HmG!Q3r)+K_mv!*}B>dJH$`%_Q@uNg(MlSc%M&a_Njvd@7+ z%{o{x4EeGp%*(fQKfMJmnKGS+eKuP57WCrF}`Tb_}BuU$T`2Y#Ak%hbw6=W$bqP7nV#fW_vn>B8oZ+6>CEL z0j)n`7`cMfNQc&tr(}}nd$hECVuc+0taltRIQ6i9Kw-=ZTuH}_su)mPfb&lO#81nF z>n$$qw{XWn)klRR%s)bJSX zdTN2)*(kdoszu!|m1P2Lnsekru{dZ+my^Sr`Z9sIiv&(SuNdM8VH^U@S}+a5>-x9T z`_0HK$a=Lb>F4N})Vi=mYtl)>lbW5}LtvfJH9X$?AKXB2!3XK&th**5=A^1QiZSnp zYSuEhf<1swTm)=Db4YDP4Jk7l_0mzu-^8QNZ(;k=AG+S!+A>p44Y_r?;1t;7A9?Z; zJLTW9&l5M@mwOcvp*%DgZ%t&)RHgy3$brHxma)wYIE8EKwi8rh<8Eg7K%CHyk`g~v z9^YfO>I{~6?xLICe4jlt&YaQwfSS^goY3Att_`!O$Aoh`!#Y@S%;1?FJhtk;#hXvJ zNLP9=OHo*p7gt<-FnR{$s)u}YvtlEO$6Oy6*`?d<-UvT&;8Wc%RKF=zH7T2L7Eamp z1mlcOqKh7fs1L)*#Aj2ovIl6CfxP_DdW!#bliJY5iqlOvs<{*|M+5Qh`k3cshK2%; zUP`+v8b=6*v!OwY7d4%#q*rFKl@KWu_1hPDQq4UrJXYyGKLkU{%L#o|IV}jL;3lC zs0qvPyQ}8kBYqhEv=C!w{L^#kSH1busN+uo|L-gRZ5>GwvX_!)EMBx9Y{_>o$E9v4 zDY<_$NxJEdQtaqty8GHpk~9?Tm+ZZl4xqR!DM@H#r>DiIQTOgt@=oAixi0mYybBFH ze)9uHx2irY-Em_$f3Nvx^ng?cfe)n#{?W!f2&}O$@}M>Zmq+L;VMBzu(gB>=#d47K zExEy_N7{gD4D)T|ZVN}9Idj9pDQdXLpir*y5g{MOGNi`7NAAvfN>pv=Bv{}}erN_& zoBfL4rFH)VhMOx3Kb?4BtCb(bLAH}5{EAlE?oW0oF3q%FQ8`j0i!uc&6zKsNSVX2QjIw<XfPA!aM3OxBLpe{wkz&=~Fr4zJ9qp}!PQ z^nz$(9Q5^SJJegMI5mHkZ54TgFl49t0~xm)#avTZahYuQ(%EtgSr2?kxq6KdMNsQ7 zh3=~MSDznY4FX>A#PyUM@a7>kN5g_sVi5`3N{ z13CC;;^RQ{0+`}!4Zwp%jeK|wCOB7kUeL5xO_l5fRB(&PH`JM>QqnLtDZ1i5cD|&) zldI%C@DZD3@OpZbL%fXS| zW=FV``wh-!0C#^gD8X;DFPEI4o;uwSlpt_n?M(u*mQgU9PIc)a3ivhDW+cloY)s{Y zf@H*rhtihRVH-P$vLEGxL4rab!?gxruP5u8<{Nft3S1naN6Ik_#TA+Hyuk_VCJdMI zX`d-*2*1+=q!nvx6YY2bA?)(wnIQK8U`aBXZ^}_QjEqm!%De7-%WGfzbk*UKVeT_5x|6&YI(XODkR3|HgKtQ7v&2b#m_%6B3FRkB z!Rw9i5#`^Hf`0sv6M1!RcsmbjEJmFWO#Y%4C4fGAO zx<4gL??ph4nRMG=7y44co2uh8>6Noh#lc$>gp6!oMF!gU%L+!O+nrDsJ0?qTACjbF zKTAV13&xwj*lD+cn(h9qb7oGbC}T$M9c zme_nLaFxc3{jQ4Ljr+p!wTd3+!ttWq7zF8Auc<5zA|~qf!7s7IoCrm}ZE2Rug?9nK z7V~$w_6f|f7vi@%2WhwnD`dfIGpr*g8UsvWDwgxRgiDuX1SFswoN1m9fwf@D@uWyC zgLSwl3C;*t-MY#3)I6n}W?yKi5U)S=;aN3z7OTroj7t%UndOak!^6sioQT9F8F}}T z?PpB!^7F*`zxEN$@Pi@lmi_YCF;?^<;jv)HvLc*QG75q%7~imRyL`>zCNFt3JvCPH zW1prr>hLf?Gbw4Lz_EIW)8eeE2HF@@2pE7hQ;yAsS^o>jr& zlx>%ss8Qz+Y~4=RcMw$Y5Q~_{HuU28R1+B#!Viu{bsyyQUi0{SebW}tw~rDYAz!eA z`I{HQa{u{mR*n$6*QoEeJ7{1(br9+=L`@|ZJg2Aw@CrItkazMdk~$Ri?-cb?c#>#n zR;hg_m8cR3jBBJ%F1wtWQ^0d8-olbu;tYbhguBv#mHMv}pmNJgR?XmMcjp;yJ*x6C zHJv;6lRTXt^}3yX-XPx~+|;*@z=T+m20p(?o-XS^DhZ7t`77!jN#9(~&R{$|eywDl zSU7MmM>CM)W!-?|UCPwnehS~>Vp82(*Vd3d=`EXATii=;3Swp5R%yMNH9z9~CLoT; z7Ism;Hc0LqF4&h;uK{bQA~m+&l7s(M&Bl(zfsYmU_TyTHn_oI_3Ng53L4NmrI82;} zg_Tx@(R;*o>?gB+{Uo#(*~~#dpA?adziK*IY3J&PwF%p}>|GNg1bQmcic)-rFuWpj zeoV8~57QP$`)6pv*NVC8HCve#VEow34E(3e4!-_|QO!U*{A_VYjK~HJ+QhwwOrQR2 zio83iK=T~Li}h;jsHCjSHBoCK4#tPn8;pTK2Euwxkv&oJsEsTdmE{Jac0d>eR$sR z0GRX7jM>whvo@4unAqsO%lSjGtM*vli}nzA1u20s=i>VdMSE+Cm?%*MHpGVjg6Z;J z@nU|6AX!r{g&j%`u~c^-xYd+M9pj#DgE1~tX+|1e^M?n#g5n6sQyvyx4#o=@addlS z;|Ae*dMD0IXbG19w+4Z;KL}w72e-}Op~GKphoEJB6XH_Dx4_cc#szuY)y-#J*&AbH z76&oL!VQzV7Isq&R|s+;A704#m4Ylfa90TOD^8Nlsl#T`cboz2E=beIpz)JP9{U^Q zP*A86-_KA_*lgO~bk-3oMJ3*MNcjg< z&7BBY=CQge$OuFwda}aGTHil$Sv&l^+u~zTpMF*GgJ7$47(9Z~Pb-u%uH4*O$Sp-?LI-~{x6I-LY%--(i$=4Pb zJayH(sxg#HU{T<^ymiD%d9~!s$rUc6n>f3vA5$tTxfWY5ZMRuc=I(G&Z5*mqqAC+X zIS><@pse}0+&sMh0{V4U;nUl`_u@`Z%LhOS_iNUzH_#8W#uLba0p}6^jqssNvzA$S z`@X&dKuT-2xFdvq;mc0+)+y;FiTkXa2=(OZz-@YZoJeik&|zE^Rc)CZel3U-t*-X% z4b5s|=jb6cAVI7Knk3Vv8Q1npZr}g`G@IeX5c&ibzKa9Q9WfH&Qw)W4ZC0)_c>^@W z+?H@3wFZABgL^oQD|N`HNjZa6`Azi!U$`@QyisJvI!e?Jf`k6J=_=qUemiCTU5Pu3jTW=CH1my>aM{17;=rjhZL2Nv;)aM`zBMt&>RE;N;R{H@l73G z_}(ex^7kt#H69N(vrJ(#d!qu@v1R!K%-lC9N?7|6c#oJk!Zu`BF@r#)K9n7LK}z!PL~NWq+n*x z9jzCVY(~O{#rkqzsHaZr_0}H;`uB8I%0$O#ZS`R+oE)RF6;0Ypbup)iE`CFgq;xoy z^NAL?-HQrA{wmGj$!}Yu>0PNg%w}hhBr0Eg)>WyQgk;#@(o!E=G`w1W zi&q0o3BBx&E%jo|)dGR!r$l6QoTMtCMge)4i4j;NJmCpZ;e?mU%d$-KqEPjmdxW<# z=XLbBJ`pM>Q0jX=+%qT%8wsabU4OS6d(t6}imlO5WvrEvjNH2kA-_J!s7)joFZJ61 zkYF~5(?PHarjK0e#g)OQyXh$nD4C_z4U;Qv*Q$>*d7Nw;QE6#>#rzUQn#i5%2bJwN zoAq1?tmIRqzQ0IrufA&fSQ71zHprZ>afPvhNIdMEQw;}PHNFU0mhlu0oNiaLCBt@O zPyCIEVqEol2S0hJct`%0H8b-9&Dn5OCBhoxs+$yASvtim5~B1uRP5^ zVFZ3|LTEK-c5EO<_p`5qQpqOc$GDwX?kjVu9K6qEsTA6}-aLN(MI@1D38%!G0m^yf zPluOb6kiH8S+$cEEeod8!FJ)Am3s^x>r#as;;fH!r0;@;Tdd#eE?FrvH1-Z-q%yjl zYi8^RB3a78(1h(CG%UQ|Nrw!kH9oa6)rj4`T{=17Wr=PN1VQ-vd6eIq+Pd9_COYEa z2-~+1#;3gBUGy--UTRt;EJ^6tYZ}$_f6|l9t19M#cZFhjuDcn|s7PpP>8C;pn#l-x zR;V;W?)J`QO3&L+s+{SVR@~1?%~KZVD2dKoYcHCFg<}1K#-D-l|Ei12f9=@vm&eQh z{BGHAu=Vd){&#QOzhn8|+<<>moc=Xa%E0t@xceW${4ZVb@2NN}zpVTJ=$8F%D*W#{ zN;Gs?8CKnT#CDi&KoJ%R#vmdN6%w}>(bK?~Ca@Vva@ENvXPJmuCotO~`PWZ(nXQB& z@z7vV@wto7VESlZSPR5VZn}zo+zC>H8lKzlje{)i(HMOnTPjxS-f{>r00?=$HNPf+ z(nY`B)X_|rx$yz-_y;1K`41wTjqNXl|C>wjzn;V25&my0|1HALulZJ*B@e(m__;D1 zr3OPtC)4+Kd06+XC|z|Cj_jmKryGyxBo%hmZUSxHT%uSuu81AjM5*iz7nbC$I&J=A zxQzJBOu&7HR?%#4k7)n`R*PjNJ3RW7&AT0{N|PYELg;yQ?!_ej3cm#| zU^s%`)f34${2~xQVX! zq=*a;dj)WPy=V3EKZ0cW4>4NPUqSVKBdjo@0tHgLZsZtX0FMs)DdmyRir-Qg>(Gae z(o92WpO#zg&Vuer;M{PkkD#WRZR({V#QZtwM-0Q^Z`~iH3cH z6>;8u@3vEijFBl^^j83AlhC6PPjRx!z4qi8zxTD&@vYhxuSv;Sj!y+1UE*Ecb@CS! zCG}7u!rnx;+|X$bLJ|Rh-e*1&7WjAzZ5q6Plx|KGg1K^@jt}WXXT;+Gxwp zx!ATZEM;URoE>tVeDU`0|DZHbTHSFaO4APIkIg=8HV`_fAfSz}zLI7-g`f48jSzOa3&TU z5*wakm4-jzG3gLQKqRWN2~=b>+ScR!TBE(zu(a5j;PLs?Iaipquotlu)$x@QIZmTO zfa9*_3W+}ZURZRJwd_bUZY?O#@c9({I;H3K=YXkmUe9UaT0wvH2(G~0ka1gmsp6?v z$ld`at_C|l>XI&`fcgI-N(q;AA6Q4KixnEo2La}PczG?9@Rd$rh*l@MbLbg zry^(spd&k)7HI%K{GVY~6oH=$i(OC$M3oKVYpF9H=)-2Y#Yz1*O``&MVkD%fzC*~S za#=!PgEEB}ZcgJMkD|^W{_67Z!vLcY{zO);B95eZIX>46(onSDA={eKYd=OH>OfL;i<%#_L8&(kj>B;OqaMyE{5ao*9)Q~YPC{{w;|P0 zu~Tn>=VazWG-~rKnL)R=arls~qo${gz8s8Y(Ez=ju~pd8^8yrDAc^Rt$^@QNB;dId({?K}}@k z8wel(<0jPI%e$xGK639>y+JlBN2hg(h+A zT87;I+OvUa^N`6^rZ1_>Jro>@d%A6Q66B`o%<%e1;FL^C;p^!kzLgoZJ?>G(brnEo zhe-q97l>m{BZcb1+1$_P7^uG*N^J|M4+b)!tABOsI`X(!Pj#b$#nBIlG~7@mUS@px zdAzdY>zDWy1}lz%kd^*y{0*!!G@T&gZ+e-|OdydD^s^DgqnvGM&?+DzS#$9OJC;vF# zBJFm&vR)i4xAV4Bv7ihi<@#9)_rv~jQMse)VS99@Ese^Yh4T33HG`}WS8^&COBJ62 zSt6&~kD~{Gb`%mo)vfb2r~=?uqKlN_quwlpRHs6aM%K;;4yN0zQ`_vXj5Ss6vfvqB zRI;W-q4h23ou}$IKhMyX8l*w4Yr_>MeACrj@QlvSvv6gv<4Av+ny_+U+LYkjkx0QG zUt#Z49M7!_Du&=AL?H?K#DAb?maZu0mGJ)n172g%hZ34a&njQ?7=H#f>Q~pyC)|kE zn_isR_Ow!8QjMeidiq`S)JlZQ7=&KM6RCcVh-UpW>wIlU=~i9m)1aU=qN7e#SW8S| zXvb0l-m&Fvg8v4K`E)4sH0iMWyx?=d4*4QP_BN&M$T^qA9q7hRtUZ>Z)&^g0$#@I% z^VCIc!8Z))9J65^1)tO5aMC6LCA@UM0noaldg>sB@khB}1Zc66>T5b+3jv~T-s>hI zbrOyXxp=PdQQSWs0T=Gu$NnC!E>l%PmgG zZyH>M&HIfmxFD70b}MDQJep9-d*&=9zE*+#e8dj>$a^HWJFAMk5#D96@4}%H5kPja zToj>4Dz?EaA3<6p;a^=Vr67&UQuT5lUtgpV#;Ci2KwO}^EjG_zSc_9=uQ}T#jU4LoMpfU+ME|H%JtpKUG&05l8XDxGR2qjF`yEMB-M5lj1FT z$%)R3BGjx0AMENW2st@9x_2~TLuO=>Ye+fBuEwUZvZQ(&Gm`F#o%4o7aR9D>b~W<- zM2x{{2t<~6&thNZ_3m5#b9*RGH9N?5DXeJK+&x7~s>S1V7747~y6;hdaMw0!E`Lt! zqAw`**Ml!t=+Ue8F|CRqcnj|RXT(Z5O_RN0gjE+`apole*UyafKr614VMoF7g z!!jwJ?;Ttk#0&D9)tj}@gzi5}HP=}Jdn4PM2kbE=A0jwpC1{w3-u!1I;%rXh0I#(@ zPVT-8Om#qhC#Ry;Vjx@LGn>z_;zu_=3PL8Va+R5q1)re;VPqy79wkU_7NVg|Ncf_5 z&wPTz{l!~P^Pn~>Gkeo5d8`sPXL|Qa!N~vua`9q=-w{cPpznJfJl7Nn;RuZQV`v); z7$V*_uE6+8u)a}VS@-^3Qnl=N6t?Z$6T)IJ3-fK&ftJRq5rV1cu%( zo2N~FMRUrA`zwr9U*F>lqos$GHP{W<;Jd4I#xiaAS_@ft{zhi{YLV{gm4oL5*mnvrKHHR@ zX?<3KHPEt$67$)v1VQ-SbN9h$u>Qprr*_A$6r~j) zB5(V^+y3pVK6zSLOc>W0Yg08*2;i;&*H;ss3P zNkkjlxOa^_Q~!#d?#-4NTfPrgj88SKw|8(eb) zm3d6M2+IQuekGyN*K9K`yvA?prtI*5rRBSltYOEm-C z*$_C_pESNLVKk^tIW&@Gqt}Vu%5i6GBbx1)^9e!ASW6cQA1}KaEM-yi_S>53WGxm0 z@e}o%$8$msEHMW&7@rYm4i@GRM1P} z>@O>&6|BQmO=A60R0*N!&CTRA!+odg4C0?;HV<3c!(MpinJ?&k-;t>zB_tf=1T_YQ zPd3*&wg!Ge-wooPhTKxQtz#wuONZr3b0YrpJ|@y5Ax7vI@@^-xP;FryEmMW=+n1k zOBjkhyoW#P>zel7UMXeX49}?s$xfx+;gLC|?AI;g(BsvKSb1c^%@sUo%_@WDFc>&W zKFM&OZ3xG#j1EHDt+;ccF}AjF*(C|C(7XcO{E&NueWJ{mN#54Qr$g?qYQ=w=C6c<;hk3viQ~i znD3?Kn*`2!F#SJa??2$-f8THLALO3@^SRRBfb%b|^sk&S29`f)P=>!rfmr?yu>T`B z%J3`0^mlTU?Qix8zg_3w!fypbgGvhBY*$cx2hU|;W9B9uC%t{ucQH(3yx^o`0bVxr zrTt)?!ZS8h{&;W!dd-sd!4Z&1_-ZFc!wX~&D(AtQ!v( zlkjrPaaiJge;YE3g$W;TOvsTG6m3SkOn4oR6@V;Jd(eAwZIGbJBoKa`X)>eYMn&eo zs9lCT@B_;ao-!rbwIjd{E*yvlYJYR~`87hj6ly*Bw(+uzj%Gekc+PEmEBEP&BqcDP zfLM?cj7z}hEwC<&|HGt-FDh`9&94k4>$TvZyfL5RTV>uoK!48Ejl;uMh22T*x|{$= zWHU!U`kq1S$feCQ1L12}IidPl$cq5DEp~Xmd>cN9cmP5Q`oT(xA9}AjpXraT=j+7t zR{rrTFvTj~=}mMw2apaW6kZj0Y-)1yfx6^Hy1h`7Q=OGlols;*;04n*HVTNZ5$=JN zzSnZsQ>;Uc+UyX$-wqvop&tGG9A1hAs=$`iKvvh9xRLx*b{Fdk>$L33@v0i1suLTN z@5RlRQgHdDq%`p?Jh2^4yIF=7AtEs*S?8eyE9>+4F=(%145g~V&tV2RV&Pm;54NYU za$tWd3n9mzS@ZD8xRZOwyW(2pymFBG9L?w*7)KzVLH~k*WLXJNsG9q-=je}Jkfl(9 z%Y)VBW zzEO{(+|ZJGDf^}N!;DcURlWXJ=0~YcxLD>O5IF4*A?6E!^Y2mTBBIUN`7xMP*mTpl zJ6fSR0OV>&T=W9Z&=c4o;Q6G8CiYAH^jT_Zhc`A-Xtc&+2yfhO%BtnenFqUrCzFvs zDCJ~z&(fbOCa`f<&J~Q+-GPl4m=|b1BB?wpi4MGG&cxn-AAop z9py^wPNyBJ`^>?4Es_;m@nrOqXnWT-J7g3<*){0+^se+iPL`!Fi$0WiX}VK0Z%(0r zK%A79m{$D~2m)!CDCr-Nw*14s&;EZ1F)hAYo8XfZ5P1fv(kfaEeVlWjNFjiITq7w! zy#E|O71Y0(Ed$Ziwmk^h^qV>qM-uCsm2*P6@v40KUyQwTbf!tS{~g=5ZM$RJwryJ- zvpaUuvCWR{q+{E*lecHO=RD8MIqNs?y8lY$UhDqsZ|&N(ud1tdIp^#Su}6i;-@QXm zJ&J|V^O#V%GHX(QXxru!4I{(zr&Io1uq4p>`I_w?9~}aEQ356?dI5qz_D_@u=*8@m z?Fi_F2`IpbJ%oX9wY9zHKVGh?jTF_}DF0Z+q?i9=5!9K0k>iiu7)1hlSrhj^{`&Ja zh5ugW{Ilh+jTz-%_K4fxYdd>L(}bpgC&vX5v}sdv{gdW@gQ%#CGAhyIOov$vH7^4s z*!#eoa^`vIlKkH|@{T61KXLvL^FMHZg#N#+!E*lRHRGS5?-!glrR~-f$t{qsgkm*= zHReA3bQ68NP%rbp6Ot*dU*Y$1(m6V(YCFm^&m(?|#Aqc{n_#l^3$ifwymJ1T-@pZ6Y`JU zivK|VabocAkbgTv_^Y#Lydh5BLhSngoo-Z*eXXlb@f5%+#J>~|25*zQoC;an5%0pp z`7xF`lNuK{S?K>s_e-?jivsDkj0e?+6NP%Fp`=>-cQ#T!@;yLwAgm9vw3A{WAYx z{uOxsQu9|(`foM=lk5KvmY}wyP*q4jc83AZommXek-HCaE!MNp!vBif|2tA@k-Nr} zUb26NVCX|`K;O`UrwL*hH+jo7IK-C0{5~p(iO2nSzF(Ed{)*w8|2s_n(ejTd1eD~6 zOk_%bBMoE6C}k#Wb<@Z4@5*6+7h{4`0v;kI&=oP0a*^xX1GelgHqT;N(zeCAC2T63 zQiS`z(SFCF|24h*t(N3p-TmuZ^uN3NxA?!i+un2_Jz`{Q_1|GFq;FaaKgJIfEc7s& z6;+|7?+y(c!Pk4gDH_el>?o(d9=-jYmE-p>{hoV%h4%mI=0E@cmyEwz|8&=%&iI@4 z_k8u6RZw5s*#z!P^xs)!ba+Gwm#xn>Slm|BE1KwW#f_HdIC5fzuC*Nx+o@Ppjsz0_ z0sDL2{tf$EvR||KuVS44HL95YEKT_Y;8(&@;bRi zwhJ_5+i5>u*CXd95V5;aPANlI$MKx6R}Alem*Tg%zlJB%pXK%bd*b-j@(<&w#d#0k z+h^Rq-kM@+Q$*cyi?L(6k68#Sd6NSGkwo$E8<;y9!jK<%NGCQArS`r_|2ufZqisg@ zUhMT1UsK_Pqf0O^&iN8AOzsVW@wCpeP-;Z&> zs|^0~xWBCZD;SP$5S3{=a{#q^m5Y*SQ|P5d{!mcL9|nkGJ-2rIbTg|}0P^MEEwQw7 z+z=c4S=n?Flhe$xzslblAtsHzAFf0m*?lCI_ladJ_V0H5l|=q_#^2-UPiJKMvj*aS zTgCLZ+Iqj8F&U#4_*Gt^I6H$$2x@EhDQY{HaA)ac z;6~YKpayMez2E6~#rtks(O!mxGI%}yyM0|c{d%U00Cwp)NZr`xepx8FuL)@iIg_zu znP&MS=)CEm`~SCnzdiS#)A%p@|FZ8d&;9kSzdZMM0Q+q`%`q@x$a^ZgB%;@I8D9I> z7N*Ih&?Xem{SDrrM-J#^1SW0g??7D3*HW%zgk2=2BtUNf_!hgY>OVVu_}W0N4W5Kq z(C*(Yjn-6B9SWXT1->Rp*!9^CJi(9pJ{zyYpPQpO&~0cNMN07LAC~?zTmI$I|FrFQ z!u97o@ISr(+cy7(U2gMiE-%!?ctuWaZ7Bix*gPrhZ)y@AEPFv#o~x1N@wS~L#H=%* zS`hy~oRJW;UYg9x1yNi3enQpN2E|vWXv#MyO&|5-sb5F)L8A9$Q zx&%=6^Tz8>hlQ&PTYp3TyVCzh?EAA`${z+WakBsCrWB_CDMI>3*8A(FPDTPYW{#gX z`Tg~dC)2M|EC04;m-)4%85F*D=nV>&Bq=#IqOWTCPSr?e3ql(!6m-Oqry;^v2|=ZB ziaz@ZwMmV?kxLrQa%!@n3sgc1+4#yGAH!JZaT27ixSKIa3B*`2lmUo`EGNJTACYR0 z#QqYF*-(pNEViFj_15FDq`O_jKCY~miW^S&K0TTFrBH8Uey@f<6ftMIL=+I#ZHa;7 zlQy6#_dfm`fnWp5I!&7!mif_n|HsWD&QtjO6{n+=rb)xSiE~h3!N`xd>BA-@1S65v z{4$0vhpTH%5GxayzYOm@W^7M|{Mq`f_NR$V~Dd6$ZHs{?O^g~Yi>UBnb{4tI>ttX$UKBdSFkif+a`k;1TDfXX_j%Icg9%b?WoO5rSgXD^4yn4hJQNXB!+t4n>BZu6f2!@~t?Jv_n{* z4;e`p=hwrFeMh2Wj#&SH$4}g{Ki3G`dp6+YcoL(?#oOryS zF{dL-a|!#{Z3IOT9y>$pK+I)OKhu}b(LDZDGd6ecX<~`K+4As#P;>yIfe;{R514E| z4UdlbV^#abO1s0WBx?G8P0wEd_pgOv!c+WbmK;4fQvFSR4ErzQ#`H7UHXggle zJ71g2p-I1<#$HZgP{k~=KRDXeVRc^FW&qhsgA?QjO1{o|)j)xw@9e`Y=xPCe8V~J1 zRl4R*oQz^3kc^-~EHHB{$%}=RFrMmJM|})zA%rBk1>NF2aP}6G*NaLK4agZ|H#(1w z7YV}b7`kL*@2Q(TuMn}6#;$U5a#c^P5yt5s|0Jic2U?cRfNC{LBv0j;7!7rb-alRt zaVQSRD^IOvIq|t;2l2Tfz%;cWTSSdZt#bn&8u+#h)RTLEsqg~ROEq+FB+erolu>Q5aS*Bd>M+`=2 z5Hb9B$1D$si;CF>eK5}gu`%SYMp7F<{0v85QNr$vrH7eyU%IdXe?0R6o>Y2 zK8d#6nLU{E4@YesdYLJ&Yp1KTg?t#nfEZ#7>_?->01ZK!35ioW2TRq#bDDpvJ{OQ1Q8p6J@lJ;NdwKF#_2H}agMYkaHDJjlh0ZrP}oXK9ZlKvioV zcXa_obyu-KR=uKfcO?OBgl8CG^PfLc zXakS}yI!Nw1qcU?|y6!mul3qKO7t4J4PllO7GP)emEG_joiL4(AAC| z6>84T15s_qVU}~*jKc$TgHu1Z*YA5j&ht^X@Le+Bb1=tztv_=dmiA@CE4*aDwvgZ= zmh}jDjjN3hly+Yw#KRnMGVreUeLq5GlL5vEsVsN?gkWzTvXUT(P7aY9mp9V_K!)*Y zoW74;e;iDD_+Y!Lia9tqH32_wmI0Hb&X=|A`LJN5bgKo2Ve(#$dZWNN{Uy%`u7D~0 znbn>_JlJ&~}6xAzq>r61kXcZjx^#uUk_()En`>50^}LZDm4TP^?Q&V(Cjaw>B^ub zP%n*oYX`HJP9S&xv`uUrP&jt{Y zUu_bxXTMU5&C|6BweFcou7PdL$9fVqAjWimYU%sbAU-~addIoykg^UsD;V&}`!=sY-95AJj#H@c#YM}#7q@MSYJtFn282D>ZSNoJmC z(?gZ}5QE1H%Yz4z=AI89UY=dDP$ZRvy(eg!Uh=6iV`zSLl>VFPtU;)EuYxkotS)y- z0V(&Fc-U9CE${Pzm10ihT4B-xg!j6y78&#|pzEG3Q){Wq9=3Dm%L-EG};PHZN4H z-%*(mauZ8gvC2rWK&sy7!J=50lNzGr@8&$+cWcPO@=e&(@=Y3)o^Qq+T-c8mO)c`p5NNBr zCZf;M0~s!;>c~WZMvmI3kd@bnYihlw6s)w+6ZA&`Sxl$OHk`Ray^u0#JiaiY2MCSWAn5O*b1cTmv^CL?5EFz{zt zWJ$IO7c(2v(}Q!f-IE$S2W6;m<#8ZaB(7FLI!olwyMVQJ=Ww00V43qC2Hk6HJR3RA zI}TP$i=yl8Bmo7NpVY%PN78XHB@S;r0WE!47uR$W)P$I^zDuWRo`OMUf3F3pUKXrS z4cY_7ejyt_1!$TYiW&^?&;~uD8KWZWzSor1{oI`7Fo3f)L=A(4VJ74|3VAR5F+$Z9 z5uIvTa{&l>fTGT_99#Fy;5gH4aDURY&iT%!UdFD|1%omwcaIR?U24cB&uBOtaY2>* zo!)RK3j6s&{rwmZSr!>SF)W=#&w6(HM6OilI@=)7L~HTxdY*viZ4rcow(WHc&`AX% z!l~mnuv@SvHoU(kwMr4R)jZ>d#DanftBgo2nSl2AGD$V5}k44gEQ&kL0>QVqw z+YjY*L@4*U60PrRBkKqaLohHOx(q7MtmNew#*R@M{C%5dK@WTu!T^g%9pmcYJZ(JOZZ$z92|h7#Z&}mjd<7h# z9Vj!wCOm+wJ(nD$Rk;*o9;Bsqcfp)NKs)U%ZzitX$6|#u0cPlYU30mGi0Uu`_ligk z<-Ge?L7~ zN2&QtF$ZI#pnTSAUS2tT6g88#X_v2d&~C&@6#Z`SxmxGN4d%47zvr$6-ncln)n}iR zkn%BgJ=`r0NdyWD$T(Z+c1lzE_BQA*y^K8V9vya{qrDL( zQ7ohlS}h=#U^7j6V81vS{;)@j_yL{}SK+=`f!UE?$+XVUl?Z?k&IWe=U^%+6Yv|-s z)>-EW8L2(ez298auwq%;4db}D(b1dgw=`A0Yo@f`jugz0!!tp1r>FT)RtH3M5hEw; zRIMOLt8-Vrc^(Z3Y@X1U;BASoJ$S2(HU-osC*$0n)g$)hBI|f*n5VkIu8sR(%lnf7 z@5TVDEVj@4=aHF|IV8*l{MsTzBDLdq|yeDra12f5(N@L&GOG9PsIs zk*(RZE5?auyH7GzlsfF9iv1{OT3okPL<~x{52tTdJk~|eG|;5dg{3U^VXQm-OztJ%4#{~r=>SN)7WwM%D(~!@+_**W zR&dFx`!4aH-tC`fLdCQA7?Bu5I)l=yjIwy{Tlguln~t`fM~1PzcLyymwGzSe!c&7V zc~ixlXec+ZHMi&+j(2!_l!DDC8n1C}J7v4pmA95{6#{5&1`@@_1VHu2(^TL^eV~I- zI8O<&am6<(Xy-SsV-A5a>D0d!n(YDt5Dck1y`s5#&b@3&7OD(~D3`tOc26>((!1?V zmtNspj~O)I=MTt=`wC1hS>oK6O;sR>=s^JyCyHC2&f_|2H+B9HDM{T9c}xUUlAFf# zz-9~?1FBQeJRtcPd@9fCd6mLvWVO8n?GOO?@nUPy4yoga>!6&o{PkAd(4}8Xb2BKq zy%Uh}raLV@ZqwQr0~T^IrF^qK1-LjaEqJjLFBD$%y*+a;GtJL$eGH{(ImY+LXmHLU za`a0@n^9dj58SK2(IGTKNhW_p0=i2zYsj5T9jBeO_FxKkRJV?^SgD=F^mUYO&ZAvEzn5J@N~VLWyoZ@iSU%PIzuLiwOAnk{%R<$e z4IB!gh0*mhw*zW5Y~`YfQ>yiehP=PC{%HD+c%!2U{&fcYEmKuoHaalvf%N7PQl|%i zWIF~%fJFN9_jP=hrt0Zer|Jp>=>P{#Bmq;G+^_YNvNlm<$OEhvwrj}Zcrx3w%V1gG zG6+Udqiop$aLoJ|FcnQ$fR5`2P`bx-nDd}RDVVZXYwo`SKZs^WncR$Nw*Vmae`!`M z|L}GkF@^nN3)?6HJlW?%#mJ8_IaQFac?E;q3gkcG6}CwCjAg#t(QYY~9<`)X*f1uG z3F={)acZi_LvcxAAQso;Ul@H)#E>{n!M&=A5%{Vg&lWfdqPV2UcMr3GbWv?Qn~Y!e zNN6oUc1o49wQ%J#m`o(dd(>f}I@NgtNRCINIofR5Cr_{7HP$@A&jEwVhB*r$TyR11 zjS=u`s5a{<-435SnL;Qdj<N;nOzoA4rV23|hnokVpO?^0F{3;ax> zE5}STl3^DYyf!NMd%tXtmJcpB&$=vGT&f`=*Lt#T39x!b`l)qKQ@%w5cbWt`!e&#E z4eFYWMHq*~J6Ui%F4k{bx3*k{&2KiW9BuE)a(z@7DvjcJltRsj3-#kWdRd%~`RC~j z!^Hie-I+DGH7KP+lUb;Im+qK}tihbSD4+Cm_tuI!VxLP*dB5=;m97*}yeb zXz9+h01Bp{;BF5kC(|wKR}ir41oaik~qKYvhC^BAgZt;U*u&k_&Yo ze3S#x1iNg`I^+#0Y-KUKn=Y)IIyLa*KQ@0J_O9+!Bju|v-6RxKsQSc~mF06Z=se@M zP^T#=hb%f|NVO3zHUFCz2>29O?clIdbM2of_-Y!q~zz=aO7Mavt!dokTcvsQM5n*hs2gm5l;yg=ib}Wty zqG6vS&8efP99Be|IH*ft%g+;mJ8udE@$daSzn(p(IZ^?Kz@*a%EX??nvBc}TD)(Y} zd_GsPW|(?Te(Q7{4EK0-$!#f*g&g=Und>4@q%*B%$4wY?snD~bL$flQ%ywmv^W)H1 z%_2%)vRj2`WnIa8HGy&MP+?hSDUaW>PrI>*6;SvET7l#AiBp75`Eu545O>|Ee#*bs zN-MoF-l;VX(!L;FV$FD`7jN`>1s8=WQ$J_JafnOD*b7@c>Evs} zAa7n!b)X7%r?Ob?Eu!`jw*GbqJm%9qjalf$EY4tJB0Pl#(5MltyoXxHY=^YR9j{~| zwy1{S%hr|D!|Z3*FDC*=V>iPtG2BjL8Bx;PYs$2^%D=@U>)`)op8=ggSXwPZ=!JQ> zoq4q>pv)PVv(Wpi4>WwobL(b}jYwPQ++$<-L$`&`V4vsa>TrV>eI?b2-EA~x zHZIG7ACN?6Kg&+mxDGyqICchY%f8USmic{l@i25&CNvg6Dx4^X0)Ou0YPJ!X>J!|O z9w^P^+$%;vN-Yc}z0s0JCq1A8sg{Q9rYIDd^?|@E^iw}$>>GNdK08~!WcOVG(4A3! zyZDvKn<9MS#}uA}VkiFR-Rl&#n`44hNK=TcnT4gv6afbOxPSa6`tf&D3LEa7fNBFtS`zM$H9 z3cty8+9faE*1B59&}klZ9i#pf->Z;X)HVwFllf*D%(lZRNpiGi<+!^%o}QCUR=3*ecoz&UzQn@lw`P8+(i44tjP*-08qW)~zGssc zdp_nrUB}2=%85w8?2JeMf#dF?p%MqL!Lt6`Tnnm^vhq9fMFvWS{F!Z*ECp#foFw&ZVF$nPxXptAf~NQ1Ikq2 z%Yh-rsgA$zs8)@wY)!&={)3O5K@FH@y7j0!Iedvq-BT|Z7!$UQPuwP)<$BK5&_Nkl zAAOzu43iP(EQT1lzj{jRaJ8LVgbb6`0?1H5HY0#h@woyiI7|$n0dEV)1Ma{%g&GS& zvjf_FYmF)aeRoC{2L7QJbhZ48>)WBO(E0_5&B)3_!vY+qhebOcR4R{0aWLhqwNK2M zj#rH>C5ZE|pF`B{r!p)2&-@HnmCi{`_`s+`D$*Y2෯}8frJ~2%dUKGn?YagCkn?S2?3UL2~FX8i(Gw@@U(=E95IKd0j?h) z%4iBq<~B^NE2W{4>^2oKKiauyNZ3nnY(Qwt*6e!L***FIAS&oYgdKtgdEojxwDR`E z#(s1qUWEi#3=jpA#RMu012Wc4gPtJ!v2qiOVt`gD4pQ+zXE+gBh=v-w2Xkz9Ywh$B z`#K$vOA8{V{j5Zw&~2r4xkm51kGytwO)8`~&oKEO;}$>ugEj1>1pR4MtPtqXu_>_} zg;c?dpoTsc;T+D}KwVdb-VPaFOe~vngs7#UoA4I-)oH@l3L+6g!VeKM;!V|{fWKmk z5a{9B{USUh3oAN}H%GG+{Fv zJLbds%#2k*z|8?_yDQT~m}*V)NtkpLx~*I_nTiJnL@-fV1Gt&ds6w*+g(;-IAy1*u zYdb=eKii77FvaJ|9GuM0t<~GPFL9w1<4EZd%V~61Xh3_8kC8?lYU6b_jc>}^4C67e z$;%Gk8oL~H@WH(AiyN!eiqNPJ1o10<|T_l#m!LV|9Jx%Zz zN2?|Y5RLLW)G=82C}g|yec!Pj6J#mpmlKp}L=(Eku59GrL^ZBn9dO1hk1d-?5aHJB z$*WCZV@^u(a4e-gKeHl#LQ8l+kTSnsJE*1GiekauFuWrM97`A92SEY<(EK``(br#Y zRkp*InpZ+8&!k4}_~Nk92en9A`04$emU1g9*GhW?GC&Rol8xuJ%NX2lEd;;TqGuEQ zQ$gLk!zq*eMlLxWgsuhLdVUDUa$J1D^AcW|=JUOb@={?FU zH{la&4wa8q@0szvT{Pg{_a!Dy0C=7*+ zeqKJ=YTXQJOK2xMk^qW?al?pmzL%=TwN+VvWq2y6U2MdxT5=Im$WuQo3e|v*=zbu> z1*D2$E&;T1syN`cqC5g-cN)T;*d#=zK7usF0Wv=h%4#OWoE& zOX};bxkEgC*C$Eh(ZqGAsEwtF&el~gnF-hl(D`sW;;?%{n<^aN%2UI>q@j~yih0*G z+!MVUGnS^LGb#IW`!og_SzJ&1HRCW=JU1sS%7fD}kx@{BThPlI#VpI#i%9Xj3_A0g zL%4cn%NoICdS1RPL{9n7CnB9LM)r8}-5&Hc{FjZF7>ArkUv||16rwJbrpRQ>IbTJk zl$)d0I_Btm%2_7B{hlU8kisZTvN;KTaHFs^Y|=s{PAlSP3NZWiHj zdp_lyHAYXbTK>G``!qJ1JmnbumKha=L>Xn}+e*~W%eL~qlZSqSOWe2G{IZHhcDr+E zPV=I$(DS;y1&7r$S;)(mM7#XM%w0&I9PKM7H!^&avN2y!Y^q>ui%ET^>_t$<#f5S> zZGrcGDW@{!mr2uOk>oN4d45$i*Ur7r$RROcS3rHEzEik)@jxib08=QfFmL}iyG|<>bQ&leV-U-9= zXfgsik((57UdQu5tB8FXbT zGz6P{G4u7t_GB4wm9d1nD@~XGlqeYhe4u?uT}wv>(^+SkQ`h={|K#Qr?OvaWt2+-4 znN83RyW@xJ!4Ldq(TbQ+jz`G+#Hbe>_jxjAHJuti>eZl+QW=%?hp|D!SVu#7GRChT z3M~uuUb%u?KNl*V*3$DsXXo2U=F;RorMB_IX0Fq6HP@_k6~&}&%G&z~1>ND-a7Zza zk6%%TdL8&*S={^4e^u|{IJOIrWn|8;W%FD# zvS9vw@iHHPXN*kg<6M%?o+E#7*pyAgrjx z%6I*w;aldk7_o(K;^kxwgvb}FGQr|>Gq6UsZUEjdfjb{G!wFt>>XbUJ-)-~W_L>j< znHH+!?orOrkz)F=hqxhFpq8?3M;4DB)` z8^AhHE7ExD{C=wF@1FwlO%^4@_E5hZFZxd_9g`p~+RKEyzJV@A@oTeTs{D{V>skc4 zmJC0vQfwk}4V>3B4FMNC{kAx{;%q(I5?&8rg52WYx~afV-5MG-J9DuQP0( zHpCnSj~!~FyFOs#ff6`6E8|fti@roZ_my#4<7cj&wqn47J2G#L+MbgU;gukGKU?|E z>r;9jHEquZ(buArGs`1CgI3d_7qjai+15vS(CwqnvkvzG5aNdY^Nd(Kj-mBo;cL6m zj`LmGy%(7~^yeoYE9Y|LwhBZT@niEraU+po<+5=DhrXOL3g;kp|2kbft4GtDS8&lw zF>9$gSn5>7y@fK9-m;G_zlWELP|oRLigT>Hxq80{W9g(A(crVRG?^f03BUwgjWCIo z7Oh2n=OD;oUh`165Jgj{!U@y1Y#11c(vqW7P1TM|((&Uy?&xZG85@vqH1wxDQ%Vc1 z7x5%=7<8ayLpz^Ntm8P_5^uu%8YZnje50M$JBLEIADY`zhQqKfDfk(WQ4p0Mfb)og zj=AbPLsEMSPJ~aYnBsK22egb1XWWotK|P^=Bsln~hVBB#FK81f@6;2u@XVpsOZ43w z(IJ1jy(5w22a>0UlTIxLM7{QoEn|tWIeeZ30U-XCnOtrG5K6-#PH{4SzAoq!i5;Zq ze~`z4-zZ;+ne4cxvX5oZ@&l z9522&xr6`S*@1d;H?oy~yyBV!PIy9={EICxrh%lWL7)0sw;U^0$oPLhiCKnru?9 zav4W|%a1SPm0Tx>tRzVa!q&(ywTX(>dz6HU=)swbe5 zM7T1M=U@nOhka<4nLIlRd{8T1PqMU^EoqV$qIN0h4PJ>L28&)!i#}9{612V2dF? z2G;mdm@Nwzx++!jOgehy;WZ-keWGIs=UL?|LUm(_>H)&dJ;)%Pn>ywAoDy4#Tj0hq zWTB<}H#f-mq|U;knETn?{4aoV7xWOvygAyA1osFwmgU(d;>PWA5>2Uib{O;Ubo0pRpyuGv|^~;fsWbb4*wOjcvo0w_d zc;+$~GZq5UE!CUU%h%rJwpn9u=LA*NA86a5D&KUs(q(0&r<%tA!K$nWc zx0NfF;*J{23%ssb$C02;b8tS>l77=1EQFkj?l0FFh1X>yyz*Qtv2v-W7f*eA{Lt$` zGn*{^5H+unVf&JyJTDC#)Q%%Vbc+GucRgRToCWy!@WIHnbVtshFU_cWHs^y#I9YFW zB0u6j;6HEAeDX+t^Mj=@HW+s~`g>)(GY4VAV83MlO#dbd7OGoGQEk%VG94?~IcG;d~#bHU^h zaLFqZL(k8f#$DUgGx!#Qw0?37VF zIxH0M_D(4|eQB0Y&am^Y4EBsUsn?LBJ1dj`!A?AC|MIHkV@UB?<4K=gFEoTjcm;G+ z3wVXiXx~$tnmgFfK^WG4%vqEdD2_QQ*7IT3Rd3&@%5Tc-RrURK61!#caa>E*gjx-1 z{Pr}lCIx*|<;5KN45(VGU&LUor4F}tWr|~=T`_tv?cUHPu@2pZ5gKrR~XfOuH z%@*b@uRU-BWu$+}Mb*A$LVnhK-6&HB5y^Wo%&WY3iQ-riiPo_`jl@uryRO&(>Wv~V zdgv_*RWG=iT;^DYlbioFH~AHRJ*VN8Nb&UP3;Pf1YOzI%8repQuBnq{`Aj6VZH&1Rwa!li9QUVq?I8U6d<~B_n3zUxC(+imNq(VR6^wyfCj?%Kt?SB&nZf zJ;4L0M?5{V0)!AOD3E8uaWpL>%#N~{v5P~(Thp2Q{=|DUr_9T&XP?_bVM> z7gaMXyAgL+1NTTY*+!&|38$VLoR7OZ|7Hj-hP!KS|Dg~I%V@rjN(Din$9f%l%cdPT zS)ikQVTd4>VeG6_$V+``A|(TtGL!^w19SZK(w$nY!|Hw3%iGw{kX7J|LlkA!VHs}C z>Z4d^*-M7h`Vcm}K zVFwXz-bYg_Png=r1FM=u&GUfzPIoBe8qJNh#%ejjk&Y;Tk#oNzL%ZTVLHwGft0yo>CrZ>d_$~PFB^+>N}#~;&00Fz zz)D^pPO6ZUUQjgS4kyhi@vMBSKMHN@eNEj9ZNtu3Kpb!-D8)o;w$<{;Z9!^N#I-4Z z{(Y0kK%IJZ?KNx#+YVE-w3|)I54WSCz{shp`5|o&RkBXc!+0jq#My5mL$|Mi%m6zM z+vXV1Xk=gbkRCpt6Sv1fN26p&MnrOW{3IqR6ks;}PRe;5GM(fg427SrXXEizhNSh} zbjk0f@uYuYL4V3jlxOQgah^we5`PPK4jJP>`fX2Je!z%K#2eIwEAfl`IDl>gip4a< zuKWra%7(@ZutK2LWkn?8a1*kp6hdX2Z{XV%^Hvr!43p9d;|-0oAZSn|lq_ro+vriZ zh6~OV7=%6^y1#pv^(?#WYlq9i^r`9(p7LhO;Ry2hm-)oE3skUD%my7HSWBb5-mI6E*y)&c!GuB-u7oEy~*M>b5-5xhOLDt{J<9 zlSVo|@ZWZD1>=2x7HPEX4s~VZ)kv4JPhIxq`0l<)j1SS_hXRqj;dH2kKM&NJy#4uw zmJ~hd-AJ4L(S489fjmwm4;Y^=NZv0emq)d^Eo46nC;R)uMM?A({?N&y0^FNOxuTUA z^BFh)w(CoiI``F> z5ZbI;3~vO1#=GvU2T}KK2@-ut!JpL_a@WTM>s}Vp0g2(K=y>DTd)m4#YDocwkia&4 zi3{+>)T>_fiQuX;*30a-IXTvXCAzgZiAq{VLj=ke$Es&LafUI z6D(}w)jCSBz_kc)iuiPd!m<4b1EN}bcEUUwD@6w|idkH!u;b6xPoVMjcO`3W{BFr~ z8@G}qFSB>Zw3`pN_?;7I{)YW3aC$Q2bJBMT7?jFzw!APh8#r+a8 zCy62o^427&(a8~;&bd|-9P*ce;~N932~V$)H|?A40E8&iKykhCnVT3q?L2DC=AP~` z1^vg`p7o6Ij9kpKYi@vpwZ~*m#$rWvhQ>-@sU8YHFx7TU=pkfVhk2^011E*SU01XAh_9bO&orMO$phAXF9t_5Kp)2_VoN5d?iCXo`Ck%y z-8b@c(yFRt85VM!NH2i(n|gmD8@A8MqBA4hnyG}2IcF*}QFGhDYF;^y7!(o7WAdiq+7M@8wLhahcdlqa&^>s$A^LjbJ~H zYjawAMX2X@VdS8U=7eA;xrNr0xX?FCyBgVZ=vfC3g3{{FT0;hokDDRW90K7P* z1($?iXP>Aqr3^7Usbw0DUuqdy6n2>B5@YaiB8KwGiNHDYUj{;lFO3K9=H<71;Hxf>}%3!?F1g{FDYb50j zTYMPYu`wkB4$>XhnK*C+F}d3JDqoo#tX@9d%J?9a;;Ro2{nqx$5Eq6w`eWSiWeJ%K z7lB1I{vx_hv!2SkIashFyFMnE)I5SRIXl@UJnLkH@`OFijTO)nomNrur)7tGj`CzBf?nVwXaz84cZHiw-I<>pVd#kea<>kewZhnQNaB8_uc)(AV z-7Cfmz8kq*OqSK8tN!jCDpmE<11Rbj3M2(q1&hNybzx_(xrs+Xj>)`S;y}bIPYI;% z;)4NM4>+icw;$-sOLg=aXP&Cd-`-XIV`VT#O(8L6!u;X`W_0m@y3l0=yMcQy6MyKi z@Lt`zrtHtH2=Jyqe@!3XVCnOI5$4}EN{}}HJYY$*pn#qBM zAm_~Tdv9A|@chq3-;z_b$Sy)aqTL=O>N>kQ?HeJ=w_xGGP_#aC_cdfyUOs6ft6*`p zKH&oZ1S@1E5d>S0kmRm>0&0h1q$iS!^;1k_u96S-FSY*i>JNKEZ;i-?H4rfl=9M75 z-JPK@kcCAkp26WSi4O(I6%bt@n>!g#mGw=q&J99sHY-0cNGR%!V6>k=v(nf@f9~?G z4P>~6s@io3k;}m9vBA_~^I^2i&SZ&$6{3?@f~jRjUeGyrMC)gjSohpdpRUlboRsM# z=uY>kVPtLO6vxCf9NyJDF(98LIPjDYj7fao6xoUQ_UDtHo;yYkNJn%YF7~7hG_+H^ zmXm$1>HPLiSD~_i9T225uL`c$01I%tj+Cw=^z_smY7Yt~{X^}O4zj)XRQF>B0{;I; z*gM9E613ggW81cE+qP}nwr$(CXZCoHZQHi-?dQpt^Zqy|dH+=^-C0RjCDq;cy4UsG z12(G{57eU%AC1u>Ec@x8UCTCakWz!e9>pq? zVpoWbXft30pXqK>%l7uK{qlX;NM#|BqY{J;YM9B&3SCSnRx^4=eycK6Sbrs4D5!ag zzZ=IteiEVINU_};bSUA$gYkSfDep7tdw|9&bq1~`Zz@Fi0_R#}?}`V)6PP9tx%54U zWrR)IUEM(1u?wJDxs%(eW;is^N4y_w<<$*{Jky1T!2No@ZJaoOaoyoZK=2aD&+cAc zB4y_|8XkB6YT8eZ`Zy=cG{_BrBc6V>)p0PV{k)Gqh<=fXLwu^+V1tk06~0cY>7#h} zFz-VlARYX#%w_hNRnXD5iys06-5@(t2B|T?Jf-G0kQ}3sON}gG(qDqDmJkC~=YdC_5Vw4YN2@N9 zx&0i;v8dR&j&M`Ka+cY=Hl7Day=^W~Uf_zOXZm4tk%^ieH96yjp4@j0$1(PJTrT1^%N*T*NC2Fe-Ql1?PSKr|NRIAUJNWIvDlBG8t z*%%9D`LawjWK%&A##ubka`!W)hsnny@D8G(E^=>eFQPxAZr$k~^*D%E`~i%|3k6GU zjbpwpB$(#Le*NYQw(xlnXFVbmneuKxDWH4xjLX^t9|RIA!ngwI-MB`Il;9LofOP9k z3j;Y=BWHbX85nhHXKChj4d;RF%8M8W%QfWUk}{fuD9<)!Z$dr=ya@u(%LzHzlB(r+ zTXn?Ns|WTXX;oZSs25A(_nx#Vxq$eIcvzvP;2RXl6m%mc$=3 zUY_GJQJ+=GNV4wSygkGm1P0H>m)&#FKRUwj=NR3<1BqWZ!-9+Oo;2ag6-bv~Ca;QK zSH%Ic67y@XQCEXm;yk)v8`=hhC(k)XX#7}@Ab;0vnzld1A~2Y%v84-9cV*XC-!SA8nbOre%N8;*U)Ps^7ra$W;H%!%{i{SXvCk}JmF|1+V<60yC-o|32qaM zTyniqoPu|l849W`zEvwr-)F#y;-(SLAR}uI&3g=AS0^M&^(gZAB5A6M()AN|TNXjM zSQkamWqUoAg{GANFQrMLSBrku4gFH4D8QUBRv3yG)C?~0nX!24PNM2Irh7}?0(o~9 z1#ivAd?u7SHXF}glL{Hf$Lzxk5erqXlGZ6#+OcII2+JEk&^^p;urY~FOL5k8hNudE zbSCV8l=NaFu^&U^vb?oT<^i=$_R195;z~G&fmF+k9|s>z|y>_R)L{boFl*(N)*cGt82{^(1Il;*l1svG?i6Pn$c%%-(lX~IG-Utv{#+%`>W#_9gWj#+ z+`wS4WeG=ZECC-V`e_90LDm`EQ+f3?X(Rf+(EL(pU8wLnA+$t-NHF%xm1&5U`TGs4WkcPV1^{dwKrX+ zl8#G`r{+nE=KYPtq{U%Vin*=4jE!C8muNM^uIaIp^R(0@aD2#2=+fFlr`{u%lGx6-jXvhSIm)eS1Hv#->TulI(ey6{ zup6z_2?4oUOx=U+w)Zt}Q0QV&j}!X9{lcaG2$E6NLP#lcG(UE1;0x#7=8zMH!BeYe zou~*L1oJpb;fKf{hMEWc6VYT~q2jZf8m3R{Y${2dIA;&;!ePNmmhn^Rww>Q%CIw9Z zP0f_eK(yhO=H5U$EomG{rdc~&@ym$I&0dUgRxfKQ4QcPypO>h{Ur%?wytI%}T%avF3ap0*s<4cZAWp zSUa!oybyK$kSI-23Q3f`;dQCKs3H&JdyderEOzrrSu3MV8=HHa3RZtq8TEBMSnc@d zJxvAVV#c|65nCZ7B_@8qnXax2xg~>7CuWMAQfg4P-+_iY0nCv>LMiRj(DyZel1AyT z?2$Qs*L*Fs8a%o!Mh0BqcZ7*Kn?9{RS0=>(*x~hbTxBa3SsRR@SbIK!Gv{rE>9P2N z4<@jECkI#Z7pe8iqvvwzgdM@vJZAHAgR27+=H5`IaWt1+4uuIYC{m($d5okcnRuvy z7ui&&Kvsg!OL_Aw$b~}j&JbF*ThCHU?q)Hfe(Bi3Xr{ne<6k0`e9Nc!qgJD*ml-^) z!?&?Mw(J4ZR?r`D?f%4z!txn0@ne2ABZLqpR2rlMOx5m)n4-cSiVI;IQ4>*xBn}M8XCYWqx+}QFEhol4QyUF<}n<AbQA>^Pljvr zd1Z66_n+6g^~OK7(R1n#v=rca&~({fGUSCc^c4Mr&z0YX`G5{e3mkY)U#rz1#WzwT zd9RAjvJSl=Ed9}3J*8x<992Ly(7Al)Si>rE@Z7f>H#lbcASwMwEc}u*0t_lrLt0&j zT^6X>9f02(E^?*xvC?t#Vm+&m7{Qx2M2CPB^lm1XCCE$JB5rJ*?WoPT!e-nrf38T0 z)Q9q>Vu4QU4&vvhJt*jc_|-3O=C|KePrvOD5{tQP3gB&K)kYwAKTlDTy5sJs59OnPx8c{C~Zf}n=?oCN}8#khOoaIi^ zB-=&^y+_~a?FY{Hy>(u!L7-HCdB=yodD7+?wdcZ&z*mL^zc<20 z*ijXe+RaNc}x$da1^S(}ic$1hM+T4^PGnHP46e5`%o>^&iz_iMPq+GF_+qo+Kf&v}EOd+u8u0Ae+d zHa{YFGZV+Lw)=D@6r-r3ZO>z`H1L6dU~1QJSL z)RG0*8k6sdgj1Z1Khu=F5QC|XZ&#O>YH?gUo6We(RS)I$+uG+5YYyL-cGP%6IVrl3 z)@v`@8MvMsQ({kA|7b7ZuEMxm!`IiuS#x)D5I^XE$(lNEk;ZKjkVdx7zKv)`K)pc6 z?5yia@1%D4ONpqYyJ-v|Qo=9IGbnk#Hv!#rPjHShmIGUVEE|vX^Ck`=sBQ+ycgqZp zzs9rR z%jp)MA!_GnP+SdNf-&s%$ov-TdKy6c=0TOZGQt*n)b@kAimf1u=JO3%+t>qVBGOWa z5s(PO)~lQU2lwy@eZtUMt8myfb&a#fEjt;7>*;ePAJz{li$@eN4!EP>MDEuYGvnmT zLmZ3?SGuHyOcFUT@M5C^{@9q@x2V3h^S%N0q^ZzbQ+gKLA}OzNa1hqRHqQE8rA6hp z0Dl1$)I*Vw{=0vm;D}ZVsdCYQ8NI%KV}mIB3FTX8dx_K0X$axQ;|ny(Smq`Q>dsZ8 ze3L`2SK4$=E?1|upW!2t))HZ{fpTCFM(SsRW+?2v6IBK!rAd$_{WaBAtJGB4`RcI( zBu03M#JR*OS2%^c7S)`%i``E5g=WjRIiXg?A!5 zPgTN;)GIIaf#PS@6U=QxmI@O35+(MB7eaP_H-QQNgvAcdM2dzl&HFcHC2ZB<}&7l1!bS%`Y@E78L z1@)2JP6N2>izg%z_@Cyf6c7w*f8PWU@fFpxc$nJlVRAgeksrjfE*r5}K*GTqJ(o6T z5eG`9+h`Hh2h2FAK_GDTUe@*fAW{3Eu5;QkH`51|#gu({=f^mw^7dUF8gcv1i5YsT zGo?i?A{ISDfEAevu*7=Ai!q(Q+=T&?u6)<6n-1EC+7o7{9ePQG2JoI`Y+Mzch;c{m zHZu4(w96OVGjYK$=x_`*v+<|tZhz9jn^CMJY>^sAln;(^0GQRC>Pc@Vr1NZON z>wtTsq$8QFobybojBg7_Ivm{!i&GOV{n6SR6nx%>-&LC`C?tHK@x+0f{s5ZN5$%a(Ie zx2zn{Nk_EyaxOR_p)6Ldce&+m&$|6P3l_D&)+xbC!Ev~!C$~G025ZI72T69N0FkA$ z3>5y`7@}?!h(xm}(kFWy#&gvxyXXVZAOsrq)c7c?}ZS=B&jrOQDP?h zsYe36y-&k7|8&Jmv#iPLiUhiCyN&x}dFo`;5ZJa@rh4A;C0@)37BM|?{cS6AFYhqQ z0g$j3Q?daZP1D%Hg&9Dba|_TxKvt!+b7|9S7*?q03}B+Sym9|tVpi3v(eukBOsoA= z6&6U+^-?0HQ3lVErvJskp9@OEIVMnyK+?v0`O^W18?VpR1Hl&YJnu~78i{t2?eCb4 zxb%~HO^PyDquah|hXdg57(&2Ujm8>OQbsoyhJ6#@kY3O*8+7GC^3@2+K{FmwO3U5( zLEH2;^%$*qD@i1+xw6YF&*dNQ&4^cIt9u0;4P~PbR3QbnQ9ej$O~B#_)2+eCcw@t- zajL&c`L%T&j#%!KX~=R?GZ5{I21P0eWl5m2@GyROQHs)pK-BJ^wq`@W zy{Mi&qn$-~lPVY0yss(cOk5<+L}d}+CM7yi&^!222~z=H_UP_&`Mtc=0K>Tc%j>OJ8L}A1uiJb(r=nyy(^Z-Fehvo7` z&SqP$He!F@n@w7to||+aUAo8Qw0DDd()HY4ntbe{(jQomFF<$HI$^d8+QZvVO^y6Q zb-KtZ`Yc{2C0X%79!gB-awhAbXf0h1x+2k9=oLp$=5H|2b)bv%t zr-1$=x*j!0b2`Flc?Sj=o>-Vq(bYJj96Kb8VB{VLz;7JYBAM{*W>!CYOg$sJ{3WU{ z)TsAgk>36X)YyQR77RUmw%brc#&x#wy@zj&Y^CPdv-k~=4=Jj$eyW?nhwS3!Z<>db z-0{{wra+8fSIg!rGMHyYK??O403ynGdb`Vk2YBU z;Ahl_EsJpW{@5WEr#*@h_uqyNb z1bSMP83Hx1>VvSaZfU$V`*Xevp~hmsU8UUBK>>#Y8Mso)YHH}QW}LPzdz6~@5Ih&R z+A0msJXvKs%plInOD-&6M5cmwokl&=wrJxY14`2kj=$u4Sl57RrGCt@B3b@ z(1I9S5TO}L{(ah;>qO!Ynxtes6p%Q|2wpbpZS!aUZo@`=vcRLk`2B*6zw^UP82U4$ z&m|+2KP4dME!v{THD#Yp>&kKYv(=N*=;=b4uD*i1Qpi;9W>7;A6$=Nq+fy*Cv2-)n z8Z^f|c#fHfT2TK^^<OPxuKh`dahPnI3*od>`W50h?Bde&QyC zTmPStqMj~S8jri0BXv&#TIlV|tJhoG*b7hK>UjtcF}V{;8Uq#Oe7o&2&tJhIuCl(X zYXMh8)k2Ho!7PU@iH~XyA;S6%AQ677<^Jdu|uvG z?;5**5T$6=)+q4CoyH~qFvxM3jYD1<#>U+Xu>eU3BmQVJ=RWJr?;d9FJCc&he1=%A z=X~IzcPH$x=e}nM3vLCD2oFe*WW?hiP|I`JA|jOYk2QONL-AT} zO#@JqiTl{560a1LZFA%T!MS=yTDXVRdm-^GVwV(q!XQ zC>rrZVjO$h^bJ^vZ)Z+Y$beUd(=WEe6Ktyd!-17&3*fXv@NDtP0j6bHGnv~*G>wD7 znKvey8j_nIeS(KNla#{1CcLd^hP}geN})L(a=8~AINs5Cg&qdMrPpd{Vja*yjOCGE z>XitQLots5S`BZ*H11 z;+Z9+k)N0l{1T-*Uq>@!52}~EY5p7b2@WUFU8=EA%c-_c4PT=)l5I$3v3_SEG^3Au zXSv#9z^G~PfwGgvt8IXSbH%^B-KduY9uWsi%2jUUg zImw=EYUY!O%@ms$NIc=MzDKB6$NGDu__(ETH;LDq$S~RbC+aGDXnz|`E{0bk%F3pf z?V@{`l?*I<@-4Qy4O|uD1g~&*O7W={O~B8KZFW#7bt6@p+mZ0*SsAgKXf?&@Cb6YF zHW!kp?&T^-@GInaPkO6#&S}{)Y5@bPW%Sv&JCm&3G z!n3aLKwKqSJsni)$wPaS4%bZRwL3UT>ftfIm!6c1Xi5!coQF>krK9vhGJ{iDYG>W3IrkeV_39Tr8#056&yD8JgCEaYCWu~ptg#Fi~RGEyB;pBF+eq^Gu1<@2V zR!MD-i{BqFkz#&U-0S=+`x~MB|d5-3td*Ax7E$uw;z)yd+40o z<`dqu_UTp_E#ydP&O4i!ghab;=O{Cz}z0YBYh@9QE74cWARprQw)qieyYAL zR-=$s);7R1)TUa7gu1sQ(YhXJ{rR!_xXv%3r_V~lV-LFb>l_%ZGNp=A`tzh*I8E{3rcm+vCSxBsFmS7CYgn~Lz_Ge?>kN?{y5C~98_ zFhD6$?}(3NeRN~*w-ZKS`7gnV(0m-~()(Jb80MkTnY9yJsf@S7@Ml4)s3v}CfJ+g?si$u8CtB313T`_}@&~Fz_ zOFkEJ{BRo$TwY5KsP0?}@>ej0Sb9ClX+S-ADh{p@5|gWxKe%UA_U@hG+s1%-E-%#; z7t6<^e2146ZJwUM-ZM@QMbixk7v@FyB3^>ja%~;LG~yArpr=J8E^bAJ(od4k*8bE0 z*`}QD-?80jJ!Bt;Zq9bwJmx-}8FPB7?xmwY!q!R8&&E-7yg7kJgw&Z$7WYT(dsrti z2lE5t2dv7A0WGHYuv)buC9k$Jj`%$YV+&O!eii&yx>y=zN3fSi`+X}Oe@e{N9p=_# z07rD5%j&!UJ)!ISLfs`86uC$9Zdivkg=ALb1UnF@^&U{rGAmw7 zP>PoFs!HCeh+S4_M#y|-i7>Ubgv&lvK*5g5vl!~)BBYLEt*2JRAH|!PQ)>rQ%U~0IL}Y1(^(Jy*ET$quV6WJ zOO;{>8H4guw;U!aXQ-b9jet3mRA1)~5xrUSej$L$6fiw-5J6;1qJp457;3k|8&{eQ z0P)*O+4PVg*5uX#m1%Yqj+_P7*im)$Tz`DOb|&y;otA6$)kJkiAaaz!6-rldvb;Z7Yq6DHf|MDLYJ}6J~PQE9fv;g7!4x7FzBY z&N_%@c*#lB-~MEE-x#KJ(ku~(QC+Yxfi!c;I8iv90l1Fse5>9NS(jcOTdH_TJv7Pu z^=UT)@VN_hq?3mR4R>v5;K{{m*50M-Ff?W5_xv#oJR2DD{w2~Qf<1$ZC`si}Y_ygm zVY1F7oWg>cbR5n9jo9>hL~PKP*xZwXZuf{ZgWA#!Sfx<#g*S!u@3~Fzwj!?XEvs4v zf~m^tii*8}*&RDPScvG6YwRv9$-J0Lp9lU=J5Xxr0s(;HFgI}i-Y>j6_>C;< z(0=pSCXNp&jzhUe2cN#wrqR5p2j8tf*wfPcJbor(P|-F|KS%R=XRhxMUp6{ax6Rr5 zJ?~EGUaN2*)EmCpTTJHw?c>Y8oI3%ClUQZVB!H#n)YDG+tWULtla4%&p^Xo?^9yPd zVLJUjCrg1OXYiq0d=hyRR4g@qfw>b)SowV#6PY>?^;?gxW!bKYp+ip|1l52HJajtr zb|jMl{xbV&3G_~tw(=$L`930`B&AS*Z=78Z`dT~ZT%AALJs(fB+~!^xEC?1)}V@+rSpw} z4m~b%R31T*Fz#FN9wI2D>a!rlNZVg4;J}3Io^|P17X<+2c#|PU?3!{Ll-*NS4>mQl+G5zWqu+`;e1_VpzF`TU)5B z|2vK_&rg8!$kU~sTZzhRE9iCgC(fo6fv!5;-i6x9D|w4h)AQT}hdt9i#MNJNhvc9a zRgg)Lm%~r_WbXV;((MazDJj5;ZE~8VDy}0XP%P3`uT6pXR8nz5f{qr3EmP=Y+-7s; zWz#7P(Wm@Ztov79`zk6s)SUsWWrg$SYug>{RlM&c!*TGg=_KQ~nztT2uO{#74Bk#K z--N!AO29YqT1W$2>2as94Gq$&2wA2=miJ;+x3jTc&iTTY2IRa#w%Z{p-akdun|l z2qASBg!F>o#2?jfgB>z&jY(8nl$pH)X(@e{dH}fBtjRE<&@T!^j&A$4jjhaZX+?Mz z@evJQWS?{yX$t4S-02q7m}w;W9|Vr{SZ)q5pzTJ()Z&-~Y0ov3_HY~&jEs*D-%2;@ zY+17>Um`R%=RSytyZzB;DkyiQSC!GwH5uDtOrXG{*!^(NLL6v{m3)6I+;yQ{cJfaS zx6?JGw){HM)1OB%#bTh~gbR#OQGllwvf^IRF(aDLxGxF6NJKHAD)z$qUbE9&aNN5S zx&x)!fv8{zH=jk+PYjcbI8pe1Vm}c)awm%S4c0FNa&j0TioN%W#=_eZa8ybM0l~jU zb0YKNMt;ZKJM54PH|Pk4CaE4Uxx5)8W$o(mS{G3s($B<84{UctWMCy% zqmTZ5;MRnyx!ycCDTf?y-+4o%_EDlGS)9>>0;SLiMK5>6!fNw;!?*9re2ul>vego>rB4K4sDPn}Oa_@7#2NR1VbQA#<1@VICN@Z6{6l6*uu685XHVA6VRg=oN?WICIv02j!U*! zsYtcd!gE8{-7qZ~af&2^21hq7*;kk*h+Z_>u_JjIzO9|9>Z|+qB|O1j67;3Y{sk#d zo(66cKWRNHYYFAIeD>M+bfy_0kBV^pNP9Zi->i}X z_KFcyD)g*jtzL0)!|M=bxpFrK^n6e&mi`K-a-AN$$oLSqd6!Vj<>tyO4hs1Ex z`PyK#y+ppua!)tH9}Au_Fn_SveEK|(c) zRpWdAd%tGT+554P&_^$&r6-8frJ?V&F{yw(XQ%@g=VS~^iiQC(%hbM1G4g{iFZzt( zjQm_AJ0e7Iku5aD**_X)ds>uI;sAjSlf1_e`pF$iMr#mxzUl|*<4V|P@EF4HSQu#2^>IXR+k>XfGEFFq(4T)nDTUxUkc6NV(@B?x!^Fbs zT)mmHeiU$Oj~&9gbf8xygk(rvZQ%XsLh70lohDT`JO;K1lx}jv`PGdLUhzTSXe)`n{q3V*fRwM=#mSB{-1F` z zz!8o%r@Q^jM;g-VT%vVO^^yrZ?Ydd-wFN#_34TjgxX};?52bj=t`0snab$9`6+2-(n4oc=8YX6m4de}9c-f)h%o7@uHP-Hw0*-2~s_o&I> zCp`XS*s&9jf_N~KKY-63fZ*+Z^m2fe zqgBN1v(=j-bqw?vS2LSh$04O~MXK-8Fq_u}ibT9p27;drVUFdV$#C@tKbtc7}DY&=TT~rd^*xM=`{RT0PtGIK{*TlC+V%P9eURpcEmH8l? z&?e@;sp!#U0?&faf^RapG)u2p?Hv@pg`8%5BV3$HB%@3hv)n>`)b+Iizrm>SeJV(j ztHUoB*)W5Bv^B)3fFuL)b)jU%Pbn3m{qxl6!1!%x; zI{A3JEa(b}iFoPs@`-C(?bmeUBC1?{`$l@xV_%w~0~(YQNH>D3S5=sZ!!uX96h5G= z@&HC{lE9e!r%@2f$i>c(@4!gA(Gxhg5-t`>$*#`EIZ>%as|Ey19i7JI-l^wh30-fRfgi4rV6N=HH!YSq`buVHVpk#yf~(K&0PeO@0(wMQhf-^-T$x` zv#d5r&9Gc&%klnh<*~_oiA5(cJsNKcWE!SqlW3EMgPVcGe6}pM{o~?4&>c!cFTydETT^^P1Z*LpMr^h1L`?rmu*PrFKC=FNX=PrsRRj zHJBzB?D@4_0o8>_>q*u2RU0p3=C9*3SA*8%*!@oZ=46X5h@=`wUh4H{;qhvs0m+0(F@EA zmd(2fgAH31{WEKowpLk|{!Ol?`5G;g#6$hl%uZ5Yd27C93L~E2+H1qe7}7FG$mX&x zvjTV6#!>gz2O_?Gk_omD1Z>ORIOM@z#Yu^sr zj958Top;URT^h3}>H+4KBmm)`CvHTt4kR1vY_V`TD#REp00WnJ`8pY zf6mfVEN<4cjXHNUHpHBVTKRXF_2xTnL!JxkXGhiX?eY`Apd`~{Ng~+|$T$0L3Q%uN zs<6SEEp{A4NeoMf83AcjS-W~7$y~-g2zVJF7eF)Ja3opEb!;L4%{$&|8go#&L)T=% zB9Aj8i%Sf5Zv;y6GV16?gG_n|_1)9o%z!V;mW!W}f5C(i9Ui0`W-)*ZrR*QVC;TY4 zRNV0LF{*#Z?K5iJ5$)Gq#o?Wcy1uy)^?VAJ(EBJml|@-!(F~>%)NW4fBV>U`*91qd z87u3Q@jgbGMWlgr7O26SuY?WW0dYyG?sF}Hv{w%e9q)R0AtIzR4NLglK=VRQZ1vlX zvBE~|9STb@pw&DJ3IhEMhE(&7*u`kQ#?cFjLdCeaYE255F?x!`e*;y0&5MiX&+~yJ z5H>Q2YWI$p3Ef@b_tc-9InPTKt8=v=(Tr^fdMvs{`90`#KQ_|0Mm=o~R-&`UmqIy% zN-v$W?EgS_o(>2ExQk@XP}qZ;HJ|%eGE9$@qfwSI<#;3vxp;r4t0!(J1?^*DnDCl> z-_hwyVLJxTl`+kC+P!18#8pqKSTmFYleEj7yP)lAJC9*!55Vhe&%!@b&IB3i;AxDh z-fY-rE|n@ed?*MP>6*I-o^CJ#(DoB}KECxk7hP}0kK>JOLEW>UY}Y3Hq8UMymktiO z8})Is@Sh{gvQmh(dY*QiV!h0O8m%02L%B40G1R*R-1FYBVhmzDT(iXKl7G-}GC%U? zpJ#rEGfrg$q27_|?9)t-(H==ZD@e9^-Wo1b}k;kgJ5L2$@}Fb?QiHICu+6 z?}`2rs%NtvLeY9jT|$XpcJwz}|tnE>yTX zW5L6I&E9y_451FmuyOby*XmIx1fDZ9?$>$Z1_p?$YTvi3xpI9)Pn7y{{RL;_9Wl%Z zmDXvZQl|Xidgvds_5UX5>9J&|yP|zEOjR}IfCV;`I^H@5MndwOWwv0Tjn)^IS(k9eY#+l`f)1Zz~(dbQfe{Cq8kBmN`=mqXxpWfLkMbV{l5QR7Cj_}EKzLG*<8Kpq!b z0FZC;5uUp~*bG67A`xicwo`0jDIK~jpwC;eLRioHHTRmlRmlO?`VTJjT94PpRm+6+ zJ?rH$vC18Ou^}&K8V^@745>D68%cwA!c-UP1h6a+&x6+?ISPK0kw`lAu`B(L1s9e; z^>|lsv%<&DumM}xz{u_BnII9E>JOAizTzvdh#SYD@cpYz6~tZX4_55SN<&uFEeR7b z7nZT258Pzl!4(-Qlvq__!&uWlitB4r3xUWst;Uk|mlJh3JLg)gSo8ibSc1g;@v2vsZB$CmXlkX=jO+|TQLai}Abm1O1urEo z`|i5%h`15`P@2uoWZ3NapJDXTg%?)?ozsOmPBqO%8$=LHIEiWip6>Ddp|9KclhOP0 zQX zT5jpY*}yI2f#9|_ABvd;je|qdm_ZXI{9UWHD^N>`A!m}xy@1Z zjXMC(Zj(LrWTYUQBE#i)EZF^9=1@0cVuKH}GQdB^W+8Lh`l5iYb5$&`kce8JBS-A@ zl|VZw?c4U7)*Vx!?*+7G+D4CYsYKNAC=Iu@AQYvmS{GsVVRK!_kz>JeCjh2tnO-G5 z(H`bIvs`0?p5vI(59s8!#`Hro^+9Xm{*>*CZPOiD)`Klbms6v3OZiWqIjZQBBEUnN zbE8b^9aZUq%bZtJd=g`z=idtcn0pc;kX$RKI08CYlo)nCnxxEyKXrW{oOg)Ci1r>kxLW?1X^s~;si*UM!NCm7dyt`ADQx;I7Y^Q zn#16_s|opa3*||0wm0kzT8q4?$rTBErZhAf47MwreBr1TW$<{Wy2OsgM^I#X2ECbt zb$RmI zj}!!Pr(7}kYz#ydfC||8vmFX`@74lJ7dO+K=0CSC4>6oD$ki05u=gakg3ax-tr>~^ zD{Hj$dTs6^h5eBOW2tUvB4G#O(P?0z3OwT?g;B@gW+#`t0^9s?tbRysem`pep<^};3oODcKo9&0X8 zKpF;7!A^iqc8m13=a_=kjdEE?OE`69kkM6|=z@g|KginD@2$RId%bc7Dk~+E>R+GO za-bH1Q>w}VnLW2^Cqh#1GQj#u*UjylKYUN2z0ZzULnhZi?}< zv~`&qy^Te2{aBbY-M6$;wjCxRy|0#2v`d)TO2RH+C}fMbzg;Crh2&}&zqL9I5vUUA zVilR?~m~i|NG_wwK0Y~~&7ArTi>-(Mfvaxynw=teRk0igo(Zu18;`K&aQ^C^N`TtAxKa}79s&caaA6bU~ zpw<5`+5hr@|2Nq#63nn3sal}K!tqR|O@UA#b8qXJey~QZB$9+RZ1H;*G~d}9;Ed;m zZ;AT8HL0O4hQi(Fo)5H6qk}b#5O=BL3$0i5nU)k7%klswtt2iP`;)i3-|vYE5XF@ z|37qQ&i`O#|IfDgzt@71fP;gTjs1Vfv;V#If87ydNKomDIk$y+QNU@>DyAsOFt#7a z70B4-gkLy%W$?70M8(Ls3QVr8eOD94V*yZBitNU0WL;R1{7s;lu9BrPfmS=xT|_6i z`VB_VwWd{AY>5GSz$Jj2gW6uBY#)u8xn-Y8XyLzI>GWbBUXi9rcM=JEkDDZEFw0pU zOux8r&Epe|-m=m&n6qn+lYmk&tQ99n8pJ_o^a%v)7~b9+g736AuUds(FR{6n z<8eYHS6p;rx8D~+N?7+i1ra|8JEMRhNM#RJH`-h8B7X2TSHnWlw78i)#GMmStR@l_ zbYgLWX(7s$gM7Egq!n8Mm%@ALsj*J}6yh0eOR5<5cf7l?V$+*DEHF_|vTCr8NN{^X^@Oy|lK4&a6a>Z#IQ)zHH2FBGy zyL}(2wyc?Qh0qK9d9D6QgQD2XqEf|a12WEd(LxgJ2Jv7(4#$UMNeusj)8f$_z1l%U zc8g;}B-MggrE+JvmyV-HpzFX*fCnR|&`iE_1ZkSZf;uq{6iV2fFxGtooIMqV2+Km# z%kQTNEmv~bYW7AmM-{7{qu%WCtBEz}ZrU7#nOomJlC?Mp{pRUgp@opkUrl}6k z;w=>GK7=Ds76j9#J69jLbM1x1hG-Wo=y%^t8|XvuR|`tURj$yZxZBMrI+P!$2R$z3 zM9}bIG@j+R(N;8~=u0M$qMx(mzANUfb-c@{EyQBl> z&;UYr6%<@=SBi+61)~K8t*s@efz%sOtJKmsH7^hO(>4zK z7IE-E*gw*s>$by-i`YRSG=2z|$d+ytf^xRrw|96Q*QDV9`vE&r<9m_y*+i1jrSQ~A z+&StwqCe+c))@W6AX|u5svd2SpbB<|YTv}+_|fw$vPw-)O3`-TaiF>7Lx--~STB06 za!dqT)_i^DmAj+wBBX-KR+ zg?b<>!v67vZ5=wwP%#yws*}aCI{EEQ!fjJMKAe8atK=bWup5zd)2sgxLyD77N(G`b zpW?%h^g{c`vA}H_AGyWXJ-5g?y5jJkx$M|$Wss!(Kh*SBa}o17wICQZXjgE8Oxwy< zu7&%}*L~g~a5fW3C>YIuFAq4$q-B`Gc4O_?`=A%AjD(HIC78V31{@a@^y1w}$gJ$t znd6AezB2qAotowEzL%ZG=SPn6s0U_C7x1uOu(Z9bo;CubJsB67p~JpY5)`JysjZA$ z-f$_7^wQ96K`WcU*@ab`J`xGF7Y8C9w!?Kqef%Z2%LT?1-%qG5FT6Rb#gVssO0o3* zV+`|Vd6^ObpnZ^&w>$+EZek%PwKIVFJl#u;3J(!uxo-_T76J#m7BYjRDe^p!Q zyHj{!wKZyg81YVdV;W^&UW~INENHiVupDYhQn&12gsodVK#rSD>YE35zmL$q;OoLQmzDw?S%jy-MdEGO92jpgsd2!H7PZeG5}P?*GHjbXR?sps;|v6B}Ff?e=WI zmfRvP{!5Ej>1+m}b|oamdz835_{b*XM{j|6zlg`c*%#r_D{2R3a%E)UvPM!)=WnU9 z%pfl1ckK}4+4r5Of#UMC08{|o7#k=ty`v_E9ab;MSxVl6K)Q#kM)Jc4F*)CokWt$0 zS2o!wgr{x7zT80KH;?f4h(HzZj0HV;DXV});R>sr@|WwWcjc-#Y+*Tm(RJE(75Eyt zHEPmVpR5{kngYqk6d_EqK=buE>NIrn)63U;hO097KmpQxjN%r_o&lP_XAn@!i`!%Z zx@@lnHoraM00eHU?6_8eU(wmx(DjFbFm+v)`gsAqU4!f+f#nh+n7>#V=~}}ax3;s` zQ&P$~#}MmPEsO^e5wr7qA%Smm6^fVR$y7yKXM<-@xI9t0>(O$4)pvka9`zA!n1fM* zPIKKiLn=8A>zA6}d^G-nj!xNQ9+yWixA9^hzB4NcnAD5?~NK0D3G?FcVnxR=myDkuX6 z=VxWkHf?Fghh-1xkaoy0x$~0g>f0q^Ikk@1b4kr(88|02sws8v{dz8#&bec`Mu$q{BQ+g;i^h79VjfFgyQMdn=TYy0|bJ6|OMMA%*m#G>w&5X*(GdAQgK-SmYK+!GzNJpLsK zJ5zpsNptT`5qpT8v*Fpenj6v0TFK`_Ox?lQikXAP`67f{e16Ks zHt_{aHS;_$`tyagF>QR6IVpW=kl+1mxf{7dTuKb**>U8`lzbCLeh=`Bhp~PQe;S4L)ON=P?-cSPqG?~LUkuh+ z6!>u1nKAau#1K*CrWJb6A15mrv}bO?X`t@(E)|P_W4bT(qxKZL)K(N_juZ-Pe_@H4 zjh6XYTH5~3qstvZ7cIrlsFG+Ugja7!7~J@|Llz5DCly;S9hk=Pd7^Rk3V^u^h>Js< z&CG0EifOIAf6wxt)ayW6T7_Oyl3oJ;({9@W8miG8L9j<|A9-k}-hTZWi{=N_nJ|7Z zl<3kygR0Suh-{Mz@!Z^1>902)PeWn!^3cG(VNQZZ7UjPGcz!W<5Y^w zX^Hx%{}*l_Y=38M5I+T4nT3fuc-1@tiI6i0Op!gUg$;OSTB&G#H^p@o#dUy><3)OC zTK`d3C}7nhvJE5-&2x0<5p{Avn!%$c=9xQ(-Qj%xEB^>X$&@Qkh!cV%j zyD&5pYU?!)-Of??1JB8Zjf>c@q@+C(9tErJXRFA$7QPTTAq!dr?;b`FI0K>wmVE!4 z@UoZzkS8j2_6`busWZ-lHFJzC8TL%lBDBbUp~}=DLX!3+Rnh_#acPO5{eWTi9(JsA zg?ey6Xa68KPX!YyiGeLkzrIom2jM3<6DwoFxFd8VmuTFwrb$;) z)evcrg8lwjFf`uTiSX0LCm)gKdNL#Nnv%8=DMr8Uc*|}Q+yWt(9_jN9F9k018YkY5ZYdKfZ1c$2_-fD~N|9Ys<)%K)xkc3tC^{B^WpT5%{ zEG)4TdHSCY=l(rYxdF0nX`jFzT~1BZTM?nuN?%9se_s`NZSOMs%y>(D+K%)uxaj}~ z26t3j-97k%7~WCi+@;$8$s)cIfqE+sS2sY+20B{#{2Da zc=)HGJOg$Y?4r9mz?G}f2-+wQ0Nn~?eMP;WSY)>Rg++gQ)I} zmkzUik)I{BE%2dP`Mw|t)IGx8G>kDDHx+-OmvZN!z=gcp8EWdfRN~tjwt-m79C5|0 zH|iO2h~s~-dYrsD4VLs7N){`Cp|B}WM2%c!Z=#JmB3PCN4u}3l`K=zsDwti50EXdm zS*ASZSr1E<2UyiVO&g2B|B~#jPE+1;=36 z_Ff^^_uH+KzFL>42Ll6%mVj}ZuBuS{kxQU`{lSkEo=3tA_2fq`TQ0h$>N|{r`RuXd zlY+9qCx}}n$*mMf2ZV(Pk~6vEA0HY8OzP^+ZAA1RTH@q=3|)_)F{XkzzC8K)-3UsZ zNAw3C8Ip8RtvTl1P_g+9j7djy;|Dp;YA^Vg6HC?s3&@z|H0q>%oOm8B@crNU9VA+KQu8$QHu|XqA8GDKe%xjz^XQPPuqby^5w!Tz`f& z$Ju94QJw{Jg@NXuu!*Z;9Wm^`kUMYh`oAHDTDD?7?l%+Uq+Bj)(%Z)ec)3)WuB#RS zj4=R&Q>*?bj~XYPmqhv=&IMXr>j^F1cf8bQVp9Uf8@kB)yyuP?|2Pk|O^iMX({64W zVchJWUu~W{`&J;;Vtd=23Q%%yn*NYlrkoi|0wogGm}tUT2t2!uZDnz~VJdTDz=h{* znC&mS)WCWjl5|>p|KJb?pB6bKlb=n6EhQU$=Oe$HBD*ZduRHxuS*A>z^lGTU&rxX~0le z6Oxj#V<+wpgFWHmD=a}lgk?~HYKd;^UG@97w^>=;Q#e^%S*h4D;d_pIE*^LYLX+~9 z0g&3PjH4oi52f}zF`n{(qAKmP(K);mU`rCzUI$pAy;(4tSEgD1&>Cr7-`B27+eB$S zZPz}QF!ZkyV8mi-M3KwAapE|O4)v(yi9wI z*#8z91a^D!g9VbLRLKBlA2b->)4L`%3psht3+!Pzu?P|Qa+c}AxN2-!^;d1)GOc7V zj$Oa1-S^)FLHPp^;~H-CeCkL-=A~sIy#pC>MD~?L>ZzfII{@QV`+6^p+qTz5KsDws z7@v}xH;ofS3LuAd^@Pg|4pCgX>o+EMlx*ly#GH_#Ojf20Cue%`w3*`U#hf78qg#z9 zqZ-37^YA2^B>i2NKT8NFZhuuIHl3K!{pUP1u+cnbb@cdor@5*NZ@7j7AVLb<)5L+D zwnn)j&0sA7@>mxRnqbx!UdvY_eC=Cm8ElK^iVGmR9PMQW5uyBIH~Y+OT2}cC6BJ=c zp5X56kf>17%d!9lI>`mV>Qe^(C6+HuM9YcU)k}mFSmS1~gWt9D-9K>0(9s?YN3ln7JncGRM`xjHR=aMX2t}cN zvs^NSmWGOqU8^uvJ|Or}qB)!#1i0K=6)M5N3YZA$!kznLJ+t8TK0cQb#$F{RTmMtG zwFBtdtEQ;lNg^{LL8IH;n(QiZm#;rXo$lbJDkP{{;68XP zT5Q5bmT}9;1A+XTOKY-#^A+8%#hdPNl)-H(ZwRJrCX~DQS?mDa_D-&pkj9%B*>It< zS+C@(+mUE86$1_gofj*sSS1aFD$PT~Fj{%~YeOc}TZc9VBNKRwryttXg+uq5KB+}( z+K>|KQ8-pb;TK3XQjf_I4Dv3YXnCGnB)z(W_WDeNGcsgTCHcY?1N9pJbl=PuU_480 z<*e6at#;mP@Z7Pi)&oozA|~`pktFQCWHs8Mg}>h>C$gq`Hv{EHXG4E?rVrlB&S0#R zeE<+P&rD2K;D54qBt)0gl;t_pr9`9~hm*Jn<$i0Un>27 z?p{~-(Jla^+l@GoRx=F;B}wNCo5O%_F$bnOJ`~Jf?tLp{CW*j3u?3$t$x=k*t6IDs zr$2CW_v$b|p`pH9rKetf_$TUM0_C2Fch?0?oVJv?O@u;fNN-&QF(?rDRkZM7(|YhQpGl;v7U{Qv3|RixkEh9^JE zzeu*{3qVjP59eW!t-*?5#(-y@k3iQhb0UTBV41M`R<0*BDC(E=oKUpK9X3$m7)`>>Y!x5lE-p zEo6xnSsMjjF!f9=w;}V?qogUX)JDKq7Suh;ch|oenbs_Sil}=$I1U;b9LpkbAQ;%7 zkx>4>maN9gr~2^DdOp-pWF#fjy>Osilqa842VYopRX)zTqz)Zs#GVuI`iu8H3pU2k zLHf=GmdOe`Ig3&V<3k*?#df#=>De98IjD5w8?bw_m)l)zeqScXMk4!&)l|lrX{f2 z{SGW#*a?=_f*EHID6t%%(3I@~6k1@hNKWe!i@qL@3GDpCvXPgp=r&N)Hi_^t{h%k5urlmQvujhdv&^8s<@lCRo4IBAl3%o{K zA??aPSk@@npf|sc=xazMjm8u*8Qgu>9)tnGHy%)kg;rZX!=Y}d^{>&tm7-mIH05!c zdxLY2^%UbVdtE-)DG?J@wCdooFzfgKt2ig53g4&4_24KdLNxTWLZ?FjTVcBlqy+cby~-ylK4-Z8cH(xqP!z3 z9VEq;ppGM~Hwe`Vnc6)8gne#Xq`7aY39aNM-*@D&`JgdLhZJ}rAh_|;45SfVh?^5e?N z^jMv3StzB9N-^c_$_TNuabOab)Xb^BEXov z;}*4Ee!TP#zZ^Nlk8;fuJkp|L?s6bkW;6wj|}p>e+atKL+); zm7KzY;o%<(HDsV6j-U>4+~Xi>WVv7r(j$%Mp#z!GI&1IpWP1g3j4;MhOw6YYXr`q* z=cS0VXoa!1DuO+y4tNIW+Jc76exeihHQ(LB=!lXgkFnSRf1SdcQ9XvTL!b#nCMSV& zygw$mhlv74K|5S4Y*zfXfU4;0fN-V)V15F8sn7s^kC%2kDi{m1n6NOAhd@A&B$x&4K9J z$;-^wF49%MY^TQt9s}U0N*rgnMu!pkB)Dj;$(7c;pRNaDATzL)!V1=#U)8B2+8JvJ zL?vBQB^CCvXl;2XKS-gS3xzV9b}x^Xg^~sG{nbH$Q>ah0^#{*B3CjiOSeh7fMIUBd z$R?ic5#Zh~LvVm>I;PG!*X@KckFHw|MRBEM@0yflMf7aO%Z$v6$wWen z0a+;Zh7;~r%7+ir+kE2@rR0A1AB@zY0qb0loYduBgrr;!OjF<2w_R?6{gn@qbH>uq z%PmLI`rPqYZl?2mN( z?)I1(L<|YNGT~5LsrthLYRQaS-jSWBbBovNc(={9ayVdG3g?6R{^#$WAH_o2kTvpV zfLinbjq9P#^U&|#2%Y1(0qEhsuH!x*?Z79@lY1tCX{#O?&6I-2`;UmJYVd|<1e9E*3;W5-Hmv-j6kC& zUWi%CpFdRV2kkTa0{iMD2%o;|I?V_p;(|)E#>Br~LUV8oNlMz}x;UXd3lK3eVfFqS z*rVtH;C4b?%E8s81wk#h3f`T*bHfTPavh3gazo%MjAXc z>O1YEap-V;KbFhhNt=6;FhC&$_!-^fn|3ldKRg*wZ%SJEt8iT{53NLthmg}c-nA_D zF1>Q0^K4IKfA*7%pW7Np{(2U;b?6exfW)jRfOVAd+Y&&J>T$hvL3= zAT%G1RB1~R_q1gbM)PT>{CFNsn+RAQ9vb-92T(>aWaLDUDod}Uqv++iCp5}e>Fn1F zwlO~BB!LW~`8E`?o5)!FFG0f{vbYM?Rk0+{It!njTnqUsdD?JNfK!;hdE1$S_kyu5 zWz1P6m_^QSFsB@%`Sb(JE96Fh7f~bI=}x3qUG!wom%BvV6^@ldAczB7Reh*SQ)ZjT ze1jDJsv)TafZp?&?v{`k(-1&IRC}w)yoB~xdLZ7^vVAZyzmeCN;FnOOs?3Q#)`bi7 zppReu)nX0UF6HuXqMnw`;Y~$P#F;xjAltVu3CUbOTxbTH}i6_|CJy;s@-U{!BS+Bl{T28^Y_RHNHYK@mI+)OB-6jf(2oq?POh z&zYqStkna$-5i-VnBa&ohV#p~iHSEOxG3!BXJg#PP^MP(5mWCZ8Nm`OP#L$<3DK3b zPMa|4!h``_fmjDMmSh~8QnK*EC1G)3i0YxHXq5ZAsA>ILy!9)y`=c)>ACmoKyBH?6 zMk(7Af;qd2v6#DcCK~ZX3$a}BZ5EnWTrrME_E`oPq$Va@cQmR3 zPZ0FXjRRPWZNg+dL=vYw1wcb%DzwIZ#Me>->Q9|YzAmCRm-^w+1aW7LT&asG(J_2gB!DH_-D66 zzJ6mf-;Tl6xKN8)klh6FS6G{$T zhM@pX|ExHIWnDGsna`eQdL3OC2yV_jZf+K()vREgg|Ib=nRgCDN4FMnCa)7x0?rZ@Io}msnccT;N?8vJ4MWc@S8%k4Wb?+KB#^X~enG z5&zJjphdfJD3LJiCQYLJt-Njo%kkzyss0EOxhiK?Y(o5kx>Qm~DwKRrMGc@PbRUl%XTi7)%;kQ*^tWbOKp`-Gk`!rL#KhopMWV%Ed`E;?1YIL%KdR-gVxhqJ$_zWuc zlq15{Nt=wzhd=^S0OEsyDNh7KAog6SL|_9DBe&QUp8YV%thDH55=73NZ;N?;pQveu zPFgH~_K1W`&8W4Tlyb}8=Sd3rLKUGJF(1E8JI*nVNx%P2SmV2;JL5PLFZ2o4lvzVo zRrnIOY#XZNrXRPq&3@(Xf2Y?=S~>cpA#2y0wE~19n)EW6!mwx)4CxG>0M(@Fa}jk4 z$!ZnsVG8mVE0oqeupcZny!^7}tWSZj*Flwfde#iYhAQe~flfndGXf4tXb8`>F&cyp zK}%Qi`A?>>G*V6BKyVpPJC?seG7j|tE(idQD7%XSA(fEgEH<>F)EMI?fykKG8N6^A6((vP4^ZJ|?MOaP&qs zb*Vo#0-PRG908DPA-9%TS{C*f`>VHKq+T&0Abx%2n#0qh998X&+~x_tx`^#d#h%WF zu{@YcS4Cnn!omlv=#tOHZm7}pcl|lAEQOm=9jOw$;HTk0Qi(zwFson}PA6(%JBJRn5pkVES=iIZbX z941gmi;2mrBm-em>LDv1GbVPqa^V)styA1To^{KnbA?T*8lCDkCYL8FhiR9 zPB0{AM3-b4^!)tEsLo1qIj4kr=PJ#vihq?382c&T@~ZrVYDP3qZFo_yd5xZX=(HuY zFwD0GD)MoZSj=gsvqcgjWA3ENX)w)@R5P+qF~d{O35xYo<&-I*1#+p<_`N6oli%a< z>*)$o0$Q3*$fYp^am1qsp&p2|BwN_#6c0v2n}Hr4WBmAimT3WTysFGwUch>oA;KD> z_IOKA8grU_J_P}wYnN9WlW+V?tu6P&VD|*-o=6v|7_WT^3t9=laCSQn(>1J)iENm& z?rNZMYo!7*cIZi`{S0zXFhE@ejeXNNl#UmKwC&2vA8bo?s-M7EfdidVc;U`bw}()5 z^t;<{y=RWhS-09^RO5dWq>vjJ$l#ohlnX}ZnLW%SejvvU%xbT+Imdn$Qc~Vr$WE~W zLwmcK>PVI5IlJtPA9o-7{{B8-(P$fiqDM*3k85G)89;s&(qiwkG@1W@Op_NAUy|;c ziWyoTlE&>z=yZW>kB?#bwnKnp!xNTd%C86)?jJa|GkVF7=F0~k>zf=Huy8Z6C_NLY z-@ia7TP=OmgwGlYj!)C=oN*gm$%_`ea->JK433gDK9vTIOBLHt#DX1_5rsR2X(XMn5c2|78TGSvAgZ zqKIJ;smO;|Ezk@_Hd;}}D~N#D%Y8BX+%=?B($bE}_ zb|XX_=<>M{7?HGVy3Dtz1;DvZ@rcy&ycglHTB+X%eYRTKGi(cBp2;9TETupNXSFSi*=D6p*RSQWHn7Q*K)vWvws=-w<7@FW6@d5?pn|4n9m5*0Cyd&6qQk z90Iu0bE68`f~p|YE8+B?N%TO9VJl=e#e9-&lqY>yU(`brD<6h z6B6Z_-b960suITQ-KFw$W_g5ayd;XWu*|#h95b^?>c-v*96Lxfc+j+@s+n@Q3&L{< zl-i7e&gs%h^9#GzmJbh6BG1mrIJ`r z(y=+gNxlkB^1dbTp>SL3L!!HN$Db2f#``Q;;S9_!9<)ZiX9Y5#@_Y1bfr)j>0l27B zyqvx;{k_ii0Y%7D^868&MsaLN;?zJc7rUfQ1%oYza>(J2JArFVYG<7b0U{Ph|CZ*H zrp)ly_L@^8=pYY6!bagJ7yNSG|Lk{WI-l==!e#6?uRig;*a@q_1G3nF#M$p@KpQ9g zkrI(l; zhSmIi-o2I9WX4?VYAm)^fYD@Ii-m(<^Vw~&z5`ilVC?2j)q-k~(_)wSG3ZB|8!#bx z>IUk_2UvzgNj)fhw7s$i=JIj6fF1O`Uosn?CF!NvZmAwDS!t&c)5&npc-qQJ) zgG?;eyxy+B z>%~+!>gSu*!934xrX$$;{MlPAS!;<~*hvlMCZwq25%EL-4bgw~2?Z z`X4)YEg9|vP<|RzN1M0uH&A!0z|1gjr04OsfS#)1t8?if*POVk6REcJ{m-I{DV^Mm zhEhkut2##JXe43GKlL4nS%ART2dTJk{tD18brfW!jZN-Jhj?uecB5H>;@-%cvsSKT>}1tHOKS=;ulb_d)3CTXC-BA( zFC%aEhHaxU&YF~d9+GK(5P64dQpAj~ZPsg3h?W|eak%Df0HZh;YEreM#y4TB$SvaW zCHC(qS;Y-N0-Y6-;?`Lqvc=W6q_S6<%x`$$8hO#cP69+0gQZVC#nw&CN zbl6AU7r2}PF(Gvz6-|CTuj0+cwU8%Kvqu`v_cdgr)i!`2GnCasU&o%@z#jBP@^G|!b0@#MnHl-G_!8< zR;AT7$nJ#!{Ui}N+m6$>eTt-0&u5!O2!fY(gMJ|F9%gnG+vEnzeMhbBP{)4RYAPu? z4245dQtXz?CMSd}-DBH**Y`w&TR@%B(>gUVL`8i{K844AcL{vTk^}EPw7Cx|rWMS( z`$q8F>(?&TLBuO&(6AF+B@ks#O)Jv#2FrJ~9g+iQ7`F@VqXBUs9XGjH+|KIsX(`X0 zg1}@rBwj>7$WP)+!5LueJAS9@&LR1(FnCjan^&}J|7S%cf!@vxzkCfqYjx*Tz@sJT zv@Wt+Y2`@mqF>az*75%79UvBXx9+_!gUcc$1#2Mgk49x!tdC#@$4~IaoX$PnG4M!i}M5pntyuY~m~svRBJ7258YnWL_+CiQmDVaVK?hHtpvhQC(NZr>M9iYMlT}oV!McXqD7Pwww%YJd{D?n%&dpf}1uCgew@5Ao69tFGX-vMX(%M z!V}JVlrr2NpoQ$7cVN|i$3a}=A%bu&r9K5t|2#eE_+^llceG(17>{gwGryet)t}|r zFz?Pgmj~Q*NqyuLEK%Pz>gkREmI;FjL|4N+XlA`Yk3EJY);CV4xfRARTSVh_?&NY<1SI1r8Pfysn25b72r!ER zW3i09U?|eS0r}G)bZ8MDoER`gg6qEPc{PzL8d8l+OMHw73ku&F0Wi=3YMWoq_zG}n zCo>}>cF-ik&NrUwtQPa$_CODF`-QA4WyDI%O9&W^T?2I{H5ODDR9@VfXA!@*2@m82Hc_;Jg~KKv!AU` z>K+AW3TYd4HbQj(|4y%An^|3Tx>a8%?f3)2-dA1}G!IQTSG8Z150 zeCP{#Lq__n>hL1;V4Afxyn)1IL(^|59XSv2@Vj}xn#Mxf&p;x_C;L1}R-tkL2vo}m z!l=J1cy;c&Nfoj_ZYzAfTZulLdd+27yq%O1ddkT#+3!p$hg5~#9s#Dttv6Z7UNA(; zLy%UiG?k>i0pOQKL`9ZnhTRQ+?5w%M$=3jKjo#-1^&DCLSDUlE1Y=O}H_X^?nJJOC zr8aVCLBjG<_^aZKb|5plrW!#HBbPy~@JGe5eSp%BY;Nx=SNV(i)~Cg>o&h#qr@SYJ z =_C(>KZGA@L|5Ouus|z!T7`m%1g>6ebCSmy*zMFosa3fJ5X1e?oECGZYz)-26 zN_2Nef;^a1;l8jusgo9T7K`s#(d1C>usehU$1iB2g7w**!Vl!S4l@2%pjS)ttAR3Q za!mih?P0C>9po=qGK4FGk|}z=aS_C&W|-~OeAAd{VZcr-5T70BNtDEoYn@1e!{`;qiM(%C4)yC1t^PR8=~jaiU`Z$^)<5wLdXr#Fg;=nGAnHgmKuTpaM{H zrBfp_LF;rceBQ3g<3r|^xe3gqnHhQO9KN{n=GTt}r8Xd5QUVY2 zh0b}cTw^Gah8TUPkXqb))N9GW+D{Lhfu4UcSXKTb)y^8>7Ak*Zqn*qU`xbEBEUL$% zZYm35+L?u$Ug~wIk)6&tnJ(i?08>-iF%yo(uBf#S^ac;h8Gl)Z@m}?caF^b>&kWuU zvzvL8lPuuJt}3v{3$9r`aMg@UYCFftDcwW;u@4(+3+>9)`)v1ltNI;{6 zV8TXR=n`IXZ+*adcjv!g*tiDI{lQ`h6)mS+y?4prJZI}yhmXGVuP_+IMs6}@81Rfl zZ(s1SbGKfB8s`ks4G$4T3n#L@aDXbb&dnU!DZ>g$2$Z+#3{@_8vP!4DIN=~D(=%o?@wLDD< zVh0{xC_CLD+K=$lm&gjSrmVRBkRd^zC1a4SGjK~2)at;&#-0Pbp5=?4#(C&yR83KK z>QpY8wEH7bvk_lZ1r@r#r)LaPK;;3)B(%L~O{hoQkE$Hf32cv*0l*foTjQ8nH~39P zT6nGphc1znVnCl($`JJr{w^f4KbELl>3G;oT>{m~c6Me{Q&?gLkP}v#T?O}Gy8;dz z-hH1j+D<$wUsE4rhPet7&nQi_<=BnB;NlX2(WV<2Em=69k(MAbkI`_4hN0*6bupV2 zGqy=tnCyzlfW%khU|T2oVMCgBfEVri3pLai(2hI4eQzJrPgVf4^EMhj!C)38A)GRK zPd=H+k(AG0fNuk3jUl=F`UpC2Jie()xyPOdt}^BbwU@x@%K;T!LmfiDFYjf0?#y5)~nM%7f~Ne$A<6OP{+)Ko?6R7gS&Z36`xJsszc3^zYJ5 z#H5?+W^mDf*26!cKoQ$?t7f-91&97eQ(~ z*mZKF8zhhoWKDFt{JFfuL27)@?^0B`!gtK{sF1_wmg20L1KgP}BQhK{m6@6Pf?riT z$x{Xd_-~{fBiWC!k=peH$3VzIrJ)gDzMq5eJ(@JMPvh9ks=08+J2?r<)-EG6w~}M> z*bl14j75>vFfii#49lv8#cFY#?v4m{s zEmm-$TD}u3X_m&ZbW{5;iQ}aFPkiWG8=w>NWM!0DAL1~u!0aUF@d@wn{-o;iL*pUn z$488a9?eSQ0Am-HD`EV*R{agUS}3B;>T%S5gz6mf{=}(*iN{c!UU-MAyT(@9UAX>h z_Mic+HaH@-d&rt0U1N{&8vQnLa1@vA2i~3LB5FroYiA+U1I~zbd;lBca=}aQ)5Pw7 z*G>$0g@Lsh81*wpeB8+{Vi~V{B~d{bMKvIUMrbD&>o6>f!xd|F1no7q492+KT-#~B#V${c zwNmQM-dywa40GDkwSV(eN`|EUXQo1fSe^%~TG)1=_2SO_5Wb8h@XwJ}^_iAGi6&-5d-_-!+Flvq{(r9a$ zPI)Mh0V?1L2gPLZ2-Oy}!RW>;PkF03ECn+?cU=$ksWc4K7gy;nUR25ie9Xj^V~>W zFDae!qQo4KyU?EW#i6H^;QEaNJcxbU@hqRItRXKkiBIp8X+XsDjF9MEeiCPYR5-b_ z7^%5#;n-%Po>m1i!X0Zp*4;^rdGI)9XwWdf+1&uj$9xRRY4{jqWn;B$5BX-p%;)&f z_k(TnJa5Phs;D{8e%AJ-<(DH{tP;+oL}5#j&4trx zNrgr_8pl5s}@WYveW;*vzJ&d1ea)hUr<55!8Yx60Y z7j1sqCBQIZOH2q2*We+e7bEDJG~xb(bJ+eHv!9FoL;8e*&x*b)Hp%)W^f-wmAFU zy##flJtgT-?rbTnq468ehsF|0NspbL4O=Sdlh2pDRq(3pTl5os8&n|m_>B*;A(}dG zgVNL&hr}ZV*a7SU_MxaX!afiltcAKDXw19Y+B=P zAl?p@XDUN3X$uM{5xb9jh$yDk3ZTSdTgnHYSD|CSY6z9;?Uk`K zn&)LsEf;I*!hW*)5x<*TLbkUml7F@b$a%iHRv6SFY1T z<3&cOP|CV!M)E<3GH*;lg@~>o5$iMmNV_)hswFhAptm1;xUSpXVabL#^6>UIC?o{e zylM#AT)a=sd;tEU(AqMuBAsb>00>urjI;|J74L=rG~5mE>}Pzb?_l=)-nuxCiFDJG z14Rg=0(2|7drn#f^M>WD%twnmtaTp9i^q)=Ux7w03$BoextxM^L$--S%Z#+hhqqRw z0*PW6TnXiu%*`E2_l3-|58K@usVbYl$<{7`*kwKVJW5L$HB5z_BM|2IQ82G6$QMZ* zj+Ay?p>_9Xpw|4kwWxhbLc5U@vHg%%29%$7*(0cF2_poL-ZLGXO=9?=-dj_T3~PY) zUz$p>fBD@Sz+8J$E*$%B+<=8!4R`(mCOxR-KFG}^7Ny#@Bx^9HiAcq+ zXbqy$Ks1#fs3DvgOfA*{f->%qfUb7w0=JKmWbe3sFCaaF`>&A3|8@>wK_a17egVhQ5Wj6?k1`eTm%bP_Y77xpQ9^O=DnO?;q2J-4$Rxj z&b=lSzSRmgi&O!S`&z`Caj~vCM`VS*JKQVSp?*g)+>gV^whiv>LcC!1!v76DPrYnB+y>eHXVVluBjmE;>g=X`p_B zwn1WM5*YFaC4lwiwZTUhluq~H`5Rh`{lRYq{*T-&LVr*8A?y#l9I;M_K~Dj>rMdbK z-`2;&i)~9#r}dlKB|Msz!)Z%i)%*;Yd#WIoRbtb!`{G$9q)#LJ=0P`GWJYdEDqH2aE1C~^w^K^6tnlTasSKmk_Y2H1l+&}E?g+xuf9ss@U0mWIR*;acuO=oltv|v=O6{Tgs2K`!lkUWi zUyzVKnNP2WwvE|m{bb^m!R$l4q?X$}f=XLtPC(E-Xr`Vl?rlk-KRxuAX!0C=4K0yd z!O?QxwDrNx4^^||d$v0HkAC+l^fe-1Qyp(n1SGhbu8BI4^YH2ho4pd(^yK8cyf3k4 zrNEE8_qPkXReEn6HD6-GgZpRR-rD24H2xPhen+iNwlf!C!S&y~O#ih^I?0vboDBnT zI2>CYjp5tholfL+{&u_kPjG*~efqp$mKg?f`66hcsOU^aQ@_Ca2?7%7zHl(AzHazB z9+BC4C(Cn|3jh4i+ctN+hRgYs;#IkM^{yH?F4Hq$D*vn672<-0fZD#=T20z;GR={M zvkLubU4}F5A@k<0{EUz6?}uIt4@d3tZ3O~vBej1%fv<=u?gDpyLXb<|+UaF}fyv3O z*bWu@q;auGKc`Y7Dk|psP!M{^evo*sozzqSoXOI-P!bF?nY?@vcL->&k}$d#5-EFL zfKMh3dOvNik~R6MTL1W@U%(7^vRb~(A6Th7tgEQ(C^HRe*sx6#Y$ry6L!lOJ2~*j5 zw$fK>&cJOh=Kof4c@232!{!XjhiQQTmoFjk^+xE>0v&PorLUbtM3LO9HONycbR%+5EBDD1E;yoq*uG3zk*k=CH5qQ_ zp)Qcu^h8}&pH_>f+LxuXYwO9wSC^dgiB`oi6XO0`7Ar-FC<*!qq)tx438mE&bF5P^ zEV5kwn^-Sv@ly-7m87inFHoj*<$ek{I8)sE5n*#FVr#pnbe4}VmqE~A059yHs0>JL zIcn~g#M@}t-XWUAVag1N(crHr!S)H(;CPB*<gX7auW_TJ1Fy&9+aDU9fSADC4KQh2Pw8IqmS2KY*c!2Yp24HyOc zB36~_>{u=bb?U~o7;*~n^ph(Rck-=I5}5d};jTi%y7n%e;ua^%K6v}#jI-ZgCyvju z4okv+)XTVoHN)dc*z^AIef~%vpa@JPe9k>LSF^y-nD||9w`4dHUIC>R%mc^RtE`Ef z^A2XZ_73AXZ$XTL3|7{WMea?@1rx-1`B6*@!`KwovW|^y|MA&4dVL?YXBm;Gc~hh7 zk6=eor_#L=FDx7UbJ~c(^HQhG1#)ODZ(YotlYXKdw;#-06<><-0a%JrDBGwm_d5eS z1K2Q<6vR*Agprmkx(7nW6TUrv(fp*WbXt_cQXg=@XTm-*j9$tYkMGJ>9ooR}?g{6D!?zgXZ17)<$4So{)+OdzbZOy^d#qP&fB zWrc~D9x3#l@Bh`vniGJ%d6gU2vTHej*^#r(fv>Zwml>9u6c+2OjoIv~p_6iagBalI zm_oM5(g!lW3KmaEq+%ix{!XdA8~UlpHs)%g%WNodUZX@8Rl zg9=w*H?_i@cGJc%3rUCaf7^b`J~wta^>affquREXCM9u_PoOZnTiu#l*U2mT@m$*6 zS0V|A%+Z7gkHdOqTRgF6p$l$fFk2o04zbKYIF=l9lnASq-5J(j#&mSDSqY=b1j`Wl zMHkgVUoP*>0q}4g3p1tu2DF zTVR@PZfi}5eTbTR(vl`9$5Yaw1yy2^#D*ltgeuZ2hv4M%E(ovco4XLeSg_V{Na5A! zqGuG)5J*KajdH&390JQuvCig{o0L=0tkz-_u+{P5r`t1Y)mD$Z7L1tnqqK=$3by{i zl&VRV#rM^XM#Ky-1eA@0PR(b3k!Ik-n6-oAi>rKQdV!bA@&;~Pd+$nU(tTsS#pB6g z>p9GIE7k(C{2m#QOX}|}mnF7IKn$bs_m_DK>bIeyhhx2*uWh7?GS0H};XYIwl3;Bn zbS@tnt=3dYpEI^#i^1R9*ruGtW((+H(oZg+y4j%cwQrF-hN*wLc+lw4|=#y-)}$4}_E4qkmQreMu3Smv1Sc0hDVP*(tcn zKM7MO2oRlkSVpvho2E9WK4sLNij8F98$%cc2tkjUumgFC7+%; zEzZ%3*tw|CZ$QQ1{K3%3VG$>DL{l%PdE3mJPq#6st!Cjz-#w!Zkw!0h5&EXy1A(d_ z3=vD4pF~Z<*u}X^FRGS@>l3W;vsJTp2xA4TML&3r%**v_-(N}gpoVpb>>^rs8vOj* zU7UA%p^<4(!onrBFVsjBt+q3*|eElxIElgXJv&pAA$!_ zee7#b$>OIdp0^PyB{4nPfVun#UazwfC9TEL=H9w|y`!}c!=7(@IC7yHKy?qi(RL=C z`;N}^dLCutj!u^SxPjL9r>==@sx-hZ z5qHIw2M1#1CRrv(=|4!$y6t=XKs4G;cFDweNn!Hs?w8Wr5!<#Ez4}ly^b?GbVE>%E ztza$`2?E^qJY0Fvgti7kSpUx+lVrK|P57}InBHQ$nq994QP*MN#FepmPQaCzFFIy_f~6Gf&jGxKMw39`jXt#{&Gw-+dSEcH6z}C% zJY>=XDa_Gyx^sQg4{+;?ArcG%=Vn}4^gmez$r~?fH96UZAo zS(m{{cHhK02r)o6M+VPO<&d&DPly|ub_-EQTDjR;nsmTw@=TC|IW;b{tE~v{(@;%D z8e2F(D%Ke)Qs~PnkD#;kSaW=00ijS*wt+uQ)OlGNHkeWvekLM!E|DU}R?|zY{IM)CP?!|PN@n+Hj zDT8+(%)?GGx;6nCwJwJrAZ@m!$3I`@53Pr5Y!-|qGb5bo*9v7;W+CieDOD=~CljPr zBgl4LB=d~6Ps;Q+F@{$`ZwxLjYORV9=TLAKGZmkmv2!HWPRyBKMe@$;qRioK+j)fQ zS7v}^5|HQuBofI>nIZ=kH)(?^-gBwc|630~Nl{-GW?ZW#%ZxUY5LG)<|2b#+qwqUk z#nUQO(+bH_^g-Nudm*41no}0U9cTTTfNtZBL^Dx*gLBmns*~mb*a+$>6=w`SpW4BT z5ZaNyC%ug`R2e$F2omtMVri){6wOx#0X!A39AbD|gQA9dqK;)tg+7I}th z2(hG|SnnANV^XeGc`Q1Qggn_B7dr76BaIbSPbra5c=*QTeN0FcF zvnK>8KvwcRn{N54(8_}p1tyY~tgzaph^{0I%lLwaf`Z=Fq9=IbT!n0xb;vDKru{Qo zY`&g?TF=QIB@w#(ZXl9{wU{EO!>^%PsIn?q-9PCZ^b{4|k4x`SAi`?OOnbGEY*R+w zsq}wj)Pw3z67$47hT)O4@AP4&WVX#WgO3qgyb{u=TRC|L!9i{xC7BYdDPr}U;2t`|R^Ic;+Rpv>Q^b<_{~PObp!Giv z?DfS|L11)bn?6otN`t0pYjZv^@^kRmgSF@`3eWlNk0pV9TQj}87^RWy-d?Y6A^2G2 z0@$fdTH864p6M-l1M&o#YjvC2MsWK787(RzOy6-BCA%6Uy?@*9>3d9;D(%f>GFODm z=IE_B%Y_{MEt}$KpHa?;a1|`2Lcu`V+w7x$xqUr-H|DdK0=G1sI&jExYMX|9^oK&OD=#o=fjkgbLq=P{5WP zL%8^2YGc!^krNl_)=DkeQAQc;#V5>nl+{e^>NJMA3|UYjLjRnE7`S#!L*8;mp|Q4q zIx=A=N|B&^n26XKagKev2*SV9AoYbiubsKItz|F;Iz-ABZ~`LJ*WSk3p@?^ctyls7 za^Cg~Gv8>eZ_hAQbO435Uf*k|(WDfA6{x4SyL^8o?m*Sx_`aYP1DcrXJM97U;|B^H zNJ?F<7SE`?$Fl-yn+u5U8gwPvEUNgTb@eYX)c3#w_~BV4At`5G3Wkb980n}^Mj0fOuOohHeK}aa0(xVE?W){ zH_VTEjrd3Hc9L-@O`kQ)Zx%8vEV+Ter2Vkjnd@;KMIT{-`|5i?1#KOX!#ItF^1?Zd zW;c4GN{U$U3rcQD8(s}j?88JOe~6FXf^8tRka{L?5jWL>Xk&KaGK}qo&5NVK|I6r5 z%I`ttJ}AJCtW23%zOzJrcMwd;(*b|vx82pfWc^Z1 z!{V9BKBpi4fAeqSs^{thsR+zE<$;2VQcZCaoSnwXX(tKwD{)K$mF)dp1_@nn0D)*R z1qqG+f?$f;^^Dhw@o;l6M(Aaf)sHFpef?h72}6{u#<2}|UYN&eOu>ka0bNPBv1kd% z7_oSDd5aq1g$AG-rN5Tsi#3`iXnAG`cd2<4}XxIoeMRvyZYUG9;jk2+yx zc5{AK+pI-`mKy;U%U0|7y}H*|h%2U=Q*~+)jV4c|^F3$KLw>RnPcsIQfRi%y(IJ2G zK-m1=TPsq-LC(48t%?u-BzYx`)O36U^u_tLBq4SLU!C0R14S%i%M_aojV1F=Ej;D* za8$~cpfg4NEZ@8!^S$XDEs(%hr=cpgM**IROLM6#3VGMp=Y}?Yj3|se6o;E^LEgaR z*UhE6dDUvlyhLEt8j7AE`IZvFoBtJ` zz39CW+`V?eSb_pJdkuzQw3JcN61euXqKOANq&KF$&W0h}_CvD3il&_uEv$j1Jj#jF zJ^{yA$lL)NzpWJycotcHAK6JpI4`NLcP`JZUN}k=SoBAsq@=m7$}qXuB&V6szpr3R zK;WH&n&C0PqpXg{{9?%k+8qbl|GNtrjk=S-D7FXsbH+_5Lf}MZBV!b9C<6Rv z_azFzRN}k7K#+DIvLOGYlW0srz)+Z3xFBfD!)-`&24xohJN5#sZ`ZI-_qtTV=~FJ9 z%UYulAsll%_JO;N-cguI;u4{ZUQ7&00|-sdL)wM#785-l@cn-vU|IKE+fbhmtQH6XVKMNZbZRi{!lWJ65u^#tm8{UgHb7yG}Qc zuUhnBzw|ZD#P4yr=#|SNR(pZXIN>-y*t-WsDgG<>A~txiju{g%VfH_6Ln#gB@v=NB z3v)bV@+>@OBbyx8A9vk(Uo=SkIwuLjOaTUGXz=_T^TKF<2ew~zuKF=rdRP7$13mgJ z)ot4tf(cjiJexKL$vkrNcJS-&8qv^Psj_ZBNiRuoyH;v~>-x-q5L%A%q%5DC+?EhT zn$W|)4{MUgk}2e}Y~Tdhg(g-`d)7=&6s=?{aFPn9<8H3I0F9X{!LiAVN!gbz7|tI= zjblwi2LOe8{HyWLK34DV)ka{(dC&Kb`C9_}$M*1mN~4A|#IYjes@aJN7#85`2Il4= zFJLLc290x4fKfT|*XqW*9?5d$T8q{Nr2NkLnagxCX zEC!JyxPz*JJ^H>4Z<@1C?`Hxvs6QZaGS4#7-#e13N1F%a(+{dyl!GTc^zAoXkhfx% zu#C_{(H4|?MW>i)(XtA@T;%)5$r3sA@++c@*?augq!yBHr3~Oyh{4h8rqO6dJ7NPG zQnMqfA~l9;c(e(^FHf>Ya^pSNI8@P+W82)y+5xamYy76amj__7_9PT8dg8;v`a@90 zfxJZ($@v>LVfV;YpxzEi3hNL(5srAr5HUoFMoDOe>-uI@i)|~=z zt|sV0uCLKq=2MV!J5RVz`a8xpi1!L%{eOFi|-&A+SWT}_QzW8)gHJcTqm zYSDc(RBI|lxstYXS80qEj1F)XOUZqliajQ^V^dYCcLEhQ9~QX4L44t|+@~UV@CN~| zm1Y%{|53)FVN{UxnXVW;S@DFa&`}d{JDN#ES|K=CUr_wLN>VVd)=>P(v2z-JrS*f; zAT^H$ivPzZ#B0XQw=RW-hZKB~F~d3kdJJeDRr(koUb1MLN#Wp;!^Ds>G)z|#CkE^^ zwCDCSxEYm=rKWv#{(F7}uz>H)t|)VHsO=91#TYj=cw4C!XsN!pe)qBv%~RV4>i3?Q zwQ&nc#EVE96`G!a$jQF$#s}uaFFqg~ld*+@I@3nDS*bOY_Zd;KIyd;8LTff@zzdZsuPmSC9{|bMCs@&z7I4}`INKJF#V^f{ z|DkGn!$zz!3cNn$R7q2C{GrF4HAb6u_aM$dPNyeEC%~S#v1UKyV+IBDPM?(~#toK3 zDBpCNrd0q!U%dJ+-twXmxs(rPs7gW+y3p+D+S_XM?`&p>IBQ}~GX2FONR3g17BBl1 z-#zjJ2^Ff?rvrr#qb30kL$4r*X^5;nHWG=GIh(1}%nY^26KLg;U%%aKfvld5TaTs> z8;3s9oh?n?xDVA4kcyQ2jc!<3@wg_zj^gh=E6OF?_FqiL@b@laBRP4=tt5uf!4E#? z@qX~m{xxXQ4u=m{MU%Q*f7SwIkwGk%S#z(zNhrsl)=tqO-fhHS&*`ufPTi`{IotB= zL#Cr~yu9sP{`ncjf8tkGT~P32JkaXDB*jh4D+;^VK*tr}kbp_r13V?!uQgwkvXzvs zY9=PPrR58B!4&pa<^`yTEe4j3EivDPieb$Zxw-t-ZHb6LT3sUUOi|?Y+}ss$nQ`H0 zo6IoVu4CXAJ2Hx&FnWqRE*F0)u1KsG5u}JN4$-F&gsFkg(A6hiJ~HOEqSftPv^~Z> zdIm6Vj_;)xiDuS4LvM3PBS8Y{dY6pZsH)+@BpXzUaX@P~(+FvPg*+iLX7DPqLFTP_ z2M?N+9C6XvdJ^wH8(>gfVC*)4Ck)<-P%x!^xf`L14&k>#uXOVrPO{PMi$~0z>V52O z4HsdOr=S-G^?+K=oK%ueevxVdR{|v?`YIf7kLr@fix)}4ckmDpZ#ek{xGfxuAnMKS!gQZC|_lk!#?D=uAbZxzr-x=;qqh!CP>P zQl^K#1LPd;|C_J~P@w2bsp&;JoNex`{2E(T>iKq|W7l@tY5Z?TK5TF=!TVjD*9eEu z7pc@;sBIDTMHQvwlFT&7Iz&?<_(19K>62l(?aQuk=fEX+4U9_3Amrw=GCTID zeKrf;Z#@C-3;0#@V9hW^Hq9xee(3^(K^pIdYRa`_bC?e>A7@S4=Y*i|idm%`f-eYH zbf45c&cj*&ycJE-@x5b@(vp?ZSoAq+SXd(f+Dxs_3qw14bx}A#iu)0Vm>q@@XMZ*G zr67wr%$p0NJ{{2E7Jd$YIqFN4*|gr*0Ip{fm)Je)MPoKq$YE1`HR4A|zbh@p8;%7H zv-jialn%*=Ij%Gw%55@5NLT+#7EnWzf51KM2NUzQ!E#WkDUJId?e$Hs7IlkyF|;9e zL$?NTc>JCQ*(eQ@UciU#|@gcNhge1vNY7oQ) zhWi^0p~8S7L)BqqQ+RUN02r|a{U~nB#SP+H1dP2()$zJzdlY2Bp_01;`^CI)+TN78020I{sb6S|D3)RTOl)IUz>)o^SPQo zZDg+fH5vuEE98lkz2|{jQNYWBRohVl=&$a{WxbDlarZGhm@yJ5Ba_}LN4bEUdQc}C z?1Wef+g;&36hj(c#|fTCu(qF#GUoBm2xm~Tmr@7U0knZC6KbBMZZcHOvp0#iE9@~a zFC))F^Ag=EX`z+RWx3tlc3wV8Hy4TZDZ~35`2QAM(1Qa5Pefs1lzg$`Ae| zyvMakUSq4dI4#+tkfjs;DfXv-Z&@9&gD`cEsC!2muA#80K1!};+c}N(k}?a%X{iUp zVG$99$AS76(oGlF8RL{xg~+MU9bkR;x#GRf=F1^?$r=z#Gq=tLo+^pJYDtdY1t{1=2n6{+}$@(q1 z#Q}2D3XORo+wXMW%j3BuGQJE+I&U0YQP1T2o?4{)+$fs%1tWOltvXeG+Zf+zou9=* z%>$2B>~*a|Df?py7rEslp;QVTRh3V9?Sp3C-lbqfOwzF(4q4vOIruQg>rgLu?`rqA z-Q^ILj_kr(W#|@m0;l9I+;>14koBiV_>o}BxHxXLgDC)9;}%xX7`&}uwAg*#giwMa zu}Dw0ZP7#W@OqjHMueC4A$M-0Xw1DNE&}TJKh@VRH>C0iH<-P!_*N#yy+%@bX*U9;80#w)HHcuJaOy zu(pU)#CPD}W%r$XM$yA|`498mhjMHtZ8ZRvZO(RQ_Crh0yYJ~XdssY-tmQ@1Vc=X# zxe`XnvW=26+or8Ax9B`TA_}S1Z66b$}x+F5`wPzFHL=;9u;WVwqY75;GcCN`8_pQ zJ%Hq9uQG?i*XtZYyZO&*K4l})EiyAmi_hCjIRe#DlV61*hMDhZi`f~(N8l^r&Iy8A zwAF;|aHIQ1Sq}G@bIZy63Nm2kvVBNed#VoF*M*?+NdMA5bBcmGSfS1T&dfDdu_nMQ znif_Hlk^Ml3h|=8tkf=9wTz;g;2vRy(6goAS|=3xves*uqgJWl^hW;!{>=)R-6U%} zBOqd^r`oukxAF%N;tArIqy*{bBG9uMDROSE0v#hD`A35nXzFwBX^r6_m??KB^kJjB zxtLaDz(&)A5FBP8N#_mLP8IN7gj()3vt1e^l)4J86Uuo zj1=qG%76fXSpL7rLN7II!*nb1fszGz89m9Bm8a&fu}}GU6dgmb7Zbj$P4l_z!dyEQ z2IZ1NQocgYjBgJK+-E>PUB5!DK$cqkpj)*{b@(b1HMgd)UJeNy@BX;s7vmh>dt#h? z8fpl1M`l3a7`3J2*V6!E`2expo+L1PAMR^zOn-WM+}|q!5IqB*!yy#b4qHrd6gB9A0r1Ak7xKSIP8YTH-JYL5b z8uR)WEWq#DuX`5IO}Ld#g=R_r6Epg_7U2=xqc3c-KRFY;2LL{eJO@#gW66Bj5=f7j z8Z>N%*~MZ{@lyoMbG?1PSgEDNp#WW5psdI@x!d;>M7#m!*=n|Ju_4GaADFO4JeOvT z^$|Sh>UJh0`DcO!*%gCAT^cJ#nOsxtaYHDS++Gsl-kpOnJSTN)+A zA*d!s+E$tOl}L~-Ig)6`d;QdMg=N_xk~|Db%%s%u7W=-$uVA$SjHPR{#35|Bwmh!Z z_DYI=OOp#-CleZL{e#;t5NL#TFr=@5O=u!(s1}kycKV$R`1pCx?6jl>Xsq8Y>LR+g zl-e9~B)84l{VWhl4?w0^?R!Y~5Aj|2c9lwtKoXl8*nMn=R=>UM{Z1+P<%fH6tfasf z?S_3q2dt*kGEuRZvv`K%SrK^1H4e*}O~oG|_%d--cWFx%+5?j7N`N{AWx!?xGM|xriE~e&`az53ziUhpXudUHjpM43-OUlwo9vY?9>m<6MQDyiMmEH~ zB*6jH+|^%br{<_4if^B)5k)Es^V>ehY)??}BIHUy3{qIt;O_xfVeyA*kWa|mdg{=9 zcH+qTT}CK|g^7uw)L3ml&{7aCl@{*-xrGn9{s6_d;iD<^9!|@0@cQ`sj_6g+(SL1s!@c%t`I*L2!JIhN5zgr zwaiyeh&dRi%n#jWFpXX_8O>p~t+))#4XUfkGN)vAe9_5KQg=VXuCRlTfFO;JnoNz(S}oftF-67 zem7-J0OZ6j?>I+5hWIF@WRLxdm~mt$@E7730kR7~pWn~WX2O^? zTPxkN_i~9}E;ZZK$l+8w7^%0b!iWV;F7oH6aR>Rr7ETJ0AOO&ubiam znvjpT>ty<}FN$`M`naIVRDte`sBN%aqHl!S%O1(Y` zdRS<-Y$aMyP_sE{u^lw#HV&1wL;xw<)Yy&C)sSwEAjWgJ3Kj9@2Tf9ziQ!qzxWyC2 z8nn5=?G10c0pJhAaMqfv+~EjPC`C>r5YE;5SRRQV|MuLaoi=rpWfWa43naPR$MkKJ z$f^Nxq7=%sFsNOxnQod~F5KU`3pmLrfK~8M_wku8`X6&PyU? zs)A;JZ3A%LJV?Y@XqM_xBz3mV%6UfSr~R89#iZbm?$vaP(t9=}3B!mjJcGKF75wNN zwVzk7XEZ=@7jdm7)i}~`NRms}SO|^*xtGJA*!D85B&a(tNHHf<{x#D{bCCfa z3h&t=(1RIA$!o3CEnV{!w9k~WQ74%5jC55Ki4#9m+!n~BQ@Oa1wa43ztIG;D)|X-P zNdKHl?+f&S4Yj+dJZqQ*Hy(m6U$aXvrMxv1JSVs<4!$%pnmBXKMlU8#=*YC)+I%r5x%&g1^OJ11Tw4g2g={WDle~&YN8u_X_0l?DI>0+<8kEad=^~ z5FVQ}9k6}iNE4eUeju65)Tv~E@l|tk?bQ$46b5GrvuU?XJVTQCmeY-!9P&TSM*@(w?gJ#uWczJ6};yjFX546VsWn6el`U!2v}LsQ0wg|olynJ(yAfOIlmL9ZhfU4Hmz z0ZIu-)jn+8-xrc9b?xyBTYJM|e4I4;L~|@wDJp#aT2g7Os@k9QT9$+lL61k{$%A_i z3t*PZt9tA!n>T|oDp@SH}QBZ*T^MQlsmaZ@Kj4AP-!rwB74?M?0H`*UuMjm zkioOLD@!b`1Aj&vesHhG+#lf%9jpIGNmy$N3Bg&r%i2gN5wD|!=Ol9;(MV*rH6jUQ zpRw?WasXX&-Da|5wDBBjcr7N%9E4BmKf4k;jt3IcPY>_ z#mI$i*Eg;%{&O-&=XD6Rz-!+Bo;N#t+L&2J7glhrQC|GE_#GK(rh0=w)|k=}B@S40 zDZ6UkaRR??@D;!U54@wH;Y058?E|S4{WYQ`W93~WW;oXw(#QVH)igOdd&J`x0p8(5 zGk3&mB-So<8(sG+T?%+sV}7m;^1sWqqe%ke1xpZ%Y3yATFJsP z(S7G18b?d75{`=*kn+GSXR}*4{N?B!)ABC^k7mdb>`^Y_tHD4iTqelRbQLI#30lU@~%KO`10&EQ$AIc-$0noBX9F3ZdxCAV} zuv9CDT|#?Jfpw$%(wo(v=~6l_vU!ifh&5a;rHIWr-RurT?>|5+%$+sFSz&AKj{%;* z_g&nsbAM-#WhDPbt~JiD{u=8StXaBgho`zPBlDSIta&-ab=LVs7Uq~yG+Go?V{ddk zr!}snX4)}zuE=?V-ytwh)Oq`$d-Sf#2V^7b*1*X6)5gk1$L2BTrMyWCZ)&oxE#bBO1}9~X?*w0{0o8gUwZuo?!~L&i zPF^4hi;jHYD9bSK*6@vD;Lh|Rw{tusE_^e?SbM+|%S*KH2Ut>C*TWHwpciBa=XX)@ zuD$cR8afP=W`rZMlOT#}xYS6sy`spS71XSNs1uu@lGc+VC{mn~xKKZ=gA5#m6w)!iru}S#!|!wlRUS z5KSPvxC)9LK8c(v8OZ%h6%ojnj(^uxKVX#oqkd|RX@-UBxsPysHot>k@DQUWeiQ>^ zvJ4pmsUvv78ZBnh+iE4XnU zB=ggUDjNpCV+x#pIsnkWsTz;dwJztkFvMmt)2VOaaU`q1 z3r))ONgQ99ORuAhBod9HU?6zxV2S|ti_?OF<6Ud#stc|VBs8~iSwZ^J?11#j%UDi` zHGB1`8ls|&_};{8e)Tv0>yRgXfRAPszG$37e2&1+S*U6MOiKG?IT{)^%`<2khtI&?kXhqbJ+GZZJ&@=BLhEXhZ_hi8~o zPD1PbCr*v5-{K2+yy7x3t;+96wwaBzqKMmT02c|`P|^MOQna{vw%zzqz_kHXm!3;4 z2W)o|9O}oI8_obqqr#jPFd=It2li2$skPNEP1b~z>lhO+$}5=Xe6iDlD)@nZ%lJF0Xu|^F z))`Mm2=S>ByiaxYVcBOfS@pWSppOoDD_@DXYLr}C4V-O~3z^7pA^BG~zBXTESRNoF zT`0aYv$$ zHP@IVaxlHwh+8z86#!-xelov^T8m?Y+4-mYb57~NwM!t@M))I+QARiYgv`Zk>7yMM zIUPcyBBU*+>D+l#oM(0*2H57e>siVv2Wm;mK-;X}Es9aBMxLS`y|TS>pb_M7wSZ0U zC#kUkh&gu_g0N|SMI_}a>~&6B6I#HLuL@GB9ryX@tpQ}5y;(QErA5}dMdiG29J=Sx zq3H1%;7#@R2cMFWOX*{BHrRvC?}Bu%-Rcf>Nh%lO6PtfO{t%pWx}3vrxXUzW@LPTW zxCr1n^|~wQo*?ZksH4~m4jqIk^ve&-hJ9o`K>f`~nFpZFvCSE^Snv85p-)ENsdWiT zJI`B4q|ws(axR&g{06MfX~Db*F+u=)9F$MS=ptJVvNpimblj!#e4GGd#wKG|!fwX# zbJC)&d(@U*;FX1E4rk}7))uXV-gOGWv)8F67@ZVsV`yiTp-Q_^lCA_5lO2@mP27G! zj(i`$ZO@P{=@1*9bXR{$QD4y}7m^djqyp<_nOZpXp$0;ycj}?*LEaUgpe2%e;sx;L zA3^{X+ghbddDu)Jd-!uIKFyMSI6fZ;9wfVg5oF!kKEU?!1~-&)`oJa!@6y0lLfgkM zi$#vf=KLt5;zRV*E`<|AjeoP7nr5mvsx^`@?;d`C8N=RBOk3PQC?!&R6P ziQ-Tbg9v9~^Fvib(knm-De_NgSY!+K{VXy$K!oPrU21?r7`o)AIDZ^5#-N9Qa1N!6Je34z1?HV2` zrexX0!MkAw)b*4ZP-gq1w_6!mPP=E2bal|lc&s4QS$7(mW+lCo=Jt~uKDIohQ-ONf zThCNk?_4_p*28j7*$oW^IXGKuN^r8n1feAcXjy`+1VKlb@_lARPOR6+mNub!>7G_!?sE()^8ZZIvv*ftX2qh&zz5!( zTTK2SY&F$Iw0}=ljMsleaPcsi=EZTSg@;PC*Yvi3OzAqv%7V1=}zYgm!&Tcj}*qe0g+;wrWyo8FlF3 zXMCDrH62>2}Z>2uM9eN&7mK(yr8wr$(CZ5wxN+qOM-Y}>YN+xF~zyD$4T*_XV(lg{a` zPOAH_s?Lt*WVvwIefn*?!spdkvse(}baNx`XJ?vvG&+Df5*9?`!j~}WDr8zJ+hm9_ z8-s~(0KCfQ2K>s-OCB@|*{>5UjMxP6;WY~sAiOC2_usG9jj6xoG~O4=WXEUAgA(k%S0UD83GDZYe&~0I$ zQiJ*MqkNughmOgdUrS}rj&|z60SZ9|W8VyRh(Bj*@fGhkWc+qI?pf@=JN|p=`vA3a6%h9=0m}I?zq{%$|p(>d)QIp>dgnSC2;gI>Rba21jl=5B58I#;*k42tKSa z(8gD#l^Bblk$;jSkN#lcnls0U;Y4MR2pCsk*)|sgp;U07P79e*UU&C#5yj@kurQfh~UG1WJ@-=Kn(6K|gVTB$n0$fB~xD(`nylW2M zvT!haF;O%U6zsIOciPr<6ob8Ti3E6E#&&B;*hfHtdtJwNTn0h7;ZWe2N0_wbW;2); z&4yT@S}_BLFkc-#a__@@8eqbk**ZF@x?XW)FL*26a;O1S)=@!s$4%b?5$Bj1O%Lus z%1Fq&m+*LBO;9SKkCzDLeqV>hEQ3lM_shtZj-?ZE(;-hwzz|)07k^L&d`7R(F;nqJ zG8wCA#&~-qT>%3$VMvQeH>BVBQ>^qlai$86#9D4&NYFH3!KSctFFZ;kb3O={2$gxi z#mb5CFWZ2m)L}Er5d3jDh_WAKWaEnf18RcvlaE3?iAUz&27qy)Z-WOAuy;3(3e+pn z5ko&*)e88ZB0>s`f=5{}Pt26uBFW5Qo!EVBj!_lD0o@WBI|xsfht30{#>W8)%pGm_;BJWh-)DC*_nys~+Hx)b1-=xK8jkKe3J)lbL*0{(E$UzMuxWSW8$VW*yH z6~k(x5sm6hx`74#WSO)$NT08#Rl)lX1v42>p-}Wx>vvyL(z(5mjgXdMtI<`qEk1_h zwYamp{vw1K=;K}JPa~y+J6*suAly^dF~VG~A5MrRGlfl|iz0&seb!bQFy07dA`6n5 zizwisbsAI$8&n+JSA2pR84Ax%l*Fwmdz%jOhinBkk7L zW_l728|V8SFBv3a1ueNCMF963o^?rV!ecWo_pa||F67x&f!PArgxjuzMS?uzB`e0O zI|O!;Gq>RFvSfxHv4@3WGh>+&<~oNcL93n? z45KFf-f!Bo!&@B>3Szf3h>8Avd(bQol-T&1{M5QPEG!STcG>EAu8aG^`o(_=0nwoy zmL5~NPCx2igtyyuPY8JeJwK%f8f34Q_Rm08Wbwu~wsL;3psQ8;kUyg~1<1G*%Wnj3 zZ$1Z;Ja4t#jwdmLO0MV5$n0r9+$eCw>I9I`qV;uOX;=%rQF4WQbV~lv8GH9Ccyby% zy9zyd{AE!z+(0)E0jEao2^?8N(jiv~kWy$Y(S=6aW?pvFn&uM)*wDz4qlNXVsJP`` zIfi)irtbL+bVoxIQ>9+6Zag7w$s0h^-bB&3sTk17uJN|Yn!MoIP)*e%af!aDEDo;pGx)Zm?XwONKecyM_DzMx&sM(0SKYcG_saUFtk|jkdEUza4Cn~2>c0vsC$DA8brsjN zhH~!R1wnCijY#Gna|A2aanA;iEe}Orm6^1(dS9{x1cRu~r|ms}nZC4Nj>`?56MY}G zLP%~s6pg1;qU4^Q-V896mwnGTY3qMH&Z zuggZI?x?ub%2((fTULqJM%5U!^?t*gsL6L#3Ko=h@Ryy^L3%-(NQ@v$7yWf>H_N6Z zAh34Na|$YUCRebCEW}Qf(k_kN4snvKaYN|PEV8n#=Ygg4W6!MU0lY?qYLO1)j?1D` zA%&*I_DNYejvd9lV3{bX6`B?bfH`%^VStYouUc5Vaep>y-Fz*+>CgH32(@ zrdDqf-5?E8GMri&N`?m0^opVwOsNVQWWtaX64D~kW~z4MW7!h_LR$pv@fk;+kslWe ziPO+RYq+;V9TGWqcAO``udO>OLitzY0L8gq-ZwR2P8;H%$Up)CH`I!^g zj&O-Qr+wlk{#ac-0HUX-|t%8ubXZn*_CFvQvw+R z%h2iCkVuG(7ot>&$B5*Uxrgss8iMFwr~RDz^Vm4?R{G}eoDe>{)VjCqKB`0B$E)Dc zcxLZJXkzI^;?`#Gj&2i2$F`6o$7EF_Ugk1$z4jxsNMdErKdEyC)uXrtWpFZuU5ID+-dobzSe9Ggci!pe(nY?Lg-P(^^dr4~ju0@R<*# zqDys;FAHV_TNjMz(>vDt54|`94jnQJ>{Mq_-~`upiug<<6R9Om8IBH=J)9gAZiEbS zABDn?#1N<99D(|l&CY1#)|D}(76586w*LgQGr})^K=WRgP?pkzrT4B1P_CZZ7oX@J zRJf>%UsQPiL4`ceA`Dvs#mISS@+G1lJ|>yvm)p@FUi2<8rSSq;BClrD0ed4qLT~9X zd{^9w%rsoc;F-ghISf8rY$rKV!J6@4yQAFvgjqMIu;L`*d;fyV&xDqiX}@*#y6t3; zszP60F8~242GEgJu#M_W?I+BQ1F){A2Shem*Q}gMge$ zi6ui1@d1W-5d0ygznO>=IsSbcJ?aLkFTD(-+x-}dazhISz4CKo#fk7#WzBp)Gv?G; z4}A%cR`t;OFxY~%Tl0$XK(!?vKgxLjck~bJTA+p$8%C;2>(%N80N{qpgLGyIkpqZ= zALN559O+)22&#U+kUb#@W(?yuN>o}qGuT}qS{P$Wb3rT}okARB{`a!+EkMwpAuIV; zAQK31-?s@(lL`!xdE>|k99~Of#tVih50X2Z6DM=4BrI2=XQQv?{H`ZT300u(P6)UR zAma|WJ)MQ!j4w;!m>l*nPPQ7z{bL@YD3IiJbiE_eJvRo00wT7uu?F#&9%_EUViWqX z#Nw%fC_JJtBrXOAGcS%$wvk`Cj^Quqjyv95rIs&HK$;6!FDw%!jwjHwS;=> zQ*MC@Olvh6GxRooausXVYW_~vLm086KT!L1p|PmiEIN2i(Z$+(LJs6M&HGA~v}`iq zsv)z~ClV`*=X{x~3>nu;0IF`@Cb>PUb=RFaxS@l*CQtsJdi68s>d!1nVP`!jSHxSYyb zEQUzRD1V2CAT9&08cE||G^UIXgn)}8c=C6=ata#3kQ3~E$)rQQW=!2K{61*;egOvw z6g@_AQ$eJ)p)5Tvka?eWZZeWIXp6REmp2^jsoZE|S(1*JXNxE|`St21Z$73#R33ofW1ZOE=rSto_O4F~@ZKgu`BWY__%vRVY4}p$LjdtIb+fsc7 zEp^nh!2g5-&)+EWZG5+ztoITN`AI0@K(gpGfFkkyf$1rRDP)jamlHI|0Rjrw_f~Ph)=Kfc0wBcndsPPx;8)cyXfK4#{9(;1oF~=@W6&c+Z-^ zApt7vIODn^HVS~}nlV+avVacJl3jG)ewq0f#v|A6kkZiG>Bt~x@R?fUOS$46JDV0E znFh2ZKl%IVkB#pPspLCMiB2@Ln`jAzim2G8+HZA2r3)xi=H};SYWWlZ4hI%AI>kd< zLso2cOGg831N>?Y##LFy1XJICQnT^%scrR~^pMd3hY4+j&IVM@a>AM+*OCbwbIGcF z^oLN>MzAwKVr%C9k9|yLp&J2J5MJ7GK<+rPVVa$gWD3}hiHs?!DYmC?6IWA04;*X6Dy$rGxeBAkl_+=#Ee?D;R2 z&8g;K0&VtNXy8}w9@fRQ@C~v~2RBWZ-C)#ogro*U(>A7s>DI0iwH-*dE7O(%p;(5~ zeOq2CsWOJ&zqTIkv|n^*V~D;9+r*eL?p@g z>gT*8!@DkB^CD$JyZWG^zmU=1<)xw83w>ok3sp%(lgxaJR?+?VB&=AYVt<_l0;)Ty zP;kM|yol`2$EzheF#UpND}pAcl~$qGIHyoHqUL5pecmu_R0yMt&H_XTVGTwSwYt)6 z>j)H^?&PBPtA@RNcS*0cLznp(r%fII4%_Z)at>2?BRS9NgmFhKIs)@ktkI;hcdXDg zx#n)6RtGzLL{1HOH=S1Mu;bmD_;~iSplUiU3&A`=TR%1`3K(v>=ey1oIiC3-g(>G+ znQAiNf9aFyrYJ;HNf-ZO6>MZ32~`kAu^RtDi@9DGNbStd`cWa; z-xiE-RdxE!K)cSydnTI-*|#qTRFy5*Q!gu;;RA}_ie}`Rco8m^Q(Q{Y(Sk_FPwHGX zQvG#dM~{AII&nJ;35`IzRqvI}fvk=DlR7rK;*xg{Y~Bld-eguuX1S8k@wYXFd-fOp z`QSVe7xM$}&|kP3gQcC_FKT1oSQI1WM74(-yNn_*mhQ_^*OR-tgsXJt8QYz%)mU0h z5CrY-=@cUd)Uv#c?gFdIR7y@O!xh}!Q*SEB|hYr=sBf5G_X@^@6^0)7q6PlJulZ*7W}Tlm#+|O6<5&Drlba zag$Rk2TF7dct+7xu$huC9M5Jg7m`7<>y3Wx{nGoN^5?f#heyZA+;G+dJXS4~nJn}5 z^_drhdQWV&iEI_cC!RQtT-6x}7ApX4bUUzPasi0p_bs5$IZH@*L(QRKd72ckC~@Mc zkTzzvi7J_SJ3}W&3aC+;R8}B`VDNbi(H*wY6{$HX;1;UF)pmWQt`yoGs3;R=U7h3D z%9Ybo9PV&(1>OO=cG*gA)4`~fSEJk7rkkC}YlxYtKs%jhNIdPwp}(~=Oc7zlv_s-1uO8l+ zqPLYv8@90^*Cv#bMyfEI6i8caDKtuwb9 zsKwbPNBcHWE}d0(cRx8m`620`EgwFI5j&@`txgvInnIt~6tal-=jh zE2$KzPawn_u%#kaG3z%+^r`dBgeN!4RG(`-0iyY|A80g?iJhEJ2Qm$it^Cs+LYyx4 zl*wCk*;aeRF~#KA<+9CD3C&}c2ElbH)qBtZDN0s$-*Q?jpO6jG#O;IjkwFOB@TtyC zM~DGK`XWkGTDxr(RISZj(P4XuOicwU%n2pcmW@N%y*F6EerC!zOdLrXR4?BUN+BOI zpLy3>v^%n_^S7&Q=5fDd&?d)KPY~Sla>WLYaYELpC)m@dz(}?mcD%-1ebVn+%J)4( z?tELbJ8gZiCAbjC-b-iz4o8(~a4^>-M2!sd9fKiE0xyQ&>6!@nF<6qPi0b;wehl2o zLE>nNqA))_+#`S@w4ooW$(Hvcu|Se3L2JzTs){STl;YWlq$_}_uF|Bi)i);c)?I;m zgPV$XoV0%>m|xTCg$E-4dXTI9A$>viIn&32*}f0J;7aRK;%iBW1WAsbeZxaHqrz+` z8OV!gM?1Bmf&f572f(lCn>FY2X2XqgT60?d6^m>G7=hdr&{yOz3>$+iAI29DEl-CL z5HseEe7Lj-%deZ6VxKtl&=wWYX6^G1f5ciYP)|4Fcf@(QO@SHxb;OmXg(rwTq(hnJ z5N+nJ9Bx;+a_qPJDN&L7YoQ)Gi8MFVXeL5VGAWItR=go&QOFV=Ml<)AYhn8bKkrgK zYO+8N?fHwtuDrarFTWnO#Hot~Rk!}4=z;S<_gZra%USUg(EE6bE1N&U`W=qw&g$nk zCV(e#{q5$1|1h5|YIUQca+$2`ipxG*1fkh5bP$+}z67jRgO`)$7cPcFR6`wE`;#N| zYU({kZX;@AhRj((D^)4>Gc*-ox#tDJs8uE~&JW7e*2Kx#(bUl9KPo$;KTu3eOau%B z|GQ%OuQkU1T;t&(pqDYVHFvfk_&<$GQ1oJ!*3PDm1oUFohR&uUrp9(ArUZO^Q2%)> z#m7SLQW(lTM#Lda;&e)Dc6i%Ngfk^R4e{*TW85t=IW7oU2S zEKMWhuW0@1Ff)JQw05Id6=J0E{C&7>T0dyg7i>3*!>zpw99u_OX`LSjpH$y}~~O+|IC zMKBsT3GI!%JdP$Rf#KDxGBu_gw2MKvn-VyfRFA4KqHQ1NTqxsGaT58gE5#%Y^n5Wl zISEz5eekp8hWSL89<*YnGN$O$iSQis$f%!6AL9`4J>+BppK>8(et;u_YM|hM#|_7S z(!j*Y@&B;H^#8NNNWjLz#LfuyU+?5Uw*HS~jUsf}Sn4;`KjJ^#*P}?`Na5Q)Erwrq z3~Za$QW`6|NgTpjwv69bb9&s5E<$^eWEJ29=$oNm?LN5p6QJ1kBVZa0_s?(LiS?A) zX5eS%%4m8*HjD3_NS$w*6w#h4FMyy)ah9zs<_t%)be@du%^KK+H#vC4LLuH#g~@rO z51p-UdEad&D!t^{S_ndxTmDq1Bbo=dG*@6RnFA!0WW$Fy$!z4UzO4UMEySygtFg!p z$$iV)!Dr#^h&!+GaqH05VC@FGpds{E!I6lPS7EkqqhoMrK{ zejLM_@~JK<3ClDsQk*l@&Zld2E^*c|d7#Ur+rly<7XGwG-JH13OG<8hA`?vJKz-s; zubjEqH60x3V>}1FT2bShBoWRzJM!EjTpc>f;m6|cu zzA|j@ze(d#{pQ>Kmkeaj4<)6tGwvu)%xj*TZ(;WfEv@%c-}BwiLdep#NEkX9NN1@jJDecC{xE&a~KK zv&8aj#&G&R~$J;DiE?sk`db$?kLV_*^v*;H5(X~U?0=Yy`Jez4-DLV3HC`!#a0nm zWPEs1PW!peC>I-s)ANxZvRVAZp)A7}@c5e;5I%K~GxR6m6W zHfvR`&o!d8EH3vo;3ls~fvh-g8P7f3zs)#h!Z=fV z54X-9!$y*fqq0nz%eo#3Z=X1RGr4EDjzg;QkjWK|v*ki`fV7@c=Y zO1PQX2F-Sy-*aZKBh*vEy&AE(;4qiSeYW(er8n2+a*l@_bKVb=8~ zD$OYYL=#uUQYk*R&o4;m6zbl6edpULgUXV)dNTQbQ!Kh{j{eEgo2t6wxo-+en7S-8 z1ZQfyP{kaZnfA>NqWL44G&YgYlB)mB#B!u5*O1k|TOIr#}H70_Z`w2$`r9V&9n{)^TlP=%dewyOB@>ZNAk z>rGGT=CijrA|k%+xmnz?EQs=F%0amW9i&h;?S+G2>-{Mt7zcyvoP+l)jp|A!ln(u`Uh z7vNHHBYDJ|RW~;{kP{btSZpaEM_!pFEn9)}JX+(%)d4?LmFfN)fipgOcISDhVL7EP>9}A7zLU6N6j7Cb@bg}qJoaniiz$J8VaT} zp>vGV8K<`{TJ$59Y4!=GPYcB{HJsRoS1ztyc~?BF?IuJxR0`RfNI8o7m^Jr72GF_x za@|tuJtbAULye2KFyysLQOEB)1aP6+D-}*WWXhDf58ZdWtR$?k%}p6ZL#KMt?nF7` z94S5!Doh)?BSj=>he}Zm>&C&Q#Mu#u$ffB!r-RT4V9xzJKLC;ScSEdvki;7??3YXs z2dUKLPVj7?UHg#Ds2`yKOQ+~~I>qSZ=1xUtl_;A1gtj?5`D{oY$7y#Pffnej<_2|* zx3X1K24H41&B1prq*;Lr=RnHzRWQlyNN*lTxoM_?n69Pfe6B#3Rq|H0pRv)ke<+1p z>Ub$abxm$`F}ru!K_$1%aG90ZOt-S)`+(vIZ#~!x_t#G7bHypB#C!)IlC3rGe~0{6XxjE%t0w#G%; z8kl)sZIh=JD1M+yH%AVU=Z$$}N{P}O&z-(w3H|^d%z&xJx}&PEew-u1zz)0^@-ed4 zntLl z*Cu&#nZMk;7p{exEkuKh=2RfI>e56o7TKL&mxkCC(nzX6ex$$0Lwe(i5jM_d;P&YM zEndBMXisMRLK_m-@UYtz2wWx1a2<)q+2+;E-5&zJA%Y%`I;sP^YL>1fEySdS9oKeE z9AqgurX8mF=44)nW(kuPx~a9e@?_@1A`Edqasm1$pI`qsRJo= zkj+5DDOI1;Apnm~I1dwIC)wvc;s|9}=Z__tZ$;Rmtjf3N37iwZ*?}y{zkt;Jh4(eL zIf(i-6(7l(EJmEi7aH7%EE{IOj^E5jiWpIxk-q*x>tnne|KofYv1DxgI*ceoJq{WM zw!hGeU*%44=yO+j`H28Xw(ihOo!a{$+!P`0RCTS8O5;=t9B;=h{Mr62L)jqLf5 z2Fl*#P*IGo+bj^W1F1y~vRI4XE&DeT-=UE`hIJZ8n+~Cx3Q5JMpoCNyjMci&G#tn1 z^Eo5b-Toy11x97_0*-NgH@4wtIm#|)A2jz6jmW>DD9R}GlT4!z#9>jJ{wmpIoWc=WVM9e3=4+wV z!M=hN=Yg$96Fx!9j>#h#W+c=KujWax(kvi-VFBBr{6O_Vg>Q|wy+iXfYVknpq8y-C zp&-UeW$z)6KDp>7_o8{sE!nHAK-Ow%Cpz)`Q?&91U*zEyR@@=%bdegg!AktR*>*G} zJ(6FUd{6gc8uNOhisLPHqIG81v)#sCE`-z zukI$IK*CwIu5in7?0E5Dpl22eL)M_qyl--NiN!qod~r*;k!P#K4uqIb0J4j5?8tUG zma!&)Ip(twcnOa3G%tM!PE1d%TvM*zZ!x}&)E^Wc#)aaKBy&2(L@r~$dszWoNOJC9 zNbq8vjzyLE6>VA>G}6k|`s)-ARaKdnhiyvfr(sukb~9pUG5Zz78hL->=&Rxamb_tz zLTfjmT%OAd3#4k=@1}5*8i3B6SRT({>Uhg1wJ_udvhAWovbQt$a>6K^xMV5jycnEK zqbhWE<3o(zRq+SprDDUh$#m5@0zKE|-b>sAk)^yej!|p6ED~MHq6S+3l#Uc_7?aJ_ zX>_(Z8=7zCPs&e^@Dm1%3lKSp;9#R@=4t(I5{n5=0 zq(E|+)0YJwjk@^;3hIT=smnH<3c-#WNIw6TW;PFhs+C9q;?U{J@z96jCkzTc zC>H(JynPeT>(L-K3l&=J_#WXx)2o1CE__8U@jvC zQQ%}QwMrf#U=(RFWBf@giwW8wy4$J@ttxf31^X)vJV48~*#2Z;#q_E^p}ur$MI;Fg zm@7w{E$FIWTQCd%?b4Zc{HAS`1kRwlu%?ym1|mqYN4InRNTL6QlXo7apA&NA+p?ue z4RQ$S7L&bRrrdIMeSmEDnG;t3i7?Fzv);4fICV2;aY@b0lr1FvFnU<)kED*ZK#bF| z)qC)-8jJF(rq_j%Oq^GCvQ=2*lvqLb1wioG%-dUt#7y;mtDz>m)HiI6dRJ%FRN32 zI_{it(uI|e-1~Qd*Og|F^F3Yh4BBcA#+?jid7V+#t6g|o@Cyu3tTM0E#P(u8?sm zA?$jl-9rwCLTQnp+mzow7uc`otw9b4oI#fs3XJjI=14Q{92^VxShj~-Fr{{@e}&4D zSKbZEGi_O|;oAm_jrA%x$y$a{n;(`kA-V{-?<*fmx^~i)S>xRf5>h7f36p~^8*ZLG zAy6YtCbfj(TmVgZ2n>y0Ajooqpy>6B3nIns9F=VlTwqLDaN)1m>K**rBOK}QfMXf7 zJ^UUKyy6L;wt$= z)FK#^1)S&@z+}!}LoiBo+X&x<#fQG+EQ(w!e7F>tg8_Ky%_*uI?-V*&h}mzY!b&Exa~0EaZf_iFb5Wkl2t8VapiigMwOcbsIxt8$+mcz24@D zb!p4`M`IHx6})0)s4YWnrH%iH5l9p1>HKpQUxFEPLr^J(Wj}AZRoMA^O4t~|M3q=e zzzQ^!X~5kphI`^zXhChFxEJ6sRqP=!0r4&%)ehs7ZhDCsq)hn_-kbA(_ce=$LY+AW z9E^}2&4~RSciw@_X^F9do0XCMX{V}2NqG8;m>ERhecZ}ai=d3nSH@b%naq%0MPiAH z8T@XML<`H$$-AgH1beLwXfy1fG_$fP3sIh*NpHYwt0W zYn4d#M6R3N>2tos;1Pl)p(yF`S9$N3@>R}&7u8N>h_l-zo#)~mY>?wZhRRdXYS4J6 zM508|XKxSL)%?}B8D;=4LE^riC&m78`CoENcmnO+P9z{3!#j@b{y;tD1}c(_DGauc z9n7HQfUa-)0gm=#y0A@wo=};bLqw~wYnCfebX5uZtQcO%_LSa!ud0gYI(gkP@c2y zRLJU2wuGso@oLNo=U(PhjYcyo2z6+R!A=J*nwf%N0(NyaS*W>POyOQ?WVFR#FRL-8 z;&%=myDx6J+VhbRyws99n7*4s*eAw1A%HYUHuM>4@hf4O-ZH=ades<)Rd0wEoV9J+ z_G|T?2E9JCP#=`Kb+M0Tr+KVuG@NM<=jUPpo3RXjV={^_eN)#%QRv%;eNMe(WYJtz zCZ{^r8?9y9f5`+(A*by0gBAVNg3CpX%Bfpi1=O!!wroDGa?Bjp0Q{~rI)I90EdDOB zz;>aNSB6oj^4sz_9Xovz#HfbqISIgUtN#X_={R0ik9(QV`-@(jFxVOJiqn24=rCng zfdE;uI5ZV5+>FEoCF(D9HhQ*_&+w32&Q;=Jj9c8rIOohN{D5B-Li(dNp{KmV*~eC-y0Hbvy8IB#VPcai8?=N)1qT?Zy53g~M-^7! zRhD#W0lgbr@h#Lk>PRNJj@wbG>&mIsAs~yCkcsNWL@JG;zh0}pgB`Ogc3}g@t(k-S zKeHJm90wIb9gRgV8a-h77?FqO#67^v9oFR*<>cV}n@gg5fv31)D`AfoUGiiU8;d@r z6ksAZj=yeWw;IH>o7QFch$-EEyS_a=-j0D|ri~6g=6U$j^h~EsxjDxJ^;ZjfFIBo= zW?5Xw>x=Lzn7QuP%#%emsiNdeVLMy+X^J7FVshpFgdEgl8$GcUq{KV7V*hR*;C3$6 zgK{B`da^>&L8La3rSW3HUR_E%pqDt22})l3(>d&FK-p@tv$!on`;R?dGn^`{7l^Hv zsBj;Lv&+I()|n`ZU>rp^5mUCbqR!p*NHXw)?OUut7QrA8n}PHVVvipO4_T5A`8w!{ z<2`1tv#+=(`b{-6EPPLQOTn>~N+vzU4OW6O_1;^DI-s+TdpRFz6)z+&kBpfc96j+2 znobl2mY>oFCsp&Cctn@Fg5UNTZ4QmV6oqglas&{fHDe^-h0BR{-VF56-P{0v!Jsuh z7D|aWty9w|iJ4bVm}L0ak7*IGK{0Z(kH`=ks*-@w#T8KWkC}X#<_xJXileyjI1DRD z&t}987|$)bvn^z2+`2Wrx;I!%SIz0m%f+6`=N@DK$bg4v(AQxqy3rI^b;mk8Z$|Br zo6E+0*y6+p#gcV|2MwjT)KF3>U74WGsX0Q zQA97{ot*e=8<9D?(aOqdcP0rgm5K(mji)+3B^v8H$H|Zo7wLTjyTueywTM{ytSeDMrdK7|y8f{IS8U14)cu1;bF7&kk%a^;pF{Xq5pJh`? zA?zIy!HaJiVbPCD0hHn^mg=2wt7#uGFx{uA+33mhddgRvs1 zt#i9@W)mE^$%4$GF)O>>W<(?o>T~T`oj#t~>Jyeanuc@JBkuvTf)Bi-II$SXl#@sx zK%DEmpsc_-2hNwNRs2Lm4O77X1mj>hC*$Rch z&Iloof8{XZ{U z`OpZY02-j7KRs}nQWLxW3B&W4Zz}Lsz-p-&t(ctRrFeJBi@4sSBCT1kE*$s(^(Odt z>}0OS5lRwS0rkwyjTYzH#L`LX=K8l6C8CiZT$Sr;StEZ{an_8zA>-}*JT1ObMm~V) zIpOjKP)_~f9+)TH9(yJATx_7SFD;_$XpWP4*uH;OHb{ZGUQ;t+aLA}sUQe995&jPGkO`o z9br6%LMA4MgL1|)XBVsQ`!D36iB7KnxO~sO`~m8Qcg$-VnID-G$?M3CE?s6Swg$P@ zW*ki@SX!K(6L*JLzAMu)lyYk|C>oBx?eJQE&&`wSO%Vxq+H71Fuxvzn)H_UV~ zP|p_q@$!Dit$(rJ$EyH|wi47Vg05YbR zBII}#PG*howfa6(dIqOvcNBLZD0vj$?<{em2TwgCo?I^{e_P2 zqqj4Ot|rW#t9@$I!j{{}R8-PS*Qn^aa0xTagrBZgIu!WRGt*9Mpk$O-6j`vJ)J=ln zuVzlT6Db$_UDz1LF!@5ZE8s{1P{6p6N4NTH4v`D7u61w&0QjxyFTK!y76?Wqu#Az8 zLoFj{mB9IT8H4Kln#K7mMhhF``8k#L4Sw5g)>h$;sA7JXwNzq8nm8a3Qs$=2XM`Qg zKeHv?AJd(+VL(zw%Warp2;wf_s4lO3M|z0zdDyK!#kO}hc0;i&!M-N2v8+5)!Y~e@ z%tm_0^K(KCio`@zrM@!He*y{C10r({j|pl-X|q~)2XpT@u}?srQGL+(DP(X z$0#nfyrRebif+<^_g_?i?Rrmhe(Px*t5@z7_B2*n-HDB5`KEJzfP6*val7vw;tC`e zch0WWzy999k9)1)rRznSEA)Cvc@}lt_j`5MW_NwB4@lkYGOa{9W@C9gvX{ngeA(1E z9-YMP&ntYVn~+;?j15BWN7dHa!+4x)uzviU)d3Mpw}=`0++D<=9YsKb>MwzRz44n{ z1)2|6)Zc(B6~=#l>*2oty7Ni znXMo}d}1u?&#QO0Y98S93Bp>^>!TRooGVk0KN>o1vJ#a31UB6jzM)S(gOS4j)WPrF znuYp=b0?%vgF;+MpFw8X=44(p2Mv_g99TFk<8vdhx2_T9N0HlzYti(dJv`ZJF5cBYZL-&?i&oI4nI-xA zN%v9Wx7Qr!@=F;#U#kSM z=v1>GgbEpK55;LlG|$#dr@AA83lr5BW)V(E5sDxxsDpeS#{A6acUS7v}NXQ4ZdVGziak%7Qg3WX_~2FrxWR>IBq(ywTWBh2NV$ zijfH8pZn#vGs09{W7f+bjvNu()6c5Xgmiv)AT$~5@cOZWr1H=7^l<~&x^zDSvHjft z0#iV&zk;za4}s-lm`CE%j;5r6W}8tA+%m(}P`74NpaK688YeJ6Q#=%{s+i~qK@Zy2 zSDd7nz2&WW4yZtQsViRvBn?%{%h-*G?i_M%s7+@v$U}FR@3H?L%Q& zt?ZX-K=YAX6%@g`rm&*FvP}{;PxYG9`A{!Oa#mBI#@!9u`uRsl{+!4^(Q7A}B=3yH z3Q`mq|3OsN4*{4XE$o8IY@>ltB86cVI6H0tzb_240UbQIl_KCw3`*UuD%9^yl%(H^ z5M&}4khY(tI7s3}X3MY!Rrl5ijev8Wu(g+9zp z*fQHm8C4C*S3joM*8jQ00g{4==UIs}y8joTYZ%j`^yTX`sdn%A1$RiObciul%NE4U#$GV#qvyfOyLKMvx9QTdsuuVn@|%jR^dFvtK;pE#bCq6A zSh*+tN$P|RWAyLmaRav)n%I)h7IG`}lv3D{^Liyhu(Ux~sO zLX=JVo)BlPeU(oRr%!X>F#%_IJf1{%gGNk^VcLVkZiWMpRLl(0Nf_rrLZ^9pjUexW zn7^(SeaxDd`{+ygrgWD`s*^Y|M^`9n$ao!YNf!nl6kVDeS=ykh{gc=O~|k$GR=A zOI_F*|23Cq-5nj@Hd`0yvwngSa5dk!JtTl$WZ$bf@9xMXu3&y^Atxk8+7-TumHle; zyK&@!#O81@Tli2S)!9(Olcj9w+z475rBShtmo% zgBR;@9(lZ7MxH!)AHZomSyu0`AM>{6E63Jf#DHPL)MzIp9@lgnFg7j9EFNMF$SQWM zq3A#t7K+pYu_B3rrF;Q6#FlWKSlVNJCPGRW9DG|kLAUJ}S1iSP?s zI9^P_5}4xmCEeYd6^C-xXky-6L~-eDdQXYXp|Npj$$|4%MxNy%{Z=_>Y9l+km&7JF zISp-B0R4TYG-fu{(oHcuJ@V1n$&UOJZr&dsVV_m&-s0zjQ(0h}UG(b3`$(ELAG${T zr3EWgV2SM{?TSSZab)?2W_L0)w;2Ts&4ryhNfB)+g8LB2cx?sz4Lp~n?iHZT9q-(O z8Zvt9-D9-jdntTR;Wq#vaW`l;D3h9qnnT(ih`Pr(E#aA*ud2<@2*g1Y@*+DKRi2QuQ@TLQj4c#AdRO1S-inML82VEBZn)V56g z1AK#EpThBi|B+?CN;Cc}gxm#KTEqFknj}bHK(>n`L!`v5ux`4s4CMbyK3CI*U zyj~Pj|GL(&#ZtRiKy)15zd(r&H_V+BrP5s;gxxe#a>=zqpwC{%V^nIO2!OfI-MDC{f*kA zk-t6l#sH13Jl;owC{Ba+m$yWbN}zHh*TNK~wSlgPrBJcWvaVu#aXEv+m;ii-K)O)- z@9+!0aL?|883n{O-Z9RY@^6YOtS9Z_3utNXC(gd)k>p zCdfXIwl!s_K}~Td)K>7)dZF-`p9Nb*dt7FPK$)(xXtkw(;68LQPty%VvgF!ewTFm@ zPt^|$o*RmOkx)z1<pndmM7LbbeH86(kB0X8c z4}hH*{?%j3;o^tRJ{SfT7>h?{hOnsZ^0IR#k7;@=tRj?2b$2S`l3iwKe?L2mx&<)Q zmcLIq2t9{5V!pwi5+z)`Uif|P*lL511_v9*ykG{k3UKd?N}Hr;9h{#g9%r?{{aT?0 zG!U*++71}L9L435Rr^57b}S!{Ko{noc?6PtuUDnD22xJeZ)a=mhqshqdRPCP5J6fX zD#pXosv9uiczFza%0-jF6j;4@#CHAZn4s@}L`X2>Fj=}(rW*YEU#aW~NnD|Do)d%_Gd+jF5Iq=X`!qF{rY{}4{l z%bKKYsW$hTnEzqtr_T!*Foq5o%+IGtqv>z!$g~TAId!gXOyddO>fvb-HL{P3p!2yT z&tBQ_y)=IDI|8N3QxX2Us$0cuA64_dXpVI)9@({34r6YGT~dInWAfcW85g-Ncz(#a zK4mu}g*(+eIXxpJ?88i3ZG^*4Ex)&#dkSNN>0+zE7|vZ_U?Zv2uElkZX!ziB9eD13 z(F!+rmM!B{^_e?FwAY_dkm;HC10u*5{w+O*=vA!J>mVgUlPCPi8ztWPG5pE4O|Z8S z?$C+PtHf+esStT&wMfmwX{yPU4l7=#40hstsfY{X$Q*t-k9-BccDy1O&bT3UOl~f| zAm3ju9d6e(?|u`g`<*g-e7@HbI15|V`dm}KXup_3vKFUD2qW|)qfO7v%O@+X}Y2NRBB^IasH|?+2}yHzY4^Sl27Eq zV8Quao)JcHXvPjVxz)Ly`K&N*J)V9Knl`&=t2iha+hL|;o@oHcOhsrr*`O`5y~O^d z98IsfZ|FA{a*u2tA|+H_W2WeQzDCq`!A*`Q5wg~_9Hx4AUMJ@z=>>9{v}?PEGa_3u z_~OW2ui{AJUod({>i;FPHx|bEKw$PcBxJlQ8{#4<^3rV-bKuT>qSxXf;Xu&v7DT=c zt}~|FePWthnQ~2CMqGXx=%64PFT#t&Fu}h4riI46EJq+YBFUuYa$vFf)Pdkg$7{yx zIb<)=ZO4L+`dXky9uDye4?Be{dhoi7_U@gjGVu{jEA-DYM@ zg`{5lE(4L6p7yM6ziQ0uWJ1l3k^$|hhg<_emF4)i$p`U(t9T>&>izYU&il#7-ByvW z`#ufNH=9CJH4pKa4NYCWI?Ww$q6vp>y6|=CThm(M;#!9@U~xUD749Aigsc>ke%O?u zPmH6?y2lL>nk7AFc?{OaU%!AP+vV9t`7kpUGC_gn(ck6cE(2W&-Urabp zJgb^Bd!Tg7vsY|A2glpV1G*YpAHFsHSFS06uwM@p-!BnV(#I{ZD6tB05@+!s;p#rW z#W$>aUWXxYNFJy<;P;-Dnqbl|#9xc@;Yr$0+~OZLnnT~rG;+;AQF?Um?9WRF_eH*t zs6H8|C>p`MvEhn^GFKqmg6TkD6=ePk0^KwE!2t-}wpxZ7v^*g~{x2p|f$^gymcmD> zf3zw0)yYstY+5TpXN@(MQN>yX>K^IZ{BJ)=W#t-0BbM?!! z2!U(m|4`7Y{nphSVx9dET4o=gfjL=aE^s2F4X+(L|^wgfkQUVM! z6sbo)CypaPe*`g5{H^w}p{`n72@s)w(xhjPVb;BN8CgygyA(;kv&M-!gE;~9Z`WHO zgd0YEP1_IVrzMv453lKl-8h%Tot`X5E-`gGp0Sc6} zffm2FzH|4d$aTO&&b;#ARvTa1D@U4c#$hTYIzr}cVahM{CFwC}&!FDiYGRFBv~SI6 zIy-1wyZ6H!)UjXoj#!Sww`xJVskm}!$?nZIH(JjzxWv0tF&6Yak^FIf1Bq%*LB8hc z+z;}=LM|lW@Uq-$vEX3nwEAfu?VjW9|5GZ({aJarAwB!V=$s(1ilj73D7~eTVj*N? z{UkZ(6mAf9rD^HY`9+=CoWnexRxK(k#$e#AhI*7e@n$srTI%~>@MR6=K17%WCHxD) z-YwQtuJ!QpA>vQ}tk9q{X_KLdY-6 zGL|oery7z8vWeXgbw?LmY{#NadGyAhT}e?{ud!51xCCl$HZF~|F1dfyh?IY&QmUkpZ92B= z5(d#LH#y1^v%gL#G(d@=J+pRIXF(roK^|}Fwm|{ToF&nMR*=t6J;dySt$!BuU~Yd# z>Cq2)VL*7u&RJYtl2rSAF9QLNT{oB9mQ`Fs+^*CftiiNzRi|miVH8rui~HtE?XF-U z*cV>ZVa>GFR+P}|Zp#iJlP~a?tsMd|Jf~}Im zb^r}Ly;E7Oi4Sd@VLWDjLt%`Vhy&ItA6s(4$+MV4DV7^rc&IAHpkDQEU+4Lka}kLEp-{8=nDf!Ig&0IjG0l zU;wH`=hniw&lE`;ld0lr73#EHIpN4HiU%&9%bX&0!DQ&eQj{L8k87rf+Fe_f)@}}s z5Lti^6>Tq&gKiJ`s71nX%{*re(NDoc{qZXBicOpay0i@yel{olog*(iD;9i>kdEF_)JbVcz0JhA1D|9pTfq1DK(7(vQK=ePzW*|D_qCjl7bA;r z!!O6RFTH&@lw~6yuu&!s&Op-^`;;^4=7=rD%<*%I2%#P%yHMHlU^fH`}^%?uq_)m^Y=Q+0Bj_kfNWJDs(^ z|8*39qP~uFV~XHSQ!XZzR>nzh-|Y%oC^^d;G_*^udOTMG>0%f}(oB&k^N%>(+))J; z3q_kqyr^GQDqBo7IoeERs00v;dkHH+c6nt*T?OP7E@kdJKdH)AiOkP#eS6m8RU=ez z7S$6yD27BKkoEbGeGWu0q59WhrP+l+Hs&SrFPCQq>(8F|pkmEJqw?B|*=Aahm%$4n z1K%sZ7sxWdMXU%ghEp*o>dTo;Dz;TslUIr*$WW%eCFnNnjjnQZ}*vtK^bwcECbA%snFeQTS(bN-p?qtMO0%DH8ugGjiP)N5QlF3ORA?6OaOHB*T zF93xsgMqW6@_~YB$4TlnhY~Hm%idVbsDcs~AWujLN)XJ^2Jd)Dai^ z%!{GP+0q(;0qKUrEf1WR#JdKUx$i&YA$RBvL=puOs<2rSrbKBb3mb_>E2rmD8V9ngELLY3iw| zqq)oFpE$<&e+&PS2#5g&&sFl%U$D~jp;&1FgedCL@$17fAw%z7@}+)~R=5uoEDw@Y zDc>d5N8sA>!JlTPv4VmUA{r+-oTBoyhDT>_pNY`IhG8h@Mx{{wT+208O2{ve-0ih& zkPTpt#w?l$(&R5iBTKO#5{l2?#XrRr%0i$s7$I+0WuUw!#I$d?x1nauVv924Z{#hD z_L3ZIcz1N&nPVw;B=AioZcBznuxuax48k1(-I({N!}R{pF!UF#->&>Lsp!K<4-!N- zTn9~Y@(!3C{t2}SiL)OgOAbq{Q1R5ndh!gt3FwpUX0!IJ!964cY4h5?-1B!*hs5uLzV!s zv&=j}Lij1gf?F1N4=P}vuoo?p2XKlHlc@%=f5VV4q!JUs7ivwfF>Uh~tr{`wYx? z@jsOc?kl`uM)juCx`VR#8+*DuRs`GQF9$X#hMk{y0R#D}C|jo}?F>0X6(7+`%gvJkh``*w3NO*qkIx(L|!0rbNxC?>tp8$kpOFhz;J_e`er@1{tNEJ z;W>18xoD$|U5ghaV^Y#6%1Jf1M3ZrBW%mw91GgJZLS4Z<2~OU@`?iG?bYawvFo*t z*>;5gUVX_1{$SpOW{)bFyTu%U&mBP6Zhj=Y_0WLqk$rHChkqPlX7mp!g2vR9_OJ=3 zYsvMd9iBM(KN1UAb)~)EDs?|=k)H*nI;i+1nA~Zf$o(?Qcjqc@$?5_zautL(QaVyhOHUA>IdsWF#*X5N{ZP z(8E=Eb5qQa^c6h}S(<%hh&AO#yWKTK*geN=J!_nQ@ZOAgk{qYj#XwB$c^v)0x~w&D z9)@*ao_H>@+(G&iF``&^>Ea*Q^B(WYFh2ZZa1R?GpYX1wM3Bx`RP$XU0Fs7*%=EkY z?ZyOeLUfUUA>Js}_!s@CnqGfh?ik21%R5t&hX;70GO%%bv(q>QK2caX0B4uaEhR>i z!P*xZK}P>_CO<7yZxl0M!dNG()jBv;rRB1C7cGhB{4Gi49Yl!!0Wnqpk?O~U1a)*p z#-Tz`RNDBz`K!z#V!zMFw9nvfQ5b|zxz6fpb*kUwnzdQ1J9W$HdvQ8V9Y>2xZI;a; zzzbOV*@uD~)w`mkeIy|HheOS*xtA%O+K(xfnd)fpYJt!D(PFqIBk9Ia2T(=Ph*2jnbR1j4yYtsctS3x65Kyb1SU zwSPds>UPCIJY_lwGE@}z=$5;}-j+?gP*+_#tD|B1G+5ho;S;15>f=dAMnBsj`XLg5 z>h0v3V`F*yTQ6=J5187|L_8vvweuKgG(YbHR8sZe_$>@&*NAkikcfUb6mD0>f5+Js z^e(ZTi+%NFg#~m+mXb&wX!d|LD1()@Um>tv9D++lIjUDlcXQl-desY@dU z4A}Y@oqv`{BD{lKlklaUbLVafM90mz)*!a2!822KWzTr@n5}vJj+ySDQ!mZGD!@3` zSD^(_9HxfhpOP*?+=}=?zcg~n)R*5qc0BQayvB*WoT@}Kp;F;TivKUQNMT#onC}P= zCf4J|O$)}>s+Unv=KDGzWrb2w>wTTRtar%5^x^i0jxoeC=yH2)vZgJnw%$!+t;Cl> z{*vF&zLRw$Y`i%%T!%MZq^3qbs{ZpUs6m-s4b0gCqqYF*6U-k>1<+7FmLrntf)G<2 zMFk2(7vu3&CA8xD>85CsJekfrKQkh+zu>=^pwi)e2~`be72aYQrOW=m#IS+4l|9ur znT3-Zw(_e1H);Q-0(=up?00${H=()-mLY{RU17?KTSeM|O zS}q*K-2ZLKTz6EqNe(O$F6TjaVd-5*Zf7(JAY{z z{NV*sK+Z~Lu%(z@8nDG2J$0!Xn}`3rZ~y{893jnEJ-@WUHMt6U>cT|-;a;cVnBNw;}YX6<`WHM@Q*Nv9a5fr0^cym_=R)J(hZuDLL^nV82iRPa0*1xSXcrn zv0YvyL@V*))>Eaj;Bk~0L5LvfjD9@E$$xBA(XK9aLCWa(rvWIqBXL{S6PR=&-m6dA ze-)YQVKz1sgZx=i!|0UIGD1*LNxkI=F^61%GEzcxDmQ;v)mOX5<1sHp#wNYqdvdw7A@u18Nh`N3?1*CSG`O z1yaL73pZNW3rmEo9a7LSp@O`t7%9PiyWmHJPXuN5Q7@7+-9ct4Ctxob@DK|?(V+qs z1>C{u%Yy!|;-k~qoz=&H`LFK*-yBAxG%Kp_MjHNpxE6ybSVXj_9P<>DsPlwX|Gl}R zOGNdk8!OF{_*>LLXI|;LoJkaTgA!B|mfwobHc{TTB5kX^dTD&jM}gS~9a`E3G|kRS z#ap#-fbZX!xci%-%hN!DTfSwNh3sSl_8geBYrL~d$$)__^Q&)CQg+GkM5i+RL32^` z-6E*4cy34m61MsI?cwLo_)FIQ!!8`T-)m~$cGf+={VBgqfPXGOL;jvE=vuRohUzY8 zWPV+>HNDQTbLBG!xW)4^YDvgLQL=;9W(kZp&{Bor47P8-n0`2t_;km%Pa7Gw<5YoA zAU-fcz$+}^#28VUmueB{2TKf{C;d#yhElFb&wrs%bZK7G!<76wN(&E`14|VF#lhAv zyxL~{J`Lg1!c~OfyA_Zolq((ZmottrpN*vJ6eqC_AFff$70GgInscY`n7Rs36 z9jf|*dO>CW_?%uA$JeA(CFXVWX!4N7p@E7w@)dvM1;jB( z#O-UvrjVH9;5W0<=YAnMQ_32+${Zx^c1_&`m>Y|4tR{&*DP`MVZS}-c#WU^)0$PG< z?Kbn^>eZ3Yv1e*lR?8{}!s8BFzcu7w#vRq)8^fka-D+ZZw{?SPA%xv1g-H z%zX7}M81a=eq|{An@A=m^-R2Waw!?jM`Ee8Amdldi%V1^77e;4cxB4CZpvT)nU8|W-UMu+R|1)( z)~j?X6t5v`@s0*vr2fh0hV` zwQeX*l%OnJRtZ`!ioG1@Y-q^4``bSOw7_ouU+B}wM$a0aRcJToh_Ej-2PXiD z9PNhiPq-?%IHM_6Rk|Z$1%LWO`v@C0wdJ44seWppYdhkq5(bV=43yepepsp)tARwZ zMi%TiuH6(`ANx8Nx~qs$aSe7UPhyXiA@r*BP55woLb0I&7+fA6&B5!LQdju-kdl|w zeqk7M4aGL(}66yuYNDsu4oiY*t9SjQs_2ul}oh-?qxwYMMg!H;u+H}@w^W5Hb zT{^zQxkdaOjsS20CoO{ni!>(7uTOPS)SH}wCf{pQ^T4a#g=RVFj9Fzjb469>=*?m) z)t>GLthR-t+Y;Vcw7WvFoqZ^=0OwnM2N$&6vm78PX+vu#raY?0ZXmWUcbbBdgK6u3 zbm_s?W9Ut34=q^C6w!u?KY}g^SOCflf+0@y?sZ>z#kOq-0;x~k+{Ot_jr5>SG3D>I>q|O9>}=_z@ZfBk zR~$AK6%g|?oJZlhwt5n!Yve(tL;(HyT0|_CO;nBtU9+O(QO*O=`QgoJpVj7@?%0+X z#VW?I-XM5hw){;v^P&`Bv|1`TUwD%XV|#8yzTof@)vsC_OX^okMy?X>lg7&$ss<32 zFd#62Yh9v;^m(b1a0;Ff8D3aIc60#<0GCRXlH0!kz0io0EAjVHm}B8{&v+Dy55ch%jSn{CamSa`jBz1Eq-KOv9d$d}A{%h?Btp`L+l>@d&R*-q7Bk zujXQ9J-2$9Gnode$x``_b0hZkd4!y=SOmvTE(G67O<3RmW(X7f(2Squ4mKl>w2NNe z+<ID%+r*8~l#^X3k?0#786umT@G&vzbNQc7vH`v|EOpTTGW@pbp(j z>If(|YBaa&in4JOTp(0`z0z3Geu94X36wo&Fl7W*0KCK%!MW6|*WJeEU=&9CD5hnD z?YD5h#dd2vL+8i7R3&;~@K(hKH~HXCz9bJ7S-W>^k#v_C!1J*&wgv;%(=&LZB-(yijYLobtur|Hq?dW99H9g zFxk(2f~?*>`LthO$F-CA&fhvZ{j*_T6c4A- z$$bV%fi&Mk@iN*64N}vmHY>@jn|wHU#{#mJf#Y?S*cVEfVZ^UV^TiZ~KKG}4{u2vT zTo5PZi<1tz)f=8`8xeT(a6S|D9qkj3iw!}XnVfV9oP4+%yyuVu9!%6y{>NG&G#kR= zMKApEDvjPYSR52O1IZ(&W9XRTNNFnE_tW4aFFjT*hj-zu&1Y{xwP$X{wx?9V%_as~ z>ff=%wA(Omzsx5Upxzew6p8Ba4=}Y47_?0gaU;Fo+Ev_cQs)xjh;TJ z1?lNCL6>HCL%+s)RUQli`nu=3%u0{H$_cx_Bd(;SQM3Z43XO8EzNF^InwhpuvB42O{RfQ1{e6 z5r4&>GD~rru@fl{n7Pj>*jAgF9g>hi0?#|yrnK%=(T+UoBl@Y=A)itht=mr{j{aHmzL5lGr-`j7^NhCF{mh zd_xMe1viwQ{9XvpdV5u{-XL<1?8R_JFAdt`$RFlA?8Wn{Xf~gil{-Lu58rgObpe`K zxoz90ia-p)P9Q2+Rk^1 zk}AP14I>DIT58M4*Ksyd43w@8ZjoQJJa1+cX{2ed+RRQxh9@P&HjtUoPCpiumc14t zM#LW>X7We}S)%Qv3b5p|`)x1b=rWZ_Y;E8^oS9VK&mibi=E(V=gL307@1%z7+70+^Od-sDZ|WgEw_@)= z|Edw%;L+DkK57p=T_(S5$r5H2@8a8;f$#0PD5QbF{$UFimabCE_FG}a;q0emXG7=} zwImT)>jz;~j3znpXwP)d@~Er&%zvDN94IMmdHs&xVg0C$bk2}H9b9I3&I|hI( zn%9dL*pzCNEFe4PwA0Jfc>&ot?jay#Mmy1JQ*WqbpX^J4ILrTFv?oP>(o-y(Ch2}hf|Q{b#zqiB zyw$cJyP>+68}Lf!%iM3}bgYM{>)qYdQ>MEAz2q~FbZLj*Uf6gAVaW`B3FMr2H!%Q0zEd)cfl1fWnGZi6{8~*z z41f-R9<|Q(PuDgg54^_G^Y9KYQo)XL$3IoSVT=&1Uj{0`jz)_dKD>UjmU9-k9PuM? zEliD1#^Z)-lIjh@;s1IYP&{YfRH<{F_ugaRu@nPAThGL$#4~Ukm>pdt7&8awzu2AQqxDa7>3z60WW|PPTt{A0D9U2?7~H2cuVUj4 z%+4}1%;Z4(Yc+mBfQRj>>SVM=N@cG6;T&ZjLPYz{c}v&hVz<(5cPe~d9bfec*v2Q6 zP6?0NeNAzMDWJje>6Y={|9|PrOW*1QRb%07p9Mz3c}PKxE~hA5(fMM$oKNz=qE^)o z>XjY5Js(K!I)XgP@oP??C5 zu3DDxob#Z}4ON}G%W=`p;X@50MamV?mzxLk%Mq}oD=|bQ zO?ks~tGqh)6rc)GvYw}CQJgM&Sa(9_zj#p6@XRlTjWK^ftLT0sr{8sH2T6z|zx%arVd(Rs&E33$|W6xZ(~ z?+LvgQAUyzS(ktGk5~m2CXFhtNhS`A{C+{aGfKjOU*~p z$f_@$sWqm0yb<^FKoufd;qk|*7jwAu8S^l`Cn3tkPh*Z~rX+m5Zt z3I=zFthuuL2(^V{Nj5`G7A#kmWNKJnrha`9j6PTkzKM(9^l|ZCEtmD44hK@-6=?cV zWvm*Nm2b&^yCd9!FpXjPX65%=NIZK{Nn%aWEQtfCD3Zln1#;-&+p_zaDTHMLSiL}( z9_G;Q?n5kfrI?S8&Ji&~-1SG+!>8aF>f3Fw8^4$PB0k#3+s^Dfk#>B|-Ai;bhd2MK zD-fNstjjI&a#v#@Te9qPFWqf)*z~M7HDtkt@EQhh-mW5Oi|24QH^af=Axw0*c;eL} z={VQAgfL$+3r1Gr%bZaEu6!QQ;y{uJ2F<~19Cl@I5E@!~I?vHHjTIlqq_4hn;X_Ye zwV3QSLGv9&t@c!iws+KTz0>LIR&-3s2zK=2Fy^|U;}4Hyg7w1hliL|D$9%~r^YTs_ zFd&_*f|1!3L+qcyx{1*piwN4Z!XTr$Mv5x(a*Cze4y--vcT-ZvIXR%~3XkcVT=SIq)HvfZqmv8ZBO7t6IXk;DwbX=-4fbw z3@NU-m|N&APNT?<2{fG!^0mivjNYB7V4@P$hg&c;W}QF|4Ic+gVEPn95j%#=mK#&l z&8YCx41rAu2qTb>zk*7s?6M*U_-4N@hOtbQIF3wM*k`N-)Bi;iY0;u9<=s1N2jLJI zBVBr=OZH#}`vJf>rL`j z8jQ`Xby}kIhkhIk_^s@4p(i=HK^Ji;>D2N}y>wMGS3j4UzNe}9t(a3rq9yMREHF)7 zR)QDak@M(9y0127J}pH<^stVDn+PC4PYWKu6Isz+j}d`KxBd|U8`svo58Rit?Hdsn z6frzzR@M)+fVRwCb(Md%hx;fLuX|==9W<@Q8x&YN_Fu9miszY}k*pNGaG&PXG;5_G z3$a{KkyL_8J&HdW=TBief~127=(OZI`q^`GQ!|R8VwwvMYjrd1FvD^a^4N<>S*1*2 z{}ZO3Vo&SSO1(j97hOg%l47m;f7DJ$6s1N4pGLY(UrK8nAze{4Il;yJ`GKsXxCI*snxvDj=h=CrLc?KD^n{~c`iNA{1xmUwdJE6+ke5!HybWmmrAKj4 zA48WY$DX4@MgPe%+ua6J0bh)jTqtm1WVF}v$rqcXuWyxhUT{@2+4CiHS&3dR*8pg) zwDA*mF}$(opD~D|Og8M<0GvYr2@_Rqy~VkI;Xx#tycs3;+wGY_F(#ENt~rBP_#iFH zf*%{BtU}YW`{nv{pN^%Li6WJIE$2I2hxTayPH}MK`dj^S4=|v`k!5dh!N}r8vv7V! z%R!w#e5EM+P7>l}!nK>339}4u6(+H?Z40y1@Ta4eMMitN${znSw<;)11U#7z@(50l zYCa66nH0NZRBhPjbbi`AY1v132MPX(&D(Z>PBCSeTu7KKZ#Me=4|#<7qacrNK<^2v z5#6F*yx}BhmkWoaA|R*vxWb|jgij^oEK-|11eV@%YkAttA%41p1?Hd*CNSg*Gg7)j z4;DRI86+vy(J%F%0Dcxke}3n3m134uSr4h6%zVW9q?FwUwausT<36JlWbt zpg&M$85R_8Lg%I;>hxQloz9eJupR-1ClkY(6w_wlGJS!_Bz^X@C1<7Vgm?*wIX#cS zzEQMRj+S^f@^!)fWw?j`P#9wQGG~$Q|F0!6jV-%jn4ar5G{MngCJLEE*Pi?6tQC%K z?^j9%*TP7RPsKVG(g4B6yUFuhQB2GgZ$eru=?^6t>S6+$G-_uo#AprX{Zhlh0$t>hvzF!VGOg?%owo8HY{SOn+wB$Yv?aX0Nj^Oi*XP&q1ZEGhT&PGzU6v*sg_mf0rr{KE4t z@jf6cN|SQK-E(&`^~&+G|Atk^WKFMDH!OL*9!XAh?UV;H%oEX zku#23;Q(PX`56uvTv0}BVm;qQ&(@fG(o#0Qkpxqo#&eJoMt@5%pWVm1;z--biY_{~ zZ(Y(|)*r84>=JDap{0ffq$4N(D*Ke(Wa)wsmX$xjiEzz+_$9v!@fw2yHDSsa@;K7F zXZDJtWX1`ua4a|&P%j{7+CM(W}%CP}{0> zIs5ebZv=)A;0r?5@*jp{*(6B~?mNpsoz@(`I5c*>0NX9~F)x3gqM~Ow5LFSXYzGUU z8=a)t>~fPJu*K%5IxWW4=}O(XE$4l^`m75XK|Kg!Zb9so3$XThCms!bjn-0Rt5y@C zMl8k$gk>5!F9ia~VMNbk^DQm7C|tsT7%3Je-Ks9M7pnGknG*um4w;)VW_p~}>;f-L zYWf)5aUmsY^mlzeg?;4BGb>w#+?vLoh4$g1di)Lj4MXbYrO4!a|Or=@DzS+LqC?e#xrMYfW6w{AIMPg3}*-W|2r6MUM1n&E0MdLTWSF-kxH>k?+&L zs`o0`$m38PCRh;WxFPZN_LzPx+AR}J$ANv*5Kt_n5l@fKBGqp11L;8p!6gl z!04hTh_Ob4Sm+pOXcBvz-Ako9c%^Zu^fxgM!HzE~e?JoD-jsRsmJy|^m*WYwgzCVH zE%{3f)2jbFnCADF?lmHpv8x~BqTSN)L6XEo4skA8NfPAxC}xC;ea^QY&cIbp^%sern2|J~2QwivGptL;nf{h?i{1cgZu6ttHQo<2C;A*yMNr`y#_ww`( z%k^>P>46yp-_BRChdg;|e(EblLi%|h`d1DM&(olcQ&t6* z4&98rZT2oOYyfH9&gp#qA}YjcQOY5Nv3$4deVEkV?AYhQC%eHOX z>auOywr$(CZQHipW!tXp*;z&GM9lR^02mAXpa2}dXh8+ zaHYzCq-keiyNJ59ttAc#bo`-qqBy|HZqe z1t@!Khx)Y=GM>G%F$ygF-baQ$alc1t>Z)xa)r`Lf#8*wl35nw$$Wt6iG_F&lN8Ipc zzCZ6O;>*71TzqY%IgLM%9raSvg%QxQy2%%zz_mxUBGi`wCF7v$2G_aRC)bz89VgZH zj9ES_32dyWQlf2%;c(3CqW3AZg6{H5e$J&vG7hzt*2=6c+@Ie@COW~XgAGfFXh6*0 zWgw)3!VeZh?lpiE*k~UO%U6obah?vZ6vdebxqpN@X^2AS=uxuyhUckxvEO5z8zdv5 zmGLdKI)oqi$supMX+ zt~)Jv;^F6Zm`l~!_^`8j;=3hsl4;j)RRXBQ`n?t4N1Yo zj~_>zq%Ip6b~FmZOxJ@}S5R!_>m5iALYb6(=+9}bCgzbJlFWMl*m$qZ(HA{7%becL zN)cizVmI_rPQx%axMenzGz@3o+okd~7PpRSQ=OdaAry~sTjZt_C6U`vQZ?hsG-?8` zlMYDZbI+qfN5qCR=}IptOC=#Q2P|@!_0xJ)(-Z=EtO)4t4V!NKQO`YXO9+kTEd&(d zl%5bjER)mMAM*+&uxV`j4Cbz-E{Qykb}$s?mGqkifD*Gy6Atp*ai)=!u@rsS?*`7c z5+e-+g2&Z)jIXIco|tK|(zZ<-bM>vFB}DDGcpPZf8jv$<8Z9%CK{d*tLFfy;@S$%| z-0;`+#yzlpj^v_rLyv*(`Dit15_cOhYaA71=Y~vss+XdJa2^g%-=}CYD!YH1DKY{n zpv=uV^cQ!Bc&}r27F~c~@7Rhep>{B3L1h?NqfVlayt=oHR5|~?)13KvW?$ z3Xl-Cz7maZeW^hme7bw1h#5(2*|3>#qx|)n?-5e~T1M|jOGcG8O(ED(wTxU79LFk~ zX+0MKN3R0LzIM#%v05 zE^m<=pEOwGk{{!>U|SjCcjr*7fqZUp{*>P}p?}tD4Jm-{$;$J>MLrtYK7HZN`puD? zauVw|c-m%xo&y@prSE%!`|?y_BcC#bU}i1Z_6WTRQUhC*eK_XM7vQxi8?zJ`zCph^ zD@3H{05+ml6(*Jx$#@l07UuPYbiv|~)Dw<6mv0gTynhju!JI2J?Z}K8e_xc9mllk_ zV(zXkp4r1EYPLn0tvsq=0~k;D=Dt)9;@2UZ25DblmGGElNa*-J&%M|SnL3eh3X?N*mL#WiRdL^@{yfRuxT;B{m#r8E}CB@sabp0 z$*qHX60{+|V$TKkgC{NE6g8in;Q0k`@ZLn5|4_gX=!69nKIs~%_*#RoI^3t?sksv~ zLlM7Oi!}OrWDHZK!DSY&=cjCMGC&v zvrOiIp(;bH&P@lH=tFs`q>`7lP7md&e{SEMQHw~zua-nx)L&?wUbq%V{1V<;oUSmm zHTFZEYYf$J?)M~T)R60qy?;+pxjvskkToNOPv+fOAr*DFV3kzi%_GDIHHTY;F|rhn zuqK$a5lMrc>^^*e4bD){Ow!YJQ29A$5EkN)-lY8|j^`~anlVvmjFb-u0Be4sO7gKQ z8rakki8?k(faBUeYQE*!9Um+@zv1yIn{|lt{%hq-p1Mah1ul z1n3GpS%UbsB0sAU9@G1lOnlVW`PF4|9INvb>>;#SaS2!pKn3H z-#wPDaIQ4C%lC6omeoQEcZFGsc!s_N@$@TNez3$Q^iWalrJ!TFDAO9mRZWQ+$i z0l{JsAd1i5a(4}XTehUWUpI__0x46_Ty>iccLo2`xZs(Ol63ozjA^6bZ{kl0hZ5o|LrE| zh?!*G`h~A3TBbd!W6`Zj_MAB`AM$I`J@PM4KKomp$f3+!JpHBRFq#ti@PaG}=Z_fq z7SgGjgUZ`+ZfJhwo^wANOE9pnKp7G>c*T5!hqX5d_qR9sQ^!qn)pEZ~q@oo_n|6Q; z#`EqrxT}h*`5;>w15nj^fe_l%&~6JO^4sMIT3j6u(edjbwqVMv4QuLqRpEs+5sd+&D{an6c-5RY0sNm0)2j^1m4V^_*j*QT@Lu&m`qZ z!;x6viE5wpQy@raMf8?Dfe2#g`-K~{HjIn9)x^pxH+xG#2cIk2=x2gU*?E1B0ZWF} zLAJ^afi5HZ&##!iG|az}^9Bw@QdESoBqFuAhB=l}_(T2FAu(vC5pF)il)V;R#0ifz5fd&VLD_{3?4D72@X>XC>kwh=?kX`j zUw!6lI-7hsjmSyR{4&v}rT^ClM3n{cMCceZDsbxo*hqCKdVx0y_QhuwhiIYx?+ z?MFbu*UvAdMwD!BQ_0uik}I(tc5sSaxog8v;+{2bgkBi+>T(0&F^fWF_>j1?%MFNJI)U zSl8w9Yu;N>KrZG2+i|C3r0@HNP}K1EwL69*%zrVT&!Hxo+baJ|`cb1$}qN_VsI z80lbz{P$3sa3$VH5aavj+598Pb`jAhQXof(e^=s5H#)0g9DLVzNFpqn2X$`Jkl^o_ z&&CICbuZ4#ZZAepoPx=kC*>#^g)%qXJ7%L9yMc`RZLFA2&F8!{pInh zj7LWYq_Wy}$vT!(zi#cNcOEgrwQJj_OLwt%hMxo`r1E}&CEu60y_g9ZhvFas!6}qLQT}ZAuKK0?mbZ>_U ze*YG-@W#bc`@5Gq2g>+<<$ufQO*^|F92VE>E>DQH?H^&pMCn~ugAfm>qAvH0~-XoUpn+(}| z_5HKHqn?qXqT)2WaaEeq=Q2mye$kLXnYNjgq0LT-yb@W7opoCN`%$5sPoe~vr!4kP z))O^wiClwV$3N^?qr$b_t$p_MfmMP%*_s8LB%V{OwJG-E!A&~b;^=%Wh`OLF0t2P= zkm!}9ZJqgiYsc*KJ)Y>7OH~2K~u6MnES=y0K|mpDL70mQ>Zuc&sA@xM5ml$=72<&ZT;nG<1n4f8p;- znx(H-L0?p}vDQcl)}FLUJ*sVT0SE`3S3|pgl^H1{z8Q&Ea*Ogv`uPm{J54L(JUHJe z4oJt$p0vgOGW?(v!lG6ID2VCQz3{#g#`AafmAaF6a2hvLal0XM6z40+ENAFL@LI*` zu^{a-DZoVwWD4R&cU{=gG6+(a{qgYEvVM)nJJL+;-*F=k$_R zrjAa9)5clx(4_Lp~jSxm%IlAaa zJe@q~w27W{Y2EMW=rVhjqA>fWHQ%cSoz#02hcqE%h!U>a5r?{FQUE($UR1j*>quc5 z#JnF;+8uC6=uXU@+E=H9;KC1_mcf|SQluBbInqQ_BgQDEKdgR}? z$Sec?fNT^kr0s>MNbWFzhliv$sWG0{I38UugUYc$npL5}8FnwWK80XJzKB&|xM&->&#Zz&CAQWr0xOQW{BafjAR=}7!RasmVUxUhzBV;32 z4k!CdNv=rwG#m__DlzpS6MJ%s|DKrU0(tkE8LYK+vZ*}p?C%1V|! zo3lU$-lVapCf_o=Gnl-mBSvFABu_I9`IUwu+pPAKBe8*LD&Y;{tCI)dUm3I(h0&Xy z6cO_x&_*|dg}GBh(zWRlTc97!(7JG<};cr9ag?$BJ4Jt7Ih zyi6$32gJcD#h&nr-kh=eA8v5Huh)Bj?3%~JG#QlO)B!z#5%s>xIL=!^ggLbO>E^j` z1+zsafM87#tXnMa^Yq$)$QNL)x^D&gWT8)Z*6i2+5aVr1NRlCqv343y76lyDxA@?6 z9pi%EW}06%t3gYh|Lw0JBw7F9{NvLKLrKt}8tOGG|8cx=$#mDvxMmkir60q?!oWp( zHRwh{s-VJR;sP3DSS+qqnP^^?ax*m8!ozD$qyS>3eRct4L@My343OCfko!&9F6>YZ zg^oZfbZOivx*VRU%AChL7Ukx$8qH|rDAYC11fOHOD9F&8!p%4ca^Dr}WeMDHb=#oN zXELu*7x!j8o%|%Nei{LgxUr!luxpQTWi{nB|6!x#E#TEyph;0V78XjaVM|>6O)0YzKTnfjnn&a2 zuE!R`5z&A*;F#klRpu%wTQ8?DHHW2s+#&UZ@lw8E z)31~2Cv=_tGCWz9u^98apr(uyC*f<-rv$u+-!0tL7+IW1FO+a$SLw>`K@%+g-aNuR zXNkutlhodqSFkNHdS+qW&p6OuE&9$BTBLCJGfjWl+*vHgY3cKAw8gBWC>Z)ik{p`~ z!_D85*(Iuh^OSG3_Ht8I4ffPa%x(+3fnVtkGH(pxjXUij*~ z@DRm@u@!Z{H4 ze13yJZ2Z*ejETM-i0h)0BAHBv^lKcuh>7cN7fn)php=)F z&QT%#v0QyaizBbv8bq`mMKbA3BWJ*C$3I<;*MXPAwl8$k4K0B8Y@jFyaBd5V2jq6wBf~KL&D6ZC2OD&Jxhl zhu%^v=41dMA29nQL9BOwb`Z56RD?0hjos62Iwqx7tCUp-O~jBtq)E8rAB3t{zU-#J z0D63xT_UoF(RFlN{`a->98{n`Tpe+#V<^%(u-8N+7W#QQRU~o|t3yW+G>a&=;>#be zn#j8K*MKvQ_H)4bvZvyKC6kK&#;8OWrOso~nC_8xV`HbRmgg$QHiCHkt$1_6hat?a zo8as{D10drdjSscd=hBN$7Xp8H4`LRT&AQx4*tn|hwJ`SvN!c#F(zFnohGb{%CA)^ zk9EdYO^kEz&$*A=*09YWZ_Z!Hr)>_WpuvIu1Na}No%?&w=9P4x>2Cxt+{A5D8mC=a$f~Jdh}~ zYIpx=PScV!S3QO=dJ&~psam-baSVLHvERr!jykwlEb8KMD_&~B&OQh)s{dH=Gy&WS z^tkTaGoTN{ruqrb#gf+dW4pR*bIaG_dbOcZr#o#G74pi!yo@|&Fp5CH&-Ac*nSNtC zSC~k)ISC<2eVS5ewgv%S&0L-KJohGOLr}mc!1zw6Uhk=0h_Jh7BLiHYnCh!2o?h^P zA3AT#Scd5nNPY?Cng32clK~j!jNNIw)r%Rnq$nxrQ^O*80x?!gmUxh{qw&qIK4sc+ z;6#cF7jm9?d)S4#rM3DL{dxmBW^~8KRa5S%)X}%t6Tt6+!FGHOsPt*4f;?o==E>Gu zf=rzkGRXjxtH6|mZ8DE=Ieh2T3A#caR(zV!%;`QwKTPk?Bb{4ZTFNS{-M6`_;%Z5F zSVINKMCg-0wqWhaE4o<~8~NE1bG6!oeOtS~-{BvQuDTEwC8puX(7YI>JUx}irq!za zcH?36q}r%>hlgEZwsB7^SP`LAiA($xXAggjf79S?UxUpe>bTH@Xmj1a;|kk?_gyOG z=r`VNzPRq;FjW8YJPZ>MomCndM!+TTmCd3rGDOXsjrYy#^Qi{xFM#fommXh2Mo2KfFO5E<0%(urFm6s; zeAQD^0$k>lSxpqmlMFqrvlz7yf`w{PEfx2tKq=`zL3x$34``J#1~%bD_e-@4hg#;V zGYOtG6P~GWM>k*{p{Ls?6o2Qhi)s9pJIpP(pu6WV$3hl&5lo|a!rXX9Z$9$MgiV!S z7i&RKYj-lOi~WMj&3YJB1&b9P9Ka0y2D<5gg$6U;lld!;3$;knFUO6RljJ0!B_nFb^F7ht2bSYa8vMAE=-WwZNwf2nE^BZ-AG}l*9SEaqEWT%p0Db%y&)bpze@)Oj_@2_6*%}8Sf zRT}o#GX0DIi9k51!yno;DW%-pYv)lbLyz7^~;{?=~W$iQU0lr>2S!s6MI`>6MUSpdMUwmaMKIXSo=vD#6ma8d-zG57CL5~2N^QaGx3 z87RSi)9hSaEie@0qRjXn6q$oeGZ1`t%wKwj+Z_!)FLm2r=)ZU+i$s8v4)FRwJLEkEX0ncu?lmH%zMRCrNY-%|*%$33taY?%TjYwj4my=@70< z)f($4?ondY;eRjW#Rm{`n8#Tyx|B$fYY;A$%(IamB_aj*C+4P~()r$?H~Lu_shC#E zlaRu+(Z_!Ysna*)q+6Nl>?ZxZXM4YMJ%3`e&U)y`O&TM8i(ssAcX~lwFVm`#?~d<7 za^ad7{UzW$>Q(WXuLiTJJVk-$n-96~N$6&iO)_N>#Bsi32*D8bN73xPIp~<1A3DvP z9?fl}+ZkV<Ffh46&C0gQPl@7x539<9Vv8i3MDjXsJg$53^4xHsHZ8|r{|z41|t8PjH2B23qE zD0diiD{cibkh->BpT0E}X&n<22R9)oA}FTK(6fgw_r(ERDF`0?$6xlR?BmJw(hNmk zK345@G9G3ZT0g;V(gQxQ3U&Z%>}i)^SubWmy;0_-5_@2J;_{K9_%Ckx*Ol_}??{xi$@TR8 zAFU(IvsBNII}!NmICM9lt@2qKkeB5hb7(zc9VkU8_MhAv)`?zx(6ux^5OjDsKgQdx ztJ1d|P78ZPY;g}K-<&_|lOK#P>LY}F6CO$ffJfqbiQV0MrlesB2X%>IGxM1&7pOI_ z*RN}WcFF{;as~Z_OK|>y-1jpRKRSjw7kB$@NF454^QX@W%2zR!FUvS-2u&U*S!0&= zLNTER$aUaD|2A)%vJN*-6i9Y_r;<#QXFk3mj_5N&!*%RU&ej^&zby-^eDvQ}z^B`! z?Gb}JMav?1`#bz~MGzbF{}@O)=BP1~$Sljz(5++Q2RnT~-Qs&yXISv%SQ_!$3D@hJ zkeZD6J1|9(D(X%pQrckx8f8UYU_cH)zViZnFU7>I}N81q7?J|r-sYx7MHgaZHM}DWg`by=PL<1o z81cwgOL83>98-dd$wt_b5TsFyHkEocZq@MnN2NC-mM#rZWbB>BloRlm?idOo?IWn1 z32PzLE^^pnt@>XBR}d>#j90(%EVn#tn{cn)Xc41ZODKIjd~!=;u=>)o1gfi8GmUaG z`mj^dt=4|-o?uVq@jyvG_qH-Yar94CK3CHZKPmCo-8TJjt}3D;%bk`|e`I1nPx}mx z5qxJ1Vknay_i;*`bXUyRgm=ltQC*H^9I|ld*wFZ)n>6UI?6!sW7ILZ^l=<9KYhB(K zafd()+8kF%ueZap990>8WyRkhsi>#!u8>u~Q&qmvO}|b@ETpVIB>AK3<6&DXxuYUn zCSAThLW0Kz1vyRqYd#my3>@8kqgU*tSGFUR;+G-7=`3QP&)tghINz*|TP7gLlfO0!n^UF zR!(Vg0$rs|w<51H-%JVoe0rz%JPU3h3{?Gk!s|fJ3L&<`thR%K!{yd6c=-}%*}8f@6L`NI+9HZ6y##t%X%he5b*tW%5N;TUvdp z?R?_RVIeh5EJCIh>pTW>UXF+rPHH6tL5Xxf;m?p2aM%dAx2ndEiFidC>D#a5`TeCE zhV3&Jef#d-}MB&>(uU(<=>7 zg@`QD46D3`tW$N>86*8+lB&?22_ejUIR_4KU*I3xSfVjjYTA0;A{A%J_v}JRK2gbQcF>9*rXc*WP9lidO6V4U6F(3eyYgBnAJSmF} zsfufO0RG|Q%g{BbnEaXt8>_@NIZiP0v#W)4?c}#JR(FZIW9IXORB%y~zN>qYP-eoT z;w-k8lC*8i|9%AN>HlqGGnFFgt3sEIU1$mkR{W%BH&t;Otll*C1}}VyQ&(xbqFWv; z!pS2tU+akG!W?_h0Clh_yw-u1#F9QBusZnu8Auy@U9^t3(p^ROK)S+k%ivLS$6fg* zWyh=e9OEdNtE9~ohdPM}qPId^bJ*UP=tu)S>{|$3YnnR(QbTA09Lw5!&-3~ zY8$g_?gV(&(Q1$Nvo%s$>7*Y^poLPmDUY7AU4_GzzBvE4E(PG_hakEY!}brDw+ptd z66cM^IGExE*Icw>{Z^wn*-h%T2SJ^8CSf`kLjXNWPXrKT72ds<4ix0YW{4aF@BK@p zj$KWVUIQ=H5}TYfHC2$j(%DK%F98p&{ssE5YaVgxovb@LCnpWmI@!D^tk)S^Ah#`P z*a@5e!EhUlb1=U81A)zcw69NpCMZy@1XnK0+({2zOJox2OUhem3l7NFRAbMCP!hl^ z>2gPIy2Q)^nG$!(VH~+Jr>L2e_@~I~7If5WA2qHri}hgDzLj6Fx`XUD*q4+T$(WK!JUi8yA0_U* zpbhz7mmKN`pAG8P&?p*w3ac)xMY$7tbenj&(O{^W1?0~WoWO}=ve5$WZ}TH4Nqx)8sh5}X6RX4O@UK=Y>s>D%E&>n$?A}mzJK zX;*!8oKC=qiv5dY`FM0!nTMIb$vJAQF9(`@oYrPw;5$zGQMlo0%fqhp(l4FdR2*t0 z7VbbOBV}#FYcFj-V3C)Od4*#XuHROQgw^8Kj<**L9Boj&N!-Z}f85Jv%!dDd29m|H zj|*nhiK7{Do9t=`rNnn*y~UR`W`EP41Q;>ZX!)t6hpP(?U*%KE5`i}+CTwz<@0_JyV6Q=znB3`{CR+#hH0Wam`>{sN(RUBBE;B|?-WV^ zi;+L)6O}PLL<&y9!QcE$f;0-NG-J&?CB3mm@kfn{wcGW3|Ho16d zd(u0rCoRfYZi*$NNPO_(wn7qd1%0dF!jU>hw>MAUxUydRpsH&BYZll`NgzGRXkPcSn zdM05wN6RV!O>t+o+Z>OH24;OtxhiDBs@|!JGzO*t;btyDt5*n?unOHs{mq+6OCG}Pc-r_Oa9mga_#WrSGixC`Uqlu6V7BWJNT-@&Psbp5Uy>aXQv zR5N7c8xJ>`aN=P`WBHdtfPES^o>butk7O_QIbc-x&-yN?-Vo~H!Vpi#ZShfF;=(-#PzprNkK++F<7cBMZwATC$QvAUVM z$W__%Y70??HQ5()fp*qGjB4lZ9;U}7a|Um?`vwI%tv~#!dEg%BR5Y;KI^`>?xjafe*($?&Tp@k(T10#vU5dVMa;s>N3THuB9;7$Lhi@XG@(i(ji1+zvXDx=ta?Y2CFm>#1NJ4vN?hpQ;ADJILAMJ#a z!BDxC=wtwhz{E7&Qb+FA_#F93@U+k7oM0oxog49er7146kW}{vx7!Jb`jd_ul2qHyY{106iE! z1BHmyY04cLUniNSLUuOJAMDD`nBI-{UR`mkB;QTN#cnmsy@b{MCJVupX>`d$h zYRG{?q0D&pK2ZrNyUE;X9s8ms!QBLmc&;O0fbCYci%C=Ne~pTR>2o!~X3IoNvFUiL zp%Sbm;6t~q_V3|>U@t^?WZquV1{9ecsJmPc1reJ=c1$l}#nR-Abt2B)Ai8gv^j ztU(3i4=1oHQBo}$d$7Ctjvi03PCE|z{sx7Lt%OtxEJTv)Z|WL_bPl;rb&kVu`0b8T zzfpQ_vWHD+e!H2W`rd@4xn~y3nulF|9B8FR0;^o0KK7^P-xC{Og>;Cz9n^Hzx{bY7 zx@TQ`%)swg3-(xp=hKB;?wFS$8TF^P8CTj+Rf(ywlv)}#SR2fTi01&$)sPZD%3Xp> zh(cYda!|XQ!#c0=TKZs{7^?jgGN35&=YHR;it9SmImvucIdDF|4z42fvx{yFy2h|5 z%DbJccB=CUbXl>O>EVTvK!cD?Zt#SW;F2;`*Z7b?lgRst3_C}Ork3DfTaOKguc8tt)_B(HBvav6>GTl4vA(3{{ zw@FThJ&A8o-4NBAEgLEJO-%vN=Zv$*-RoP=4xBvwZ6)~9ceF<%kQekgbes=eJfBx6 zFZZx00Q*y)#-o?q$hD9+_9gu^+>+lyv#i~?56s$TXr&(t2f9yeTqO^=+1ckpVE*IpPQBg zGNMPCt4#c7;j9w%)D6BxUm2(E8M$jP>>;!D4>CkaST5^}!6GrZJ&XdBbK83s@pRxW z?;MzgmRsN$tscs1#ADmAOXkm?gmfJ_l;}#bQ@Meg?TODR;U-WR1C-8$=y4WL5<9xemROyHX2{HN z%s;|Ut!7x;XG6BQ%NSY<(0GDwQaM;)2ms9Y1&hz3Ci))v6{-maFUpHuk8ROH#*Emg zOTO~K&*BG~839i2AXw0@lX!Xp97`vpmGttc4|#E($5Ff%EQbvOW;^0UIMEv6vDYb; z%mFdgxU4vNQa9(tQR(j~de%MO*8Q@^8Mg&wMCwbQ=D&OR*l(0&AE?HhN$BB?{Dm(NU4joclSO%sM6Lr$wuD+UxW4VIb@Z9vsb!8rFpuefPt z26dKM7OtG&NgwF}9!hc0qDOiXJag%N9-q?7BP9q{Ix7$1;DN@9*S&ZT){o)v!|&j% zhJ9$Vm^tV^g4{^cO?8qLHIS;Ndv?Za?ZY@#mV<8hdvwx;K}F{6@ak5_MT>^(eA5b? zj`kM&f46$Lo$e&s?sBB)g-w`(GYiUiBrzE6$~(h5t2VbI|00q$cnlp}gqx z0js4b5Jh*f$nM)O(I;xYDV-l4&gvTD_Tb^PN$OGnabGZMivN39)Z)D^a#2{&{z;Bo z*g=+v$mc`~2VRbzJ5r(4TNJdJUb9|BKu%X&VHy37$sCkUpP*3NX_xx4sh&swhkMFU zPTo{u+Rgj4^-b4|4dw17&dhOy_=cIuBTb@GevQ{ha%JwtT<|sR`=njjA!VZ5h?$?& z^7cTwJm6PXi~eq=FVnzOtGDoyipIyHilUZkvTABseLsewH>#J^q9YbRH@(pv@xn-f zuJ>oR41B1(L~!PbkwaY>8ZJV9g!($kWX}?<3e7IXHzwOKaeC9uoRja~Wq+hKzqjp_ z!@+I1D=JLT<0hB5E|YtTh1=_u^vzJYYD;FWas68;)thYWwSSE7;^0lT5uCt=eSYgx z7KV_5Y2;%NV8B{I+d^=U?W2XY=@PIY_GSwb;}NIU7z^=AfTNfr|M(MFCOSA*)x{vh zcqGlR*xlF-DUVN$c(DTBV6%#-(H3T&qMRcuPVQCY6nVz0r^Yc*VMJBq=smEBU#WuU`gzDN<-PekfZdcZll)-5C85F^(3E#GFrHl$ua zFXKVLgv2UZK!jf=A5I!WhmS4q08jG6xL}L)-7HKPuSM4ZY=|rw;R0gO zx5Rn}R?7N6?N!j_S1r2VP!KFS-B1p2`rZZn@t@ci?Z>4&bYeMK?B4bbuY|G-(^$AwvAcuv?(T>%MMYx@a2h?3@G zh`&>psF^xZy3!3U_&ED{3^9dQc5Y!1o3vGY z5Oiu1#0H^abUCNpyB-=!LPrKUzu?eMLzmRSd0ow%iY52}wda)X2EM(tmXP-|Ql(Sz zAf&^!$?&Vd`z0w9<1>CSw)&A*!1RTIxB184TuvJ^&cZhG6JMbex}T3Y4}*@gMeU## zY=svM=!^QN;`vZeT`0yhw#4M?W{`9bjq11iqgQylfx=$9A?hs;*U^J#eRa5gTe$M6 zF)A711flfj1;llhl&XQe7&PLD%{E>K+T?FlN~B%@p{*p%teLa3lX5=FEK0s8ZMLl* zS$Mh`fYO`{eI92cL9tT70T`EfZG57XI)suDaK>Xq-Mes!_K7yzu;!r;8_9AY@V7BU zeMuD09EZdFjhVcLw#o`YI?}UFJA0sF1OWMlYj^sRMq%7#YpC|xpre+?sTMm=qDON$ zc8<{=03xBp_TTFBSaxjYFV*WUq$~*e;=%rHo zL~mRKW~MPi6za&AP2C~Pu@1C+#VwZ#K&TH-9rkI=Q@~vY!U_X%Vw2ma(QXo0#jl~vAUR_*7G5JX zW)V+#XbMA9LiR1F;k;xC7K3wSp6U8R&NSg&Kyd_l6z}-e2J6DdGau2lFRFp7s}RxQ zyBM|keN0@A{<{~1(Y!4-_huY43ZO2xs#FeX(TFVE5!iLOfL||#;)|XYj8>kSJe8S? zvIw)N?B;FCCPrPSxa0_|fafI^+rn@vg<5A~$Ui8gQLr=1UZW^_ZbLZKEftYhW*ny1 zqywU+m@!Ugw}h~w$((ZBF*}0}e;-Ex1WM+}y?X?CT@uv^{5Mh7Ni0v><8T|$Ca(j4TrUG%JZ(Umk}C4njV2`loW_73>r<_nf~5J zN!8V~AYV~k>fQ77&XWT?+B+F+B}q-=2U~QTNuP=coRH$Ve$;O)Y~w-Qk_OzCBU!^% zL5F~gC%0}~k6^YtZ6xdjuHJXwX5}04s219v)`=7xPeVV_K?Ov3w39=c(Xu78RA`no zKZ~4Gc@=;sr)1*YxaXN0%k_mC#Sh}?^g-w0v&2`42o2vpKa2b|T%+sCz!`Do-PvoX zBUnrtu#X11M~k0GX5(C(#a;PTfI6xC5Nh<BIeojfn@+65 zN@fS^gc7!BD)wxMFfK1D-y>;neky?z<(cOzj+Jvk}S zxQ#stwBme7fy96%R!8vC1*;U~_4fNHEMSz}o;vWtpFiNvhuSgS*=4Rkg5IAJ*y?YH zTc7lCjRo5;8}5zl?#u=(rI4Kkgl*rhjiW=51y$QlmigudAO8b8K*YcOff8z!i@^M1 z6jwm3esiJT{S7`63cdkZQrTcO9fOK%4{BN?>j;w)3=s@7LN+h8tr4Vl^W*R7jh&=| z?noRXg{MV)F}oh?eA4Z@+w=$24{)okc$zQ)!gc)zB zJCdS(&4+FuTjvx7-Gk!2P+zV5n`!H)s}8pEVsX{MBq}4S;5{$Y70EgmxZ8&^GMin3!6e_Z!8&rdHzA@^8t37uOi!yl_-RH(95g)kib<1f}e z(XX7%!O#8^Ar~4g#0rJzb%2!XYXYyJuw8KR*XytJZiZ7*yS3BI10gAoA3K6-F%MI7pz<|$n$f{O-I$L9bAg;TJ}%?U!@C$}S(N+O z4MNva>d!=lXCbsn9^#=N6={hR-}gY5&%syN6yD~a|5ZMxS{kgrR+e`wjp)V25snU$ z`jbP^t2Qi3Q;jMHrUT!qbO2{6qj-4ma*cllR#Gj)XkC)XV~-gH#!x)Q!TJhes!&$u zIT`Avs5`eP(-f=4y2%S@lnS9~W7}kkP~{k203crUvuXTD_rZg~tV@pUw@qx0u+WXm zys>4EqbP}DiS9>ce*yG(?#|MGoUxd0=O@cE2ul#a?kjO4hRYV{fNCyojXk-0QduJyMI-@~Lcc8YF^_UNoz zNuEs)rsb`|To7yi&V}UCOWg&93_tBZ7t~=kc&blDTH>q4ObD!a@}u1 zLh4v3tDt7yXUCG^b#g5hgfzF9NkxaPQt7d~z?sK#f@uE8J8GCzDIj{kA`V#yB+_PD zgOa1})triwHDDhwP@ZBzS=Aa7shuFA3VDMh!R+|WpIxeboaSK@OXaR6Rn@Nh^>|O0 zMi&ySy*D~uBo1S^^^Fy0;1(l|pPvYbLgKhRmVP-6* z%Bc#Kk1BW6)0ffx6>O%O&^m)gu3ELO40?dtU=h<9Gx~ec4?Tx^_Q{jWif0Kg?HC52 zK|$pZPa+*@uZ%(RvojBAiP8=a?nN^NdaHz9HPwH`|AC0--Aq9>g`>%qF|+3mh)Z?? zo8hb0$ZRxy+SMq1Nr#xAprcqOK+|0(^TknU^)9Uejpwdc!Jp<#l z-eM8}dv1Lx5bT6A2EuI-E+^94v2M@&$e)zjkO%ygm+Xtet)8qB18*-(8lQD3{k5C_ zGJEl!+5gP6pL{+-4UOj<;DRtbH*th7#${^`QDrv$7P9l9106 z{v6-%<|Q-wy^!c={;Tr6*HWOEYE(mLw4Z<5m6IAMc`U-}e+ikq-5-I4$BpiZzbdN5 zh&&%DG~`Lv!P7hU1=7R8z)X}h7MWgXew6LC-I;3vPgG@&alU(dYGg%_4Xa%bLmJ^H zlla8I(F@8PYcl+LD4@Qr$J?j4aibbA4EAS1*F_C(B+7U`Bqd%~GM zo}Ffckyn3ab76OlayvlfF*E>+<`GeUSozJoM6xs!A>!00@UQ@1^*KQ4a_kAatU>B4 zaLFhO#Ckco)c*k|HUlb@tSR%fr!T~N7lMetsbIBmwoFRyJbn>7B5VGXVfh|h^Bytj zWF?CtNkn6yq200mnh7Nnxs2} z=gid(Cp8?ZKF^1dP+Spr4qL&Sf+k5XxaF;?iMMc?8b=W;g3(NRd%b4D^XXN1{}F<( zFFk`9x#^5jBCfvUNy98*{wUV(N(yujsD6+XH!ET2`IdhbQzpQ>X(=26E~69?i92Tn zp;5r(FH--}GlX8eU28Q9lJ+bAP3bGC?Xs9_k)F=EIHm4@vljZ_&MijC8jaJbn7AIn zR`?m9Ri+y2u%5wgh0q`&F#NRFXzS|%HgB^X~LvjN&hZ9%|P4SFiBo}QgLyK8{K2^$n3@7#Ge%~gxpzAp~qo@ zO~>EQIETO|qz?gmFEv!Q7a-lqz^abSkv(4~K%i9Tp~EA>=0 zrAE~^v-;W#onM}gB4sMFiFbwC0UPzf*2Bztw*c5IPnX`k(~f)a$Om&mD(+-h4YKwf zrOIBQah*6cE9yTQ&`pa=hkJD;x1BoJCO#Hs|<>>W|ks04Gp88L`HIKtdEDaKlNffmj|B) zJ8vfC%p4i*6y!2(X*Y*?$Tmc$n$opq)B({6ZoccwbATaf$*|%dj+5c8k!oXUf`JUn z{2BoR#nh;C@VDXt0eFjfhbTo8WPvhnG2$(U+XpK-hS!vEGe^?(v7i}l%t`-LvAe!! zc3?XCUSpsZp-|)n`pJ7mNT~-O$o*W2@9)SAt2HusiR}!Ux76C6KL7C#y>vbRp_>>H4JQCDM_GdA*C8dA9NlWrW3iG zO1mZQ2c-P^UzPnEZp|ML9sWOLDHTy^J-o|xnhpPvcSEeA>|AtbOLI;>qI}`C5P6kb za~8Z>7Bd*snHCW0v~q)Zsl3fAL;$pQCr-l@%sNb&v;82Dr)crl?Gt(KfKN^Yos~**(d14wfHC@Fb(T?_P+MR8QX%@qrSJj1)3}*AIE> zIZGZ+9LD6&`GK*sfC$osn)r;nU=NhjszB7?(IjXY3xz`%;j;JJzSX>*?{tAr|W=|4S_=rFRpOE}m4 zYJeAcc@O|uKAz&cds9bTe&}hb^4i(lO)7&5d~M|uIe;(vFG49RcLVXC>tecZaJ!$J zxfZmUwM3_a6mT$!yWy+?3ODFrQVq1f(itN#t*Qv&s|S7vj@L!rc{lH0PQV}J$n#67 zWWzkMuJBYD$5k((2W{|E3L2hmM(^xEyfJB89p;+MAEy_J>@Rz;6iu$U&vD;9PJVp* zgd&OnO(S(z!M4(jweq5MP8z9+Y1)YxwCRe|uM?u8*FK1+&ZbT6ptwr(|?+jR)qa0kAHH&`DM(aU-% zyUo>g2t7ztoWL5LTw`!{*sP5CBq1 z)HoA14;*5AwgSNCt3JT}*6eNU zrPTd2oTgs!U1>)YJp{S%Z&{4b;+dql4()l)*-=r)*IDb7yEdM{qH8Oey2$PR(GY~h zz(*CBtf7!~+vF|?Y8TVkJdqiGctNMfs27GcnHUbif0PO=2@1hI{XO+l--mx>K**QO zp$N-CJy3*N>{{DjkaB5Pl)DZk#})|&B*fk+9G;}#1E;GI&xc>gD-){bkwy-Gr0nSI z^68o2jIy=`0DNohzZ5MCpW@;~fr`j(GMNsS%RL<+@&y5Tn{)1N23L)R`inqycGG3W zD%*~v1*mS_=s9*@f{E_)t@GmbRv(97{<8U6ISR7RXgPZVb5d|ni^760FIsZ@tDq#f zk+ELyRX*VSU39e8M|3?}j%gs%Z$~*s0M;JO6|1S~1vng`1aw_ynCpW8-kV>>ly%Q^ zL$&Wtvc>Z-)=MaoyqFJN9fR?x`v2GFcMI4$=jKx5?Ty}e4tjZ$7>&>4}49HHTzn)Lnj-Iy&-oYk>gT9^Odm`#EM zkv}S>HGuU;?~+O9^=GF)W3tP zJr-ucDg?gk-O2L*gedgqF8Xfc4RjeuYgMOezW39zi*mMv!oWciQuIq<=_y;x z)@i)kyY#Bf_Qc!GD+Io!E6jc*f_Vi8v>l4bz^)S8&S*2_ZSQ**Dgo!>6lzS+9WHwl zN`98+6QV`6BnJU2m`JLcK*!9kVd}s#0|R1Ex4J}$Qdil%b>lO&0afctPp)Fbr z(m)4Wx!DQA`lFF>iS6D7F%-Lw;^H-fc~9t~9BM%ljf(iOE? z+tNZ1M1Bs&744e|@UFbqGyg6qE2z9JJ22T!5{|cAV%ogTj_A_p#Kv=dxr<$P*T6YLI!Whm3 zeRud&vdms_m`^uVAHY)gtE;tJQDWa}KgKDrRm#yxiUNNL^CY7pkU22tzA zZm|D(#k$Ed4FU^6R{6^XSoI-5WuwBn-?E-;+td4Kwd@Nm4b?LNA~Lp~VLR$%FZmom zgDdSAqbc*O&jImM_+p{+-$yb%po3scG;n#+^j2+~?R)&CmKDsn2vT@W1z&1T8gZB_ zmH)xKaQg*ia(!PwhD*fcf!=8CX7QxE57`Q9qc#y;77&1$hdjlPzsxe^VEi`uH%Eko zA=}hJ7LR#dAy-N0G`p0e);Kj~0dDVI>k*i!5+MxHIDgm>*3z*fsks|Ubn{QM-KJy5kGPla+*c)X==*1)vyUBMySQhw&Wze3c?d4p%>^+utcd(q%$|DboL#&Xwd4$C5r&C^-TIEJ6f)a4p!$1v+6RO`BQA6ZaWOH5-+@ zO9fq3d~JQJ0jnlxtwoYmm=U64L@swsZeIyPFF7L1Mt6iK0H`Q?j5aFOcaAYU&+*O! z`hnT}>+H&h4^!@(b-4JO$XcP_r`~CMr*RX?|Elg|sCsP{p(eYCTcm%tkQ_>LbE8*4w>WSfTpb{7YK>y~{ z_aNYjq#Z%gaH{_~4nadyTPO=&#=Aqxz-cB}cR#E7Vi7n7^F^=~VRDs{lVgCEZH1bf zv>?gx2qo(aOmg*MetUC;@VaqTo5v)PX%db*Z`cWao>Lw35#Ae!P~x!`oxDxr@Neb< z_JGffu9&KoY~_bv`)NykjR0LJ53)+6IULl7_NZT7L5t7YyrW>*282y{71oug!>Fb3nvRs&Mx{rn5WCq*C;IoNwg*;L;*%ty!Z|BQLW^WRL z;i!HkcFUh^FHSQ1sHmSqw zk7BAZ;xsjPZeKGZYYM~Qcpf-i_q4P`c(;o_eXBJL5i#G#)ddZl2>GJcun zgy3_tO=mMCYmpb@c@DWdNln!!L!a2!WC$kiWE0un# zTzuC~wDQ1KhoM2J(${ZLI0qY9)+{@$k9wZ}pv`Q94ed>ZT48wPn2gH{77U6)yAb`{ z9g9LP+t)956EJ-GS&?hwzIV_3wf7WfS{wEj&Yqx7sz_}W_e zVKIdMuVMEs%8i$%xKVQOJ4BTEP)Kx!ez6mlDrM+EuM8hTx*5|0x48N86`S30b+5Ic z%+B`eQyaNK1C?+C zzT#fi@$Es*j)T#l-h6csqrtp3jxcR_&{NY2XGg0p@p@S z;H9ApPnvxn3NQXTFbX0RU5ix8ADJ&0dFfL~m!KbjCG`h=sIAq9GIi>9i$w$}n#`!u z6dZB$qIi-uI$+E#h!KES#mZfmP}0K=PTJRGfl&-jzgt<$5JmHdw_+_qS)uM7lH%#)MIs)&oCk*j9VX+UN{OM278^@V?0IC?-Pcuz!E_xj3!l z{)q|@j1Fn-NsN@vL_n5EaiaN_Jn#$E zMZ_POi!7qhjfRos)4EX}X~!Xsb;ZWj#HVN(Bm+RB<>X0=aP1m?b@Hm?X`N5_XH>(% z2t_wUtNxt0|HW)qx3RtTt60D=Cr56}d6?NIEQqUJI-_p4Hy`Y>Cv#3*RXzDoAwc7v@1B5#>(kF<>QiX!ScJ;Yf{F*q&x@Cd(gb3fJSVk$t9nzTya)ypOsvti@VnNiQ^Y9@w>oA<$sYCd6p36a+{57LSbBY9k7e%KjnoC9 z$I>&>qks)Uiu4%NOq4Y6M@p~~!hgJ-!p*b0@WU#kFijZZ(t_}+s0LZH<)p7ZU3(h1 z-Wjwo@v|sjlvh#U@tlg%D85s(7MP#({F#lBA|n6qy2(7k?P!)QEQ zN?LCOl=*NE#4&?+?xQih7bY8t>4w*8AFGx{7r`A8IZ3Srk0&Z56~M+=yAj+!1}zA| zZ7`X+6ts}1NE&40@z_o#99}h=|3d%xP9UOpmU~c*5THIX#?F1K7`iP?wX1`loMQb@ zVN2ReaYOB*D@J60(SlL)vqA9rQ9hSC9mDCS#9BF!N<9RIn|!=je7Ha26oc{#PkSdY z^BA1eGxjKyP>uNGtlqZ}9PYeQwwdZ(?==dJ<)B+2$k)%k*sxnhmj}d*Qg1tZ)fI*i z-3g{EJ%Cu5tGVLl8wN2#Xt8zR?iPgKTcO%!r{M*qw}^-BG(n|0Ya4b)(v!VR)gwgd%%WA9lD64)uo(^WA4@v)=7f|y)mxJ&#YvH3^dD8!A00Aw=h~1e?ibV z?ebOpAljDi6p`Us-vkWlzBd*5b4j#hsk~7H0WkFmP(_%=m35$QnsLdG1oB@+7ipFL za^wbW%`JTz*c=_8WBx1s+x8;mN5gdE@gqrfi9=0)MuPw!CRq9MMCScSZ06^kY66Q` z!!_jpzFZ!0BX}~+Dd+Om-KL>Hv|emA>>3_~2?wKn{_-GqbH>yE{7d!S(ngNj5%ti`o;aY__Xq$+O2`PqCM)F z;YJu?CyQ`HAw%|X&3M;*F(db`#7f;8j&oVN1H{+OP%P2Kpt=Oy;Y4y~$5FfEwEJ4R z$P&0Tvh?DDT;q%-Rc-}~xR!Ff~mnKjl7KI-uB`5gv5s$FhkqneuQ z3c)RGC9XiTIFe8ZJ5YLp9m4dWR$p+;vg1xyj213pcZ}hg)^TKfLtHn=r%wdGA0eK7 zU4V{6me*z{!ilT|=ACX-ulEZCKrZ)z!--iXc)z}NijXJV=%u8mD?U}68sl!}is^6Z zqD=?E)?y;)0FCn*r?$D#He(NPo$U8Lt=H)U#qP+LsfUmDqzz50%B#Z>U&$lL35}@A zW=MtzvWE5z9<-DP$)@1jgCZ=UCXxv4a~{gu&l4`Z@GY3C{49ev&z>6Jb`$dM&!N!9 zc$B)(_KR#nN+AHP0s*eM!(OH(q#=t0^K5q2vp%>N_u1UI-G zl9T?7P?bWuBFV9PWy%k4#_(2x1_?!M7WnB;WJWptqP0luH(8S*-R3@TiZgtUML5yO zPerY>1tXqYe0Pn|7Y+llrAkFlSVP#>Cod573;i21vM$Q(@p&K&tH#j-wN-R+VjE4% zZRcdwO$8@$;7P**ffJWMui#o-BKCgdstG(-XZ{8ffyxy99m1m2F@cI+;}mlRU4?zy zNZ;QT!Z)U95|qOyFR&w4`u#WuSe#ZVm(rrM3$aub6J&WU zP+Y1bDRMP7T`F_^8-_OHS1>zuI~`-QZndO_7H{8xZ`PkxH^n=}afT8?t}=P}0OpID zW+hr1=cKYma5F{1q?$4oa#xc}s)GRUh$S@@(9HO7RHcB&*j-?xhh2kH5YnN=rG@b>NOaA|{w_rd0Pvy4=wsMHC9WRMCj3BqFt5eTnKnX052P zX`@;WNPj(6u))%jmg-f{o6kDvB63gCIu@4eGz}tEiOlYpJFHC!*DNGpw?;w*M55J) zof3EU;oLj%hZu=Mo5X?i1eAGSBExT5CQ@R*TeeCcf_Wrs^6o6wMrx|CR{ z9f&Maz?53{Z#efZP12uEbYCCWMZN0HTrOE`a{IOfe^~*YCSg44ua{| z-0=w%{X`+3rbCMr;ej~7JX0G+w#(7X+imcTE_cFzopv-QY zAOQOrP-M+J!4A-{{S!>>;9-89(nh=EycH)_%RALU^WTWqk}hM|U41wW)MRB1m<=8a zDrK|qa#_zDW`ZhwO}SZ%1x>I^gde`oRChs~B|b+$TX!_dvfGz+z}Nk&9r|0%sB%2z z^gx90TpvVRt{UW{c8fepYg%4XqA>&yNUO5vMW$9e2r~e^oh98v_`Qt|oRrEf)I~so zx^OQiG(Xjl;<2DP05hnjm@cEm#`sf`C(tB>c8>H@8vnMFdtI9 z3cVCpS{k6Zn5{(CS4ct_^Tj?SJo;o$)(HyKDc;+lT;HV&hBe*-uD+<8Ys2GP!IY=8 z{ZDS_utnB1!RKy7$MyD1VuZsSmpkV^ih_FhBP(~v-7jZ{P`KY%+ zAfpL&`|@WZ)d$Q*7Ybb}fA~cx`6G)hDvi=qQ(kJckY-O`kRI&0D7%qVl!L;xbbXal za2BI1LhQA=;x`fDrv&N87^Qa^i9*T6GvPi7x_Ncb6(YojZ}RiFW4~3wV&w;?6K|p_ zqFq9wlpbKN{U)KrXwW{v)>r=r_6{T;1nNp)kd)2+8a=qSTF6jmc1W_(1Gp<~|4tNMzAyosOs z75zZ;dx0N?91oCK_k$^Qq6`#hRLq<9p-U+o>+|fZj2Pt5*%$7Ndl*pqj-QX>L$VE7 zT2t|KCr#*ZN-33Kr}UEaS0CMm(TkGZuoq(PA;@FOUzo1wKoM8%8O3TW){m`?n%#d; z<_G{dX&o!U=&$0(_{41h{J>ze_@Bqe##O?)72Zug@@7{O&uhIRL*vfuXKhU}uDITXTyYd0#m2;>;y|)B|Vm#2$1aKFG_*E3E)_ zTEvT=h`ycyYWpS7A?nJBO#top#5!t@7VczXbOwu{2xS9 zIuu*rI?=Q1(f$Oe&%ZD#wZ7Ul3AZlPx1VsJ|968#kQkQ{&%MxJAIEJkN&jfh{V!4` zOH__7xls(zOdC!Ax|B8{{R2-NSpM_-a$gfE4pTK^V!^(jznDwHLtK%s%nLDSc!CPe z^zJQmlJ6|#%il+4EaC_Ey-1gjP4kEjZF|+UK;j%8+A}aUR5^qjS(IVC0#>n5P_eqa zqU;A9rSB#6Z1@(vR#C2i&kFqV)@)UJ3DsKUh4cQBUr)&A3VCFy`r91F+u!p~`{ak0 zDKpY_iSHg*Z~uWdT=MEt{WnqoBA`6ler^gxf9hLjDJE2wJ0#Y{7D6T!I8eut@!tTY z0P|RqRKU#B3kbD2){O^K!e_3bM`|Pdxo|n&3?YD?@54A_53@5fAvOV*%34eVK2poy z#`7Xv4WlCmby3!f{Da8BZ;~s}`bDYYoxXcn8!!uBduB7Qpi-zhpVE6d;g=`F#PbCGi2d1vdA4_*WmM32H#l`FPB@1x6LqWPN`6H~y?Z7cv=4Hx1No~zlxC1J#vC2Xeam=ij)t&$k1F$* zqOijhH8rEsNNpsPLG5QN;K#%YX+r%G&%6Fx*#Xn#s-*GM+{N@RWmptfWfp8eFnn{s(=(I+XRTbhZxjR?NV;5CP zMp~XMQsirbj>7J;+dGmRoVz5r4!-sQ6@238icO``2+7NyR~)B}PBYFv^3XqVhHq-2 z%8OnssZHXc!Ztq_*IN3qBI&3wBp!7~=~E|6XY?7k41ZW@Jix%SW-t> zgB(8F53Nx4uj=?^aiK^${m~80vInZZ+f$lr;+Z63eUgkCw$m#%-3@V#d2rI&?>kzD zeRs4AH?+-%YuX3&_3s-H+CP~%H5c@ec(p?$?1ZB)R3r&UjBg2dyN)wz6feb%_)t1 zn!>(GvTtGDdD6pxs`x$HdRalGz4OoO@2xW_@{^%QA{3?}=+>h!YqoaVuyGKaFg(DJ zkf*b1_*DdE;drJ((-Jq-hxUhT-BtICbk+15a5@6}Oi7!o_DMsXm1grQb1IfUESEu<9V4@jN#Qc_0`jVwur zxOG6PY>qh2sSj-~V^F$t>l%kJD>j9aBVE<3cf~QD(l^YNp==WJjOoLHJn~|L3u_va z>R{ytu^Q(*YSd#>Zxo}Od}IP5-331|$go_Y96(Dk7!Lf4p$(*9k>K>GU~0ne6r7}t z%X_2?4anAx`BW!TuT6S)x#h7qiTOcN^013m1e?{^Zbrjm)KPhpCR@2grxXW_DnUaS zu*f54S*LV&0qi}_`5^+61Xj}eJ?vKmEk?&VVnTJsPGb-|U}t?jy)F;D>i_0n?zu)I zSBLon(+_!1voZ?i9=1d`YXM@jv^7AtE!CvKzdv*~_byVLpqnmWkM`fvS6i{i)p-Y0 z5K2$ZR=47~PaJXRY9IE6qJ$v^jtgYh!#GsZkqmGSiZ>jnL6aUWlH1JB_Xyo@;-cvg zOB4$=!7sM2nnl(i;Mq}7fhCza)jLF)wSZ)9#{qpH*8|J&M9ui1i8?m#4n5w{gr-%$$8uMMV0KGA?{DAbG}ayLJ3T43>Vw$tyQmC&pUxx)!FS z*4zj@?ZCQlJ$Ke+K{0;+bR(rNic3Jw6nnVc5MI{iRe#LFisuSH1xEZ#-{>pqUr1Xe z$$ORVr^WuE>yFr&1(NrMZLxg+xixKs_D%}Dhv)Cw_@1AEhxrwFur3Gn)$@i`NjZkA z*&X`a_i1>vK%}U_-w}VCt@|Unl_1a1KO?njqQ(|<$jdBa^_(NcPnGZu-d($n%Hux~ z<(}{;E=+lp5iAZ5S}O`yxhb|766O#}rNH<>tr4!`u7(<>Aours#h-%;WSgoQm4J~G z^B%OeP5R4APf;)*Rw%Z{UF1m8cw+2+wF)Y=$oTchIX~yox3$xyf8~Q{uw;Z8Q*sh4iv<~iWbB$c}d-Ot7 zSbobIcG4BUPxnNZvn-S?E+-BzV=BuuE)74@A(imhgyypVzfW{y@@P;m6A5M|MC;h~ z+bT?HXL(FGH1sSb8B*a871NPd^~9et=(C-XDZQU0j<82w*g33B} zy_%0R_j5deGu~G^*)v!Y5G{1=A|QD}^ApJ}MRD1TZumw`kX}*u>ajB2>2G)G4v|YM zRloweq;Ux9QeQ94ow=9F*wH!_e>Ihu@X+}zwAj&GLw%((jW|P*gy^{Yr6@(UqTU;R zrw(|F)%`ee&LZ_~NNxhES=PAo6)aBgxN)curgf~QyO36S)3>WhxpIr2;f5N%=D)k6 z*Eh9BwJq-!vyc|xmv~}8oamr&MNfv`rE#CdS)B_K1wBd7^E5I46hm3k=oHFcn`}AB zXagcH;;~;~TkRW^;*rjND+Zj}o2-Ldt`TD`9p_Dvmfpz z3kEaSQQ&MoYcAg`Q&nIlLx(NnlEi2nA8t>-*!dPqtDO+6!7*w9r}W{o5y(aKUHmuu z-ji4?3Hs-#`Fx&|#B%U%eq9eCi}Xg)@btqqGGs!zX1Y&$W!>?^??mR7N=Uhuz;09X z1Gy_7e>_Eno5e@@QWBGS@d8Rxx|llb1F?EeiTHwR`^(Od+!oNTBkFX`6pqT`HjX?`*IvR+qSAKyoY7JR)zIpd<#A{8}ePSyVm?%peJTK zO{#T#S4z7esb7O4dPnMkbMl_2!@Yn^3!1l^r|9jA4}npIj+yLp|Z5TKqqUP(Xw3Nlh3jETS1qa|~Zx#Ad2D9;{eY}fWSrs)#x)4dYd2UlBrgC^&X zl4ZocyoJmm|L*8i6TMozG@;t^*~^Ai#^Th%i^(SlV>fj7XOc+;p;a0u+sD3RN`T-iONj*Y1PS8& zt^R-^`3jK>K@?LoV+QiZmu+U(jC4>`t4!wqS)F0sEvSg&C(q00hRdv>HW&DvIyV8o zZW#-lD*xDS<6Z!tPk_2|MuwMwk5S;G9<>6`Rg+XGp6m~g6QCz@0p?@z?-7MNh%Ri5|9I`wrn=b$l)X=;i}`IoY3;-@%4wxH>H$@|lXcr|4+ zcyx`)r`7;FS9u(HjmG7|MFqf)ZD1gyKOoBov^MKoRDoyKwx}cl|0pq{O-VH@5H~xU zmO(#TUuSdw=-FRA1?5DkC!kCVx5M7*AFxX9Rb~ZpD=A^Kg+U>CfSDT87OQ-%L->X3 zYqM(I*wX}~N41!$*7D{MAsg&|u6NnqFNTkO+M zqX1Z6b(s5h(z&1qHIh5d&NlSS@4)%6uo(VN$Sr(Faq7pbwua zaOV}Lp9#3&pupbNl~LuR)0v+A-0628*pNOFu^X)^#*fE=&DAj9N0{dBmSaSzDk(CN zwfkVAaq|BHWLuO=U*l8EvCUg~jYP5ivqnS33~A&WEL;@#%Ue+mg>G! zYulLV_cJ$UJ$%{5<94)}sc^xXNG5DI(%-^Bw6ZLZHPq$c;e7d(usJ8d^@j!UIe?83 z>^CXz={HH9)_Csgv_xu1Y&TeD9cED?Ay|Z%&RZFN$)8hi2wUk2Q9noKGoJ*AP{`l$Z6=Hy&&Q^S3cEJF_K_9F9T%?s(ECCDd z;D*x3xmrjRLUr_!!7_my^jOp5GLJajmK+jR9jm(jBg|RVBVFX{Nk!Rqp-|{nmA5z_(vA`u5Lj~z6fBH~80pH`Nl%<(l z`L$)^vsG~+96WDRLjK=Nq#9sTmQBlkhtB?g#VEs>&~wbJD=}?U>(P~)VPs-xO=6Gnf}wvtrEap z7}q@Aw#{Ag!jqr4Uiw!`N&C+8+_{PnBzQ)mEgX7%abSwRT7`dkG9d#AN^YpTvPAEH z=pswX#)KX~AiWXx!M>o~_6Of6Jc z+~;AOuzHZq4Xuknrz9`Po#RS1s3O0b*(kTakTP#y^8NHf5*e2U-_8|4rb;C&ABntD zkQXhD2`HHV04BagPffD{%N>)9l=q+Q`UY~3f^oEsA&T(NzzeL3D@`K1C z-!|Lx*B+puEkn7fdA}dx?LFb)>QAr&Dr7iQ7vo!SkCkIGP7YnAXo*aCVlJ!LR>31x|gmssSaerHfpgk1}16^%Pcms z4gzx9V`r9!F3_)1I<~;MdZVNg^L9ylNGXR-+1iQpJ9cYIwI5(S+=jpploXL6U<+(* z&}q~@2^F%=$Y<`#L$n*Aoss{7D?i!0hLBE`KU!2As0jQOgEq1tW&(pqhL+umB`b$@ zo`_TosU}|Dz(JgMPJWKob|NT@J;TNZDz4re=2JxP8)P5+?6;rR;Cr(Y!}N4M-Y)LC zbo5{POFYoyr1}SOB!o}Wam_sd%vJepwg=f_<4%59>{t*mX4vIs;*vVLKEp2sIUdh1uSvkq*%SS#wD4F)Hz8HG%rXxvzlzy1)CREM`*>u#hnchIE3f9^0R z=e1y!9Uhm|G`=>vfn2j+z6S&;I{4T-qcq_qefG)Fokz`4O2h#)f1(71LGMQPv10={ zsU`8cmm%lytdu@IX^g@}>hngOCk%R@X+fdsc?-SP;jd@y)P#nZc0k<_V=3sC>Xps0 z7qa~0-q?Mq9T;80xV^0pf`D!=*Ue`F-_yXqIZ}58EIA6z_bkV>L{v_H;AUN}{D{B; z$dq^Wuu<)Qbtfg63mt$d*DD6tHa|JM(m!Fy-HoLc!d5Q7nn!N?&;O{ULO|PcT4&y7 zEspw*pE?AzX(Je=WX(^l{)H6VzJNr~7b3ReSCX8)io7mDNWrg9F~ks#y^~&jH+y3E zR}UJ^mc$+`NhRG&#>3Fe`eO62N#h{}zyzc6bJvk=kv1yJ{k^=ud1P*FBN_5&hHh1? zfz|LxgJpTP2uqgw{~DD5Yu+TWCm^X~$iuw3Q%P&w@Am8&oaDUm4T+~Sv_f{cbAl5{ z$YF$?Q*@?5n62YKwr$(CZQFLowv&$SbZpzUosMlgr)SQrnTs=Pox57K>Z^UR>$|CX z_wyc7oJKDVqilZrUZ=S<=Dvw+(Q_>l2?ZUyLRmStuzC{x zSPJ<*n-!KkwGJn3xxgCJojq+Fdl9Jz_l7STCpSOyJToqJJC12gDMizBtqPk=|YyN{v5E?=XXKbR^X*c3TaT4r@l z##OxXXi=Q^t&YL_S%ZTp!n)|jwdE3u6XzfYQVd(%#d1gR5}|LtcvM0F&i!X*9f~2E z)+@1y*ssXx9Bm(iW-ZZT#qJ<#?M}Et3&28mA!<9=_*y0%Gkdvb;-vw;nPrOUT7$s$ zs20t<_j&h|2Z<~G`PUx314d~16&HqXsjIo5QBucY)R2SW-`20IDO3E5IN%}~W?`c? zR9eB&p{Z&)k8CbBbFc2>Hz8;f7$#9wF+3In1Yg?&gnX0=gw$ifNz|C=&iz2cz+7%~ zLSYp@;@9h#4P^xV9NcvDxqWI7$@YaIy@>X*bC*}gs>r<-9Y0jYeX%3Ix1bN$GG2)H zPZ-q&?!L9EQ2{G==Utgn6b-PWf=&k5>yiPw?MUDC(NgBs;rQek3v$ysfl7(G*Nc1IZ zVd?WcQ<_O6H-v-3P%_(;gI%~-dF205s@*HbIr5Ray6o==X7zd^2M9SLUqWyYSUh9= z*FWUdZj|cdxOc`r?E(q}K_W3If)GK^Yb=M6>R~?~7<@M#Y^6m(8!xp0zH3QAzexHv z4F}nO!>02$9mMFL9X>*Xs1I}8ed&*BZhq5i^*=b0KrQ9LSPy_-5IXZ5t7YP#XQu8c z^f9!Dt_P!dD}fr~8qCcg8(Qz=wLUkM@vKg3!OL-gOFSpSA9ar&_iwGwgMljCjA2(s zrzwhZyyVl{6Ve21ur(*4&=q11ILEWE6uDnyKO2*x&itZ-jb9m_P(mCwGZ;W%7cE-Gb@7ggJY%piJ_Bg(oRc7dZdx}pVv{fkRdgRYU$(gPsrCzVB z*H^SFo{%otWDMF{MsOBu4s`Vk)afkYY`iVD65zb8d@Nfug2}^xSZ6p52oVfHEZ@FI zO^WxNiA#FPt89ADrr9#cG->p&T)C7^Sj8-Ks1r=i zA3lga`7o-V6Vybmq3Rh8522gEb5xg!HG~9yE-0mFt-(ZS9_>nvZMKe-L`Tp|sj2iN zvgKai)`oo@9P<_64>b8EAkMoP^WXOYeoW(e;gLLW=+-h~?zn=A7yV6gSs&a>L67~s zIBTzqwZ66+d1;cr)+@&QRn%0*UbEPpNdH<6%G`x%%XpKK*(<}I6I7d*>-#ybGhUHx zRR)zgex&0^6OiA2y8?cfYYxuQ=jAN1%(#ip=L?Td*AM6{zJl==^zf}Ig? zCXK$O69B6kLzQz|1680hr;yt!+I2+;IZ#+xqzD!&sPk%mrw4HqRHaRBM(atAx%SxW zBr$bV*L!LdciRB>FSQtLz4*0Zxw$Axq$%!g=E5{-(&*%hOSz{*An#?GQ&z+c-RF83 zTUVz+RFrF6A|0j@)tP>v#1Z9@GZkmPIr=DHbc8PtBf+z&5z)4*&H{rjVR@7+!0O$tS{d?Oe!TV7;Z1At{xSxVi4@q)?j8@A-yQ$U<_5lZC#(RYk(F=xT>>r}!{Ls?pO^z;)u@p)F#OSY9XK=g?>l z2`Y?6h_3W{ff8&H%*l7fVOW?%PpevPLO&ywvUOOv9(;PgDDG-ahb%5$$?d21+_xeu z5D~reJa1A_X{3wGHi^ZwcqDd>;sk8UG1vV$*}?`-8R5@VYl8cp*`IDL2SUikI$%lB z^4R;5g>1`u^NPSBlMNH&;1Mdw>#5XlLBSH`363OYRccf4`Zu)B-tQ_w>k zw;v&NAP&YCl~9e%OS&-X?+P%xKFj%kXg|!;MEgaYf<}jgTSF21G)WOFFp44g0Xv4;-je%iTi>LyN0rPSU~`R6L1r zc6(Mq=e>WnrTPcST@}DG{L};#?F$#;1@CYBqBP>jzsG*7{-w%5%x_oEDsT-Chs8XO zYU+n{-4R&SF^wf*7w3zd7 zeNB4q;Q8z5XV{-6IeYPd;Ep+#e)oX9lyKq51@icDCC54A0)E-qZG!8SqPGw!_}?0$ zEyEoGcJrG)ES?99sk1@rPuc)Ux0B1!OO9QN1%G{5{EB!YlZF7=BWjwbK_lw5l;om? zc{d74jB5*%1QHgQpFI!shkXuZETiCP?PNkukR+_hs|t=oDwDU&tdHJ1DG?MKePd)B_G$` z&qS}HT0zegv-pLcMv3KTIT#atCbNx|>Yu^d^xu7G|7xz2G-=RpGc?GKVpdQbt#-#T zWrfByYKF5}Mi-~#3u6KSZCSzI{{0eu;Xd@URGI{k)ILtEJbZQ`nWK3p+ zJF1{XGOrsotq%uRUVMnHQ>>4CwOl&VKj6o5O!)v1u5>lhrbrt)Yq7=z z?`9PXDOA^BXgl*`eJTN=xr$qu__BFeMlVfTFsajvDFWbmQ%K7uCzHczP)T|}m{%qe zCj;+QPG};;nAA-u3#o%n%p)~tLDdYQ4;c(dF{li|iF|aG9@9Tc5$nSt@8341875c1>7|K8$pJ@9St~lTLv*8W#O@}sL`A+UelWMa_ldG zdoFzjBX%c7oWTM{bA-|GIeX782#i)-yj)&CG)!sCIS(4T|8?}n>AeG#OF;NqewGQk z%|r2iA!PGD<3=QKao3?qEM%khRyl8{K4%nr$g*D|&D{`OVCMiE5^e}y=a#40fghRH z2Tm#_v%AjpzQ`N32?rnpZH!5BDxQ%uQR29qwBx>8L35jYG|P<8YvEqKi#3Jnaqe#{ zukd;gD>~X?yT1qt_Mz#43>qTP#&>0dMRn6eNE)^s#`LV^aTx1a&KeA@z?x75z_-RW z$s<}6EW(tiA0NG0v4-yeck1BO{Z%I@*eQw`mn$@H#zNPYT-s~FKNZ-s2n~@Aecaq_ zwe5MlaS{_)cLs9M!|uT!^{+vgbU7=j-Qil$J%+G;OO`yUs8;mT@X}~c7LqjXIBV$l z&#j<=<_V9i0&3)phLq-3n%S;e_i>CVc({Jfa$7P}b3%(@=2N|ztPO-A-`{f=k^2OO ziJEozsqOBof&)V1}eyBiqUiPBV)9Nz2!k;=7I zR>m?+o*TT%H4_v`LMO=Y6ecvg(7y`nM}RzfiK25FZG1(oj@orm={IJS2PMC0>}sfR zFf!GwHc~8vRD(tyR|oTSsDaxBO2{cYW|X?GiwOYL^bPNVT@ZytYAxNk>exJ0<0 zD}_NUhC7=mQS^Ee8YKyN;X$(o(0xl}Qu8tMm<`U#3o!fwwzqKd_7Ke(F8%aK0EjUeucK;DuLSn8 z5K_?!!s95?)t#4wl(Z;yjYd?)FQlz;L_&QZt8RZ}ok%cseHyCdEl+EJty#kyJll z4LmpSG&WJrS1 z!8X*PV)hT@IcY9gT_6av_V`w)JW@BqJBoWGNK_~L>O=fgnaM-$=Ai8hC*_;!DQ5FT zL7Kcn(Dt&XyK~aLbZ$ebA?94Upj8$XELkP>UH`hp)IN>rcHmw*d11Rl{IYf{y-hv5p;PaEam*o;0#wqJ(=bpwzaw3&2#CtjO zQV`y+r78Buc0p0OG37y!mT^?!Kn61x@5r0j{{~KN65$S#Qhm|eN*tVXY0+3+t96$4 zp?8~Gyzq8f(`>qb`Z`D-QjEBD38i@0JJ@ykG~JI}QTyxxEcd|SS;?n*5Hii}Yciw! zgM^osQx4a2`gFKwR}Yt71KuO1lz@r=;@rPr0sdt-kYKd;j}Q!Sv#SC8Y1A zbY06pMcx)smlsV{j|yZj zwp`Eq&}VTfOL(2N`q!=xBHz!1M+`u+QKRmgb`P^`Z&bog^ChRXCeh%6U(y}6A1mU1 z+w(9-p=gCnXhdfPOsuXt3~NLQ9A=rTY`Ut)=VhdC#)y{sKYQl61^lcM3dxDX>7B{s z1#(4rI0+~WgU}^QD9nkBMAN0$#v}agM4Nduq}cYZquQiG0jt-^G86w)KDCCUS8#a; zQm5=}K|K;<+ZVjNPAk>3($x{IkjPO9?=KS15`Bkzqandyo=DBYR%q-!$A5!R;}Feb zBfZ)6q_VH)`<|7nnCIvaeE-JbbU`3&Ml0Ehix^mHeffwMx2x10T^LUltj;)Qe>e}{ z&EV^PP^|px#ghbstdd+hv#Rsx+GUIGDPX24Qj76(;!i!+Hw-jyy>@aZzpS}}qWQYS ztVDKIYq!m-{*aY9!}zlLBz8h2r7c1RY}OxAjtdmusCJVs8rS_Q9!6t{nz0BfLu7TE zg&zC%9U+(*gbwVJ5gXS>()>f5C{a@vzn3ed;5pWH!pUP+-=YTJ%EjK%!d9V?`za=( zpnT`4c*+B?>_XZOKa7zLfoi5>bLOu^l#{)#Ni|g@8}E;;0h>+^zeYO{sXU*MNbq%9${OX!pB=f4KXnHTpFwWA}k%vPe@* zJPQ%!2gb4|8ScYP%G{R#Vz1FLl@Kj*4LqE@seuA$3iadc#5-+o0s3XE4@lk@PP{w579{ z(AR(U->*T zG-4Ys*fqnQFCk(CKv2Z8=E8sJQ6@fVa}lp6MbHaf>o{1CLP&HH+n9QLYh5u{zp$?N zYwG$Tku7-^-M#sS*p|IAOuE$=SUF_|5nf*@@5(+uw6ES$^4V1o1^i8bNeFQY%l(Fs ztT0t_Wg0dix?co$Z<@J>o=A}`W}$5)`z27lB%g3OQWrM?Ew8LseY%{PW#&LEVLcfE zPH)M`sjBmjCK@f%`8^Ul^towe$c7r!KqBUJGi~3<264+$CjicdzMo&~2tdt6U}Qp_ zHUhH=<+4JefGAm_%BS%HEHiyfMA{GmroT>kG+i5} ztgjb(-MQ$i$h)iPs2E>l^6jM_LEYgzrbiBv7q!Ab^lIjrZwSVoe^g~%Vyo9 zfcuPEc3f4b#OrJ_@&%FecI{u zT88ZpF7kj^1j}!b#suXjT=6bwhzo^UpK2qbXq|ZWx@CO5c`xcA(ZGs`GZDU14(?G5w=c9fkDB;;&s(SUp8dg;TopR)CIIUHtXu;Cg_KxfC1O9 zjc)rrhZ;A9CSGC$V}@qNkyA-{;v+^pTampG5dx;r_~7XC@NC3(iC3hd4?ur=N-$?e>EU_NH3EG=V$ASus>*-V9kNtj}_h2t&=dFZXh z>Tl#k7(%8Sj3nhNWEF*tarb$nbQ5~vLl$I8C+WB23hH8G-+_kQA8~$cm&O$o!P2|^ zfx_6^dd|uUP!Krgj!ce)3k+-kTSAj{{_%uZbdqp^2G42KnL zu_QH|IoA1%T$n7^aM1GyO2T*!1KJqA%;IT-OkB%;$__iDextmX#l={*L-u9rF4PF2 zR2H5{#^j)~t8_H6F2;?1zAAaf^6QkQYPA{FP5i)kho$kHEFQD&kmA)Xea8@?fo{g8G zl_l+1pEsc54ko!;;#xzFA^imzU4i(4N15z_oKCQfYZY~h{Dr>~faYUP_eIycGQ2<2 z@LrT=5`{G#jUMxw&2|Ex}gH!^TkmNCaPvVH=_ z3tG;i2=MtIIasO3w+3)F@1OGt1fdgkulF}ZrLkh z*QfU8Jw+XPqRFVHk$)WnoFIdZU5uCi+}!lq#FwAor6gRRG(rO zLX9ee=q|y1Ls8cdN~FuyKMSlDB5=(J{2487VB5*~qi-t-@-FmPDod}_)@ZNoH zR?d*|>uV~ps;g+Wp;4xJ9gPJ-d&6}BJ}N#iv%-W7SSp@7cr?_vh_H9P%D*Af!JiZ{ zB$`;;>Amp4Z31ecgHrPM6oA$h4`l)V;9Vfv8O9p7|G2hb5@#P+7lZz@uUBewZnP8| z(`C|lEkrTg{Dx&*?`;Poqsrn4gE5Djk^;1Q7g0qN{`f>}6Dkm$egm@MkQ51PvG~`^ zJ#}<>9O`F6AE8g#GNA5t>@&saEDB?m>UfvtB#p`{J3MO0JC=8vZUuKU;F*fHi}Z{M zAkBVfXw--nEP3JqbkzpKfozH1!yk;OWJn3|3e(lA-}{L%{nl1Q<|>@kZo8PxY>o4XdK{ zGoXBkQHFFdkh#blD*G6lVK+D)-atL&65&oqa;7VjC|IR@4{(xa8L9MPWBVceld4X9<@(+18yh#_ zv)r6b?>Ps7E34~eC*~aiXjQ2>c)9F-Wr%)Gr8Dzp?8DNJe7OFFE~Ab@Oxvte6@J@! z#EcyeGhIm8^=AKpFit^blS#=RVA+Qk=MpQ-OQ_j2$^L;|nzGW0o}{Pz#2M%mxrX#2 z>WTEA87%UsAmhTU`#i!pn!#ooBB}y0nk=Tg2PHyHbpBnPlEsOBZoVScfe}i159u_( zP#CZnLzBJ2n6|^-uZ)JVH>u@nxBTvO@ls*4(T}?is?IHcf;yA=xsCQ|pWxkPuGuC6 zv(#at4uuWkN01Sr_2G_bD3#@E zhefG`^JO;$)MoxOpLm6p{Oj$MbHFEvm=y^)X&;?7jfa#rjwNxPx(>a7RbC(@G| zd}DCwL3mKv*hIwV`_l4_|EqqUkbg{L65l;sLP;5%(&A(^2sQFP#sMi0fao~f#4yI3 z9@iD|&!HQ^X82J;?dN4kyC>P!NuHb4#@;pV#OqrpOVjlk5UY0nzEjOb=G~rK7`LTh z4Q3QY2B&1hDEN$6XLAuviI(k!yLi2C%iz)XZnR)`a2Q}KY{b4Lju>f5~mX-sTsd8K68Iv=0cT?0H;EaA?`-qYLO7s-3k z8b4EDdr=6TO{~2k4a|16V*fucSckG{M41 zXXN@=$OR-Jq~-$~pUO1*V=0uf_90qp&(zOQ^XnnnyeYK;)|K0{6+taqZQ!9>cb@6# zp)*G|_&U6@&9_n(*lmo*4vLrN+=A6 z%+9=tXn4z>bvq~Z+J}(Yihi%W40rKl z^Ase*bsV%$EF^7_B`aLd=b>LD?7k}qmBWh)`PF2X*8AIxhptl%Yn*w7-t8@-iP_bh zw`i|!>rt??5lu&n*86A+ZW8h_FNJSQt)j157TZGw3j6qJg^3`dE(wg~jhHML9%$gx z%R`m?(_T|@1%Rg>BCAJXxk#g4y(w={f=bNQCiYF9IWQMa6RPo7TyB0hknk_{&RHw8 znZ2ottFxJr-G7W6jIE)WSvUz93IB7%@jr7M|24n3@st^F#mFwxv%5Cx6(ABgAlp%H#VScOp-cef`_Jv>j0M|2J{2 z{}N(h=K3FXmj6xtKUV&K)yH$%K@SV_5YsS(pZ)&8@#^w`4jnKxl_+wufa#{ATVqA@ z;%l~ce}i+yr9)zu>H|;q?2lac;G$UD{@vv)`NhK@K%_bvoi3!VgJD2GU(>6c=2kR0 z>=@4Oj08c0#V&$VWM-nD>*q(`$M5ddQjw|eTAEjS7{LY18tKo$y(I1vv9;D94|@e} ze?xe(-`ZZu%0jnD%Idbn2>S0rZqS{L_%6VH^C|52RTO!QDLK`lsP$jko3(XdPKE;h_)it=T-I_!yOZ58L1W#Vc0U|FVUNk(GtSVnt9I4keV63e{@yayV zrgWuo8EI@Ceb*UF(6QLIJ#xZd=V8yAZ;5uuMApa`T;K_TJ^KsZ0PS8OX;^zwhsPS_ zG5tcNUfstk8t>QujtyS$+?8XPnTddHU9A@mwa=eBrr|5G@;r2H1@O?smGO8n73||X z8G7*R!mxHqN{LctF;3i9%p*5BsGVc^UTq+ViTtPrvDa2@)vLA1+dyoY>P@Q1Xca9V z|1-t>q}FqfT^l=tiKAefo`GVKj1DuWYrNbCTmy`}R&;`(#X*MoMXw3b!uhu~m+UD( ziKd5(g-eJ?IJ0H1LVzgM7w1e5z$=C9uwT3sl=ah35qGYFN{cqpMq$^0% zJApB*1P9THdj1xVo}@`T_b(mXdf}R*hD}&el$^+Kl0WZy=dL7W9e;Kb>K;+fIgPW_T;Ufn0m z0AiUVY5eMNZ1WKbG?Ct=6PgP&eWmdG=pO%VKJTv}&5O%}Mz0B-F~&U-OWh_XK_dh+ z+Zln1OX5=WtaRC18(!X2<6VpBFIOTIV?n*);giByMEjv^m0FC{SFzS&4FplC>9ClqYBM5&kPQq)_9!_@9iKaNE zmNQVtybdn>y-RT9#Qu|ghOB&Z!M}rz8}kUtvQm>(>vau!1!jl4GFL?K%ZC$In5fof zi7`d%tN8Wm@daS9%eQ;cLdO?7b%1S%5ARwyBSp{zYuy|qRlaBd9Z10VT3s(V5_!-E zvQf~qT0rNpPwRtV3Bw7M|3rFifp4uV1a=kw z;s;ZojGcYvZxSewjMaw>oa`}Fl+W`EN1q_bC>{G{3XNS^Yj3ug;-?pec=))^Yhx7W z7P;+WZ|ODTjwpfOZ?Yv+wX95+R8a5iuCV$PaI#Xp+^S9K27OU{%MBsM>ICccV3jb0 zZ_RKtv(kaBcq0P;VA)K({A-LvzwOqIno119Klub^^!4KoneY*CtNq#9^bU0}`cP3i z?W-ygdq9Qno;*`bQ7`VMMHPTfIEnXYF)5)$7`Hm99e_{lN6!g1J3JZth#Eh}e%M>r zJdf`(eBl!bE&i)V0rsxeX^=oB01sKK+FX}0Ze)=ryO>|uL#$eUy7}v+ohgN=-!O{Y zXt8oWgWNEIY8I*7oW{p>%`7&hwi0xnsEkw=pH$Pz!z^a^L+dFEm|x{lYij)BK|@-Q zYLHr$rA?eeJdpirc;8E;bBq2N{h$cPpR?EWI9u(wp>x6|8;~ONyA_Ov$DWoqOU5ys zy7j?os%daClzBYlA31FiY3C!y5BmF=11-q8=zv7Gz5jbjTQtS?CEkqOfwD9UPknx3 ztO|aSJfwg$6Z~ALt_u=>HhbVvNGV={VO3Sx1Wo;|usp_Un4ZZ*0;B$>1E2|~KzfZ2 zOe-veihlSz;-$HF0TypjS?knleEdz(} z{7x*fb_BB$e)qJSoT18E&rm8Fo`m8n&mqh|)JFOE@?N^9yQFu?=&RiLmW-LA!9C>(7 zc7yR#W0W-3=g;#9NZ?!M4HItTqtC%}4D&2R&O_t-BCrbUr2aDzK;@&A=|yy~+QIaCGMI$8gZSr4g1wcx?Ec{NeB+YpgKd6Lgul}BIOkb%t5NY2KrfD zD78F`9X}+nOy5rXFS?7A=I82G4%l|&YMlba#7oOf*-*+5{Kq>Efja@$gDFJ}>s8-h zdj|)w$X=TpUudD+{oE(ql-4g?3}fq3^$6!}N~-hLuj0ZyMJeL`v1nTJ)eY6Xh)(ZJetlGNitO^;ha<{oGR{nWe z^sl?DAEK*l?zu}yT+Kdl;u`t`D=l6Q)tL`c5MD3KlwV(L?`LDWWEc+xCewr3}EHR7cnYTDw!-BM@b;R89L zWvO}Y92&SX#+^+?Rs`1ac9O2lg(xg8yJNh?faV)juBgjOVDOgk{d*l#pr_MOc);AA zjw=)6YGlw#@6Y*u>m$OxS;0u#c>cp2m4=leh4uqcD4VRx-u9>S{%bUoV-j)~Xe$la zDB)$>bK8cW7ji#Qq36BW(mTgN^p@qQ6@5NcE+;6+gL)dO_;*y#8Rv{1*$A=62n`T?waB>_1U_&~}r@5{YM4`WkY zh^H`H*NahcL>i_l9n4pu@xxwp)&&UoFg$s7#|44WPQB+&&OFok(-{RvOmi1{ub^eCe2$9ofX>d5WjE3Z1!ZwPLKN|TG*iPNA>JIAJP@<_o9Ml^9?rt!R zG>cg9K%RjS>{m`g*Pj`q5IAs3U!vpoN40QNTC!~G^qgGdvKdY0$Jx=ZlBXYDHQQ3N z;o)9DRz)}mlEKEr<_#0>d=^L~%1}ocUsyCeKw;XJi)UR`SB zSUpmiE2+T;tm2Kv1U=~2f4Hyq56=z~KBLZK2>nxa;dh0HltC>*c_x5Wl#<8}yEgl@ zXShLHl5vp7SrmMR(mRFumv8Hj#=ozshQ#GnnhMz4NvwKSYF}a*7iO$UJ-rWlYLWj^ z;y|_gEIpx21JqP~ndRO@EbpxB8Xk#RLPSXefnj@SDgLHz7lhNpC)*IPpNO<@m0Bm1 zgd|c2+2@XHdQd@QGpo3iAJ6Ja0C6msUYGP3xEKc?9Ua?%NEO@&pW6*7c3iQ?^MI=` zFPn5bc;|%%bvqbd_8*srGWw_=@zsgu3fO0f_kWmp+`%8Br4~|A$G($i-rG1P9ZFl* zLfMV!)4TQG-lq%&-oby5SYx(^*P4(Fg)kCKZ8=CP%o&6cJcL@RfhLF&S<=w}K3xeB z4nb~?JSfobX_P6bg-7>uZpq6%{_gnWQ9;_DvLmQO_+#~!x>px5O{qu zB$`lShb=fj!oxD12vOHCB|6W(onD$g8Gn|mJ=`PA3>~PDVZ_N9&h5r5RbQeh6#Ge$ zGlD2bMKexdF~CIgL?o*Kq|vWvM0V(*bN-8T8VxgYOd+{;jMY%QY2Ajn z)=%v_OZs~VVR1e3m~_6nSt$qnv-($)!2@@uX`x8cPfaNE;HHx3R#6&f8^QKl2{2wN zn$i5%AF$Bo*CI-VbM89V{qD>^!Ccp*ZyjKEiNzCto^%3RVT_K%rRIktX5NR7R0mgp zu2-fSUEh@tcLEv|hVgW^qbh3lJD%M_P1G#1tQ1w1mK$h-Nf1fNX8XYYUhH(lex=1#Xg2F`>5#P^sscQ<7Ebwn7YaUMg8z{gY8I)`dtyJDyUgt-YFLg zwdbc2oTqefJ$=U*@YhTNEE<`J$(1Q_H)VRg(R3{D4*f3U2ERlZ$I-(B!t8H z=Fxexs^B!S%9+WSiucD3-CFJefKD&(te=v`CWpATRWemWHLI>(ZHecFqJ56L=+%V{ zY9zOj`6s%WX~;x{Y}Jn00X|D31p7$uE=LV)YC)sikBSNT?bm%-zB$jOjoa?f^a0a$ zJ1VTbO;w*CGTG5$9TalPt*#Gv!rjaxpog_u=g&6(Zy(ZU4%yEn2h!((Y2DK47Dfn} zy9iUH1T-d|gK{2bQogQ_`_z1@5npS5-Um;3`nL==$0!iWwuJqaGDj$pK3NuD zhy~>QLmBHKcNA`nF+OfD*~Z;)P&BQT=8xv0E4C;`BgyL4r7nsmqnLPv<_#)>&<}6{ zR80EdY2Dun=F4{{j2N{T@U8;c@_T-=%K~AvlhO3-m#fwVa82Dxz=33=bl$^Z8VW+J zOBb$l`GXIxOo7a>L03btdV;ia`FDJjpQz019=8rbTgz32V0V8-X@~5vGUzR=cyZp; zVKhe?^VA#VOW8FTNlCeYS&-LgF#38?$`6KqXBdi1sI4MKDwLVAQ`!cleE2k46XXk~ z-rRB{q7ScHZ<$m`v{3ONwQ0&;oCe!Bqe;_Oy@%Ir@x8g0HH=o)!k2lA36HFiv@6vy z`8wTn!OQFN9R$++Xy@MQ;fFLE`>nX!P%qkRlK>&OqU7%~pR*>jOx>r`EQTqPY&HD4 z4{ia90Gdh3(0UgGte`}eA8qZjCCvkq%b7Sdg8 ztfRWV5jNlnW9*>W8cJFU_do>@aQ^Oc@|}u@0m^GuaxcF=$KDg_ciBPouq=65e;mTN zLt3jMn|ranOE>OGgyoJ-R|fisUQ9~0UR$0Z_83BFj@{0}f=prPNuvkrsNXtxAx)*W zk%uGS)YfN9lNwY}6lq@W+OZGR>q5IEWMMrr{u{J%>K51m7ir4a-+s^v0b?8(sAGS7 zwGptmFR#1={9Lr4GAVV7EUpyBlk;(WF&9Mbs1e!AlKXRGg>c%`4w)?0axD!zcdjmo zQe!5U3j51xwcm-$_x8_k1C-vHIoTY(whOxp;uvlGFPAtmmxqp;fp5`1!(W|4GJy#{ zN@X(6%5BpL!Yh-S98*7Wznr=!cN_b>kJNW^GGx)>`@3BG3v?AW&LVl^Cw2_WVQ#Oj4S78kDFm=^DdlcR)U(WV_&Qn zz^Ga%{F#iZfPYecy~LfoDLHxw?jbLMIite12(2Dyj0KrPc)wCib`k39C>Cfh(LV!k z^P6-C~WDOAxG z+m}EZ|0y?Mb$tcW$R}-2_9iLqI`XuC1o#rIwB=~I&Mg+NzX}s>ArG_|YbcwiJgB+< zv0`E&pUw&gcj`~au(tR!#QXEc86XX39eT`((KEOuXRa7ZNUZ`luL8||Yp=n5s}tXL<(;YXDkHL%fX#u#RWTJX0uI#WcDn7|EE=bk5F zPo}cd$-y`g;49vkxql-&D>7=`Ls3qSD^_%0E~*j7rHUxT=Oh=F zr)kGwvvH^~`qCG%&MRn(_W^Oa1J-_*7>yamc%15HN;*DD5 zhh_H1#2)H72qC{vZnF}MvD(-snV{*et)9@dmA97w`&c3;^6rT&g#uKvX_8_ zzjQgc81+*wuKD;)+M-V<;(X`9bf3ufp_7KXUUC@Bp@!h6y1Q9s+jY4whoR>-7med?)ZuXJi3kTlz))vl1;LDghSQuMS+H zjMSr@?P$GfYSLr~6GhR(&#k`PgBR_DgH+S}Ume3XGBrId#SQw0Kxe*&ox0KD36=5t zT0)L_Lk-|t8Wz5i+_Rd06CjX_!26t zSAxJX3ZJmJwv+3Q(C_Rm&*}D35Gb-cbFo=#tSH9^q20H$(kf^2OKPqsi)0^H11%5*>3(@dhh#JuIK^^LB;6sS92ER_4|ZAZOf`hVba8D%iP4wshf=HBfk z(QPDVG%EwFH~dAD%a%3v4bslsEIb~?;_-Wmxu}g;e97u5ScNOlHL39femgxj@k*Ro z8e^YvFnD>o6KH$aZRQ+$U4UM%?#XyZ^fDOx1QX4Qt(HlE(Ii{pWfj$`94SKAM0WM} zA)v-}1UU`(vZ$;ZUc#kUvTz*5V1U*s_&_F!oa>v+%U@UGjJ%zww%B;u#mg5!FZy_7AY@I7WK@D^VGO@Oybv>fjAadB`@;E>*92*`O;gYaeSX^kw6Vcu?4%uI zsdg&O`XF@?fVCPxlxgC4ElPd$ityWRljnyRfyuU_ECvO{dNC4Q3FLTW&6|sDr$4DU zE@N>~B#mYxUHKjMG|c)Z)eZ8yIl3YEoGlI{Fbvl{{Ncfih87F~DrCGCsJk%W9V2xy zX<9E%{wHIk=J3AN6YK2JAM~2c@Jz62Z6bd<(_y44?ajm1WVtZKiuE|;hBjwOkrg2y z1Xv976=JaFzQ%))l9EtM?tIr~oVN*%-MAKSHD!J5yt!*`)C?S6DU*p9|GDa(wdS9@))?~| z%d&s8b0Q2AavR3XVlo{LLpw4xyMrTcrOOyqo_x!$vk;l$Y63W-RZKdxOaxfB5xiA^ zeMO9`H}Gdku#KPVMbKb!b3H=%O9Yf%z!OT}oAZVm5J?HOmAe}|%)J7A&y64N0!A7e z$$Fz#o!Xx<044Y=Np-wT`ssFKg-F1`3Q#ob%kA%k6OYbL=TOSu=s{`Rbo{a2wYep! zVC5~Wd}TS*9fzmN7MggW?pv$^bS9(+PgF5~tkTWD`n;D`#@sDVVOx8Kny+X}o>{!g zJhh-d!TIJhM#myT$nZbv5OX^HhnzlheT{Xa(MJiOdl6vjphfr}uUI|h6|KQA%YxR* z{^V%v*hnR95Be4%CVie_dhAN@7p8EkDm8x#924l=N{^%?}Pv%-)g&G5wj2 z)$2)@LW}c@v~6WT=hfhj4qa$|7C(>_c%;(yii1QlU-F@@2w%7aR49byko!OpD+{)y z%8hF!$2OufeC$c9!lo;Tqy(V7Y%nYfJ=(c4@`JUH%b?ru=1>=IIcEIP9_oL0bkd6i znpj9fn+SeyMLv!ZPlT9NyDv5GY+*wBBjH+Wal7h>+~D(Xoh@s?Xv5w*TMRf5+%DUy zez8gSrJmcxu7^+}w|^UII|OObIEwH#0ZT{Av-dm)Rtj~it27U4IgSzlUJCB(Dxf`+ zp@D@hgR)i$M)O;}0|a4S^VP$!zeU_XTS1K66J;!~=GET@dNBKm4{JVNMr)2U ziD!#fDHeSOsbFG}kRuWyUjxW&XDoza2{Y7kQGMLrUIb8&P0Y2n2Gi_G@L13cmPw-9 zKHkB1{d>0F_k;?_v`9q=kN)m_i?z5h56le8cFbzFDJE*#cj8;^Hp#PFE8Jd-NjqjF zZAlAgdp)}G?Bp4{pXZNqpm=oeK-@y@hCZ=mJ>>J?>1)R0WS2P92+t`~uk%yJ1G-|i zdc|N?kRcgR)@;g@&A7XI_|f%%_lJJMPN`@Zm+-Uo9y$`OKQE)-;~Zz?Y- zsAy-QO5L6#8IA*dV}UOAHx!mTr{{O!N+F&!Vf!U(4lE&byV~;^s*AJ93ok_4{_Nru zE5;FRmnr>L4bc=_tG;Z_Th#As^zBm!9`fiBFSTAGim~*6d7<{7%Ya8K5c#(lr(PW{ zhl*;@CF9yP%14pELNTJuVh0&sGo2&M+b|2vhn7Ur1wB#6Fisn22Dx^sN-Zb4jRhjC zhiHAh6q%k9aZ(uDu8@*eCe^F_A*t4h& zkoyd()_a=?ybTR0Wvqdvsz}ta5Uqy**+i99a;0VVu!pO(0fehZ>ySXjD7yNOPh>P2 z1_U{;?v1DT-Y0LXjDoWaT@pq|z2_P7@{~#cvP@F}AtS3h|PGZq0 zF|i$opZtJwyV{DXDH5A{l@T+C^|8lu9w)?N{O6VB@{wvtI7h0b&ck3Lp}m33h^f@jljwx#sc=L{@*(L z49tP~DJ>li#tPI(?}8TE7J2HZDDrxO29x3_t3#`B>k9`A$g54E*c@^~`d+-ceVbx{ zK=eSf+YYruZN>_=E0W0*{~bOSJP~!q)aw8p#6#kr;d|LM{Wn#+PmHn;La&#|?kcf& zj#$A7-0(|+dM=|7J>PHn%3ET#8d78F!HKA}M#XHTQ=8Z&xIXZwfgcH35D61-PhgR} z_pv_ns1t@ULyv?x@wIK#tpPqdnSroc6-fqA!v09o9J^7&j(f42tm~U?L-4F~1bEA5 zm0EQO2ie=THEl*CdI-E(i^Ct3DICzTP}vnStQ81kj@=A8>m(7Lri$=mVMsYGSfaVP z+!P`o_G=rHo4p!OGloJdU%d`vTD-Gt=qC=kUhNm~({mKkhPI*&)>!1~xO@#}w$Y+A zd&bkPss|&ox8SnSu7A-EIq9n7AndfylF1iT=0GK~`S3kE;AnYg;wDxmVLu%BR;DVU zYP~2$Pds2|-_x&X2(#MIVZudCd#Z7ko3RY|Cf-=mc;@LU{wk|N6s--saUg#H zOk_BihA`7#cM3c=)V$_ct1s&dtP$agiX;|^K@dovwdT1QujoArp-D9JJX^qbb3d6o z;|Q;>m_-DurCExBbyJWpFxU`-9Sgilt1gefE{c+Se1G=a22OmRDc>ES;Bud9yA=`l zu2Igw{*K3GS#^fsjy9Vp`MheZHJk<3+K&C)@ZoMT)@vX%cz0k zr0mqZozA-YlnBs^-QoDaZ)CAe_tqtE zt;Y4{qN&vkCz-yxgWTevvW3!1{p_(V2KNJREg6ag!N+mMM$OBaPnL$;IFm>&yhnlP zpUW>JrIkY?p{j_D@tDN*H)pzSTrf)$nezsGhKkTM9d2Z+2eSBum_TNdnbqR(*6U4B z|+Tr%|y~2-h_|wH4DWhu!V2TfsF8+Dno`nHzk#bN=1ds?A zY%o2sw%h2gAN1>9O2!GA)vWl9PV!36%D@d%=u7!;(5moF<5EWdJjQPMrR>9JP>a9q zxW-epv(9%4OxLdVFQ98je&~4vgl+}VSA{PdRX}>H?=y;*>Zpb^;F{jW=da%q?=^JI zboL6)bz{Gao4UWMol5dTjvS5ej?I)!(J#mgU3zQI{N)3ubcP#}*5T2+s0v$esANrU zzMGiQ*78=0WUAl0b-jCiMQ?F5>TM}Ag5yZBFX~uU$p=WT1sc13k#%xoCn>Cj()dQ{ z5y&71XxpTM!UKGYxe!Ncxz=|_PsAcRn=#9PguH?9)Vp)s_7I~N674a2TI&7qx*mLo zp&Z+RqZgx{Hmkmu@Wg)$e&qR(!(|YQIV2)y4#sp}es=hmL}e9GhP8-KaJ%8n`g4h| z|HEJJNni%}r-gZO1eK{sD-LYa0XkijL3CoAt6?$Ti3seI6s}Hx=?rm#911^Zi!WsS ziR+*AnPEpCw<-)k6qwms9}>C^gdLJ%SSn9vhs>C1`|)+SsUb#Xy^xkHtuuc5t$T}h zQe}C;nUZ;$Zqydeh57!^ypTPq=P5q4|e)}2TUXa$hkfiwMWocRT zFHPok`$XsNK(QbRqNuAzkBB8q6P|u_Vudp#lm8Dfl_HA9K%6`s2!!gK>>7WbQnlMk zxF5!oB@uceHaIPp2eq#P{%xbiJ#Of+Co!-xOJ8y=sq{Bn1QN$t1%PW`Zjr3)c71J2m#%K8_8Kq z8YvpI6QVaN!O-3r8%*F_zB`orE{^#LF8#wmcdRQorda$;eN+tQ*|?C`KlHTDgmE~p z4@;;7exai>UST_IP-F(t*$5urGuOWmHB3*wfO-uIWXJV|u7Lr}tVQY_Kv*`kpHnsk znU&i7XqcS8ZAfIR_{}39a}P#AF;=n4sX3VE zlSsHwXoyK~+peB* z?1i2hW2?|>s%=xg;CK|%+URi8$kT<7*&^m76-Ux_&tLeHgM1((YrY%!t{CKS zqON^4`7xz&cjk?~EdE>SBg97wkj1Bwf-evFHOufoksmeB3#x~a-tH*{8dsPw(Eeb~; zqtPu*HeV2F28Wcj1MrF^bIXQ=L~pVl;N2_#M*Wvn>H}nxAPH@F&*A!v@wdVcJ3BS5 z*F?ue!mtBrchq&B45I)@aq;n9mN}&t zoxxy;LBnZXYdU?z&7Q=i6mgon+O7UqRdf#)Bw(+~?WX zL1nLh<%0oXWltCUZB*>ZQ1oI-A;Bl%{y{i;l3p!1k=mFvB=f-(%~HERgBcoJpa;0` zm0-?&Ng%Ae+JACPvi~1<>;Kp#+5UsMmG!?0|5tyck%*Z0g^Q~7cHrp~N z@CEO?m$E*^*&qr0f9l}Bjl2Lh*8gdN`9HPrUzPuB3;RQMj}t3TW>KxrmON>h&|rAq zvdF6USoO>w(>%hOfu1CH%1K?-l%V2-aTx?VJXHE9jy`COBzL--9m zIVmZ;YkRWao>#zeQoNqG^1+H}(l{M?fvoiztk4YS>gr&wjvLjylHuvHIX=AwDX^_FBs!;DkuIsy4#Q2AtH8(#04?|>Q`Typ{4q##bKT~A;zo+=mcMD))W%?iA z?f-l7e;umEAn0T4G4oc`Vu_>GcSYxXRshu5T|j_2^KX>fUuBav5!$v@4zh`5m7q5D zTB?HH@4(MS8MB~3LZCZ?!0OglvepJ1tS86vW9emG7#FQKdWKa~E21AXSn?&)#yD#^ zAQ-EWyYiKy3mucv-;GAs`K(kipHzYrt`54d=kRkU7oyJv~f0E z-`~GeePH+^d!*e>y4)A2gkI3ng^B*UwW*;HZe5dQ4A2(zxQ##hwN>zdh6-wJ*`ZN% z1g7h|U_V?EB<=68NBS|qGoOOC#c{U&f)2(1uG7}8uE+(QIx94q%?m*Ew{=6#LG$P9 zZYpHZ?i-Hiy>=nZU@;%-A^MqOVjVtE1AlI!ZsQ&JzIZ|h1YUpl;SM$lXYv!!;r1Qb zdFC1dK2)@|`4q3_t^;qNE($w}5BpkLN3-`!Y7W#W3VG5ClfQBPml()L4cj$GI z;elSmo%G>^7FHgjFl~mg5>egSHRG2P2#jPXYF?fM7y-yY+hYCz0EJjP5m!Zq)8(!e z_dM6S1HMyv=buRX0z8^&!6}{+Ml;^jr$c^0O%okPHDTk5aemrM>f4IeSoW#=0jSK> zn00dHHkm?&*i*_q9=ry-G6f~2#$EN4#Tmq&8MX=HCaUe zjY1oEj;Cl2j1P%W|E3XALf@@{g0)tK@nLCYM{vJJ_EcrtNL_24zn1{3Njw4Va4il* zrX@?^e6R1sskfIw7*D7CYq(R7dmvC&Y6Fq?3n!%PxYp$N{OK&y$5dCGkF0XqB6_h8 zy|TC*xB4v;ZV$Ce_)yZm2_B)4<#GGJViCbEx(86bPW7>QOi0%bACE(M8f72FI~u17 zF0+iKeG-w!3-^UQeWw;J*N%mzz9HT!1H$sA3qYUOHara)n}7knz@iwlHrh z`d8b6Np>D~5cJoV4mKj{z>(=hH-!bb#0FMqhZsA!B|DTREk{schRAK?{6yR{11F<_pU6r3 zYX7v3Q*&C@yMa(04Y@xETBK)GpV>W-Nw>zTGuQBIbgI|rY$>nKYXe@or20Ilk7ZIG z{~m_%uQ~ZZ!C#7xP9~PD?G8MFSihQ=Rqo?-7Wn6b-C%5X^HcuCH&Gv5^H*_RE>Wla z#wdUQV8{jweDY*4fDEW+MJjf?r!A5-`&$!jhX&9M4Wz1zt^s~2HE3ffPM+`Jt&}$C zLRA63?z;fI7pfts%d^2dJB96eOaz66HtP^zUkw{5gtM@@f*b^%D`<_h(`Yb?M3~nE zVR(@!YLT5}DdfoCOUiBL#g-5jIusXbTnS_uH#23(xdBX1lM{_A*Jf z)}C|wsvP0xP^Ds9f%x>+AXeq&tqCV+dIa(~8et_vIiX60)MiqOQBRND zva&k&vQ!U0U$i9?i;u1wM32hBw_+~d-zm`X`S*<0CqflLa7t+D00IUnmy2kBw<+bk zpEnSly0g-*&k1fnMdc_<8CQ<)Z%cAZIOnj@PA&Muc`fXQ$xca!d<(y z7y$s%sPWeNNyK?Aj2D339NrgFTE|XMcYn}D`R17tH7)Ks|S5}2u zN(E8D5?7CBN0Eg?E7t$FeJv@eSnJjyzDwV`b^ZlYnlS3P4z|DFSr67xe!R`(C9ES~ zl`mG(DvPKDc}^k<4viTm7e}JEDk5KIh}Cv=r31jDPwFZsZR4GcKS*VyyQHEXLTd>K zbj|Dn{(0*D4>JHVPF2c!$8V^Y>+eg#_$}W!tw(N}eZ4$G!voG&!WUe0_dU!4lj8#Q zP>3eI1+7Hm5azIH@4Uf}R2Lb%!&XPsM(D4Fo+{r?hNl-5pAim4^(t_n5?~`=E|uu+ zJ)QYOdBaMY4sVxJ)mNnrP7RnvR`+=y%LeF4)%iy6RIl^6$(J57mIO8$6TR6M8#K_B zuJ<68N)&LYSqnMZSiJJ{a^#QEhm#0-Cpl8wXi=Dsn`K$7c1Ni`&ySS!X=p{T`Ew8S)^q8GDQe@cWKL4lh#eOO5tFy*K++c7kvU7ph z{wK5Bo&`qzRm;3-GjnJDa?nTxi8~DYm04Lgn9_Q_2HK9$)2#&5NQfSj_V9;D{$jnq zk+saX1#x}Nw!HgRXlr~@;)qi!Y9efsJ%=1gQr~JrPf+w=a_3!k<&Ph&I)~by=OJeL$|IYoiQK-0d z(wp%ezWdVT3$hhH2IiRyZog|0X_OplYkvp$$n;6M@bL%dY5qpbJQpLRPbXc?m-dP& z&|zN?5D_+eKKVQR5%{yn)w#Cl3BP;l_ZSHklHQ+&nAw6FJZn=CFv6|IL>5Q|BJu(d zdohPKU=7Jnvi`}&Uyjy~T5Jt!a7Q@ZumX+n+uFi&-OVv9B^Kq3LUiPraf=;=Q`G|) zKwz(vycX7yafoj8a%;Sw`2>=9dJ*x6fYI@W{MIO<5a-%yEF&<6v?Fvo%Ug2S1n}~NRUF`A_ zp^^e^k^pWBwswB&0cf9?LWejfwqt6aGO_eFT#XfoSaI+e$Ma-qbw-TNe0D-M>MQF! zP%dyK>3|DNEO9-xnj5R*wXZXkMWq=`EG{x2lpq{1CU*svYY9VL@ti zO=$KYw zpvdyxQx?9F68J^oq&_U?4$iJR zDwt)HY<+BrBhUhl+!=n6ebr&~;LxzuUt1%%hv?Qa z_{oxhB`zD1{I#rBi8D`Z*tQ$L9-nbj_O7V>Atyv*5Y^2(Psf};+Fj&j7aMaCZ zX82*WxjJMQ)AvEgUOu^p9=ckn&X-uU>MJdblR^s2Ft)wAji;I0 z_CzT%Vfhrl3*q~hK=HW!(WKGX#xdaqF&CyVoo4J=c3A6b1=QOz`>n+|7V%osT*2^( zl|H29e8rllQpe^Wu=s>1_l7xbax}gSwb#Za_%5;?Up`8ti)mTcSkees#W~{~;05Zz ziQEW<%FLtAypy;H_0WXl!yH<-w2ytT{@ANPuF5Mh(feiG{_+porI+C38AuIR~3VL0)8@SU-9v#w)B- z;EG*6q38;*IrAz{be=hy1SK!dg<8TcLgs?`JmW%;9^}%Yy*!m0{2{Y$^7J+1b~Em) z%kC?we717hu2lCmB7Vj14%jWYI{Op3;T{&4i^*I>>!!}gEKL;>-wFQ}_XXfY7|;rD zt~G95%A>`!kQKP0XRwUpxt_A%WctAjJ3FK>{LfLr7GDP)z0~JFH*`GL6XDHpl&S9a zqNMS@o1E%%o`+AzC(q_c3+UUgH2|fviIYCoYSurrNca|Af02F^IF1;EC`cNyFq_*g zfq-AGfs<2Ea&~tKb%Bc-IRpghYBUm8J#Pv4*neCXM-E7zqb1b4F9DHH&4=q^k*j7~fYp$?$kYtg?T% z@L!;#1F#rFRyjKSj2fsYz3KRa^2kyeC+N8x^`z!~?jah#edWS)vDz23HT|}GBlCvf z+}gNC*A-o7iimAEvkNRrs~FE^XW|z98~$QpLaSIT;+R?aE7KvQ4&BvfE!l7i^{Fow83eUsK$2qIB9&$F2cLD9;OIbs?y5) zM>JO}(A7j*IF=ir3tD_W~9*)#3`S_2jxK8d-Lv`U)Pv@?2 z-($K&Xe0(aDnT~Eni_i&o*q=Qs0U1jM0@pebP&56Q9B-Ay{F>xR4(A=RCM5g`JJ2c1V%=;FGB6SMZ`ooJ5Z<(Rtj3v{#M#h_s%nTG ztYx-q=+ZUBT^zKp-6Rr`IQ(zOGnq5@F-D{A5mW1$9&no&%97bsdL8Q#oIKY|uH~Uf z#-j?}4v)xg;E=-=@hsbcof$Pj_I56Nnb;Hca7{4`P@2^$Tr0y)-PRU$2h4_@Z;7xO zWjX;7(-9SoLqlov)S~iZ2>s(Qj(6=C_rmmj-@a+>f<$6V`q9H!T^_=l@!!%b&on`e zN@B^83B3-iXaR1mcppbycZ$|YSriC`QW>4veAW2W9jl2H2;*c!4tMut0gBqyhzlq% zd}kDJe=Ir*xV8*nM``ntP4#kNsZ5l8Q6qAU_LT9SlUFptybvM>w96AgWa~N1uw=;{ za-k*69<+|>oL=v%0#648m(%Q&MM+j&VyHhz1T-sKuRs`0=EBoJ2XaH;!2DmEyQz)9 zH2J_KLb{3mXu|^&UV0Hf$t5BY3l6r0^;;QBus15IfeJ)5BoyGcijzq%b~-~Q60hoP zLh9T?*rQmb{zWh;IVVDTkXnlKqE}{_Ae>~7YobQ~N!ZX7=WI|C1}@7iFjhLe9_^pLXEeK`CXtciNr0@wzhIB^W-|*UKz52mIwJ zhyt>(30ujoIX2V#^^B>;gOZJ(eYaW6d3p}-pTQ4yx!-5?7mV2FQquBMCyfYwMSrzA zLoc`EoLe}01haO*w#6~RfC!$L`w7Lu(a1hYT-YF~M|sUIFFJxVb4i0=?%3b^eS8#W zNGkPNGqhjaXKD2R*38@bUyNHho6nOj@46tT+I4QAf(nC!nQ85!2fqX6CC(o%6=2BY zB2402_s9tqd$%!l?as+k7|cCP&^7asWu>gwz09tTy-aPkid+8w7FkNSj%s!k8Ra*d50%s$@-qz9I$hzv@8{R`@#{CJAOSlOX2(Iqwuo`>x zO8?MV)E)Suio~7Wye%K}AfZ3Y_@8DFh;Yz_7C{*MS{3Mp*E+dMA@UZc(p%6jaFFfnw zh1^yLe=vG;4uuj;O-1o{6n^2Q@r-m?%3xWi|%I5Fy18v@BLn`)F1 zNnAbn7+SBkFEC$RQ-iSt`&S55+SlYptin>Qd=m&I&jXL1bub<3)HXPSCC~HJLqfEN z$j!+nim@fog3eWt79pw_I^FLD$g; zd9sAzU3v9BA!_m<#3|F1U@rTZQ-X;RMkW*pOKlVQ(zww1KSifP4IFq54gV&?(h;@? z=OuH_PbZm?E@s{c=6#SCr^euzs?d@PtPEPF!vngf`JVdqj*LmnN?=~dIVag!16t9I zdO}%L{vMp6qG1U{H|B*n3Saokm)gxNJn|l&m|SGCL@XWMe|mKlxK>`{GP9PsuxnKs zH}1YLC4I?258_PvFkj9a`z8(^w(Gn$(ob#*|5pvP7z|y5Q$yma&w&i#Tqs`8EG7JRG41ij0 zRzLY|dXl+G*3!sg;;QkkHQ}cv0F18uEW9G4f)*JlIUQHz-%KxA9_!m3bER>2Ij`%fSIZ!wRB^?%?wtpCll`TxUn z*#4{XfBj+r&7*nJ60);!tmD_p)Wxs_?*;{hg1Hvm1 zg8)*U9!@=+KMv$jixZq0MWRe6cK;X8#dnYQrrpgulJiRaf%i!%)vU~unrN!;9(;Ol zZbA;|H_e|g^@{xg9x_8$Q^|Jo!wFtMf^NI;`x<$!$#Pb4Q@9QBB{PS3MsM@(Z&nSy z>q?ZrIP>|k+vs(n2jPe`(sPCgFmVOq5eh!WV}jBwcQE5ZdVJxb9%I>4YUBUmX4#qk zTk~RL`5)E{+y8yF|1>Wa77mX8(Y*fOlmF{YhrHE3e;nplw53=;pz`zK9`WlO98nrz z@vmHJ^q68HFNUY9;WX-Ydtt;TGxZ)jR;G1pC()qVJah}2i>I8o z@{IKt2F%Z7^ys#&oq}-%M`(XUUANGq^tagQtF`=DCNMg>pi3gC&+%W}8S((v$SLH? zxc7_hqoLcD_?uisTO_ERT);xs%PIo5riFqafIW=o!TdrxY*$OqSo62v1O(GyRIwSk zsDmY=F1%>GL*OL}cH9o`U{U10_5B_^6MR&IS52n;IRBd!aYorp5CK?ZG0Pz&i99*h zq0wYvn3G6)2(ZN4HXqyM8nOlw#Qm$!@K;Key(yLo{|SoNl(Dc6GuL8Ng?oU`GN2d3 znI)?5x}g6gB5K*H=J8^kr_v|Ii2x-pvV`g|z_|W03>x z@}l60Wx{P0<`Mcl=D^~juYcAZVr846oA77?4-^dT(sLFSle^Y=b~H`j46hZp9i&_C z<)5rF4&8PD_9za`u+R6OMV5*&OKngayGWidWF|`fRpzlsk+kj)FC=A zXiR~LU;MY8R9Se?<{gsBn^`c_Tzj1;@SH7-q?JppgSgU;g6YikLG?5FhfzWz4^rzC zgmEOY5@zGZXd|R?MWN*dUex94af#kFzpWER<`j+yZ5R(2e=Q2awS)tf?U;_&fSRKb zVbh;KKIux3=exwROBhAC*VhPmrD@mVregN`O4!Y+vT=O9@GiDV%3cE{wi=uE?>Pf_ zNZ#=z;=*vrw=`oe6p23jg)i-x)xu+kgrB}2UKn!5x29;pG#OnyZzi`*R(jU}o>swv z`Ai?I<@~C-uFkM29kxeaoN)mC^~uxw?G(^~T;STW+%J&l@eZ)G7|VL{nJGpzv;b#| zWF=iU-v3w}6+W%Sns52~YF#u71jhKP^%IAo!POja7-#FmzL<+dmrJD<>n@7cTln`v z%QMWb>HqQu*PI>y=@0y(=R^X`{Wh-HlM3H85p*vkw%HDoRF2Sp956BtfoXUe&Bgsi zD1S6?Fnf@BQceQKT(p)DwFj7)Q5w91Dh_*I=*n zr7shko?jg@uB~ffwl<-; z)(2H!C>j9XA!z+suAp>*W!X=WBM~}gBC;#z#&)Q8m!s6&V+4!`J7JYb_Es^-QH2Jo z6qCC(GOMT))zxGQ39b#uhxnSDAV@80V}>h`4xU5HNSzMQ=9obMc01PxpWNc|GCM=T zkZ3>{3$9Z0fYb+LD6&g&j%iFxw@ik)0`^h54`OUv4dK*75U-;)Ab5b+LF$!UkN;7_ zW0ROiv-wRIH`wD1aW5qy!c^`D5?J|`c9KrjdjtjO*y)N71A~so4;4Fw?df_d(?qIP`)k<21Tt5obXKHv6nA zHEiB$UgC@8F7FWCmf`Q#5G$4A(;&Oo?4Mu5&dj2QB-<;NjOqRH63UevplxjCfQ&lZ z%PuI6Vqa`Pb^}2RvMgW$NU$~QxpzzBnw-PtW?;0~A`=}iBF4_)1xUo!p15e-K=emwJy(+Gk84&oY31)CGX^2-Q z4(y(kw{!uNoaF&NF_-wUp&KOq*ksxs*OPnj$7~BWkQ)=W5|4@@xfi$_)y?vm$&dHx zfV+%~JomY41*Ck`;%D_znv6)`yVoNszS+OG&)JPD98kq|$lbFx zCA78?^GCXjc>JwGeJIT_>Sl2iWjx(k#FQxwDqT4qX&4D?#|9!sd0Ve|ZZ>7Bfuc z1C8w`!uK9wPH5j*X40+P6ZQ+Y<6%?muS%G^+Bp6qo*=Ey4clD;8GA!(5KSTLdwyv0 z8!xOmpxhZu=A>B@3K4r@iv|j z9_TaR*EuDKR^yOKD>PCLk)Wn{%14T*sV>L%!aT#8Z_MwZQ7T){X%i8&{xW=-Up&U) zZia6d-OM3b9A5tRP~4~C+STAvne=+xjqEMicThd`ah0#V^4BX zBjGWj!72!DWai=)ww+R z3mL&87#`!TUOh8!8M>ASts`jpw#Vn+&Ck1`ZsN}gSl*&$NWn)-Bpj2dtZh*NYGNB) zn~4+G3Fh20#}Z3tn?K=bn!JK4(%BXS1V%e~=n+O6b8Kq)oh>4u(pf@0<+r|+Ir;MH zgK!gmM9~OUJ)j~wKZbvEs9lJ|*A~Pq$p8)k@V6I>kz-4Q*JUt$o^{Y^-{Rem^2lZT zDtZBAXQA)!%@K~Jy_;uysr6~dK+4e$ayi7D-bGvmFPJxFOWHGzDjLjmYpR4~%`>OT z;COIt^43w*Xb4qLx`)ErL2r9A5B!9Ag~Su{sG{}lA@`;jFTc+bo6MSz z{{?4m1?15HT|2Vo?dCHO_O`WK!L<{;YyCvC1{S6)RykKFou?Ev#j0lMwVZBDnRyE2od zZ1lh@w(gR@(DCvEmI4xT`rhsz1N|G^QLeCp-2aB1cmgnWK1`H9wd4j z|MH~sxHY*KEfJoz-OuZbmND$qs-Ecc{X66#=Sa8l1%FE(-{N>b!3JtzOFYOB2BYdy z;_0Y*4p`wjQl!>E+?Y$CWS9BMPGRIeCo{Kjg$tXVWx~E2{fnKaCG-!LMX6y{CJ3YS zFZn!kp%4=8E~tqqmomOkiV^0!DB6PtYWL0v#qmj*Vb7pzfM3_E@1wBI=bBH%(xdw+ zuHu`ge*B@nlIxeHFP7^QEIH!s(l)a37`5#`GcMP7d<*Ez7x=$0p&tE;wN7M|;4pdv zPkXd~yo_$n54S~6K5f|vTCqD2ra$&*H=FMyL&aLfGHcysbBk*G=z8(r$5L}16Zd;3 z0L{r{X82pa>GIgT1ea<9s8R9J`T{NHziU`k);TbXa3#lYsw`Kf?Qjv(m1RIJLRxG^ zbo3nh0o!Q9hRipBIQdeqTzRd~VTJLyWJL3exia(g_KGJ$SOD^fMmG61JO7!N5s_BS z#4rE2aiYxz2&a`ui%i~%=n~}=?9^!qp`GyG(q=Mm#e64!Qr2{~#C=7W30>J~OU52Y zdEmNLk|7cQv}?rG6oghYd+Te(QepDgqd|+(^w#W_PzrNvPxwa2kj-JhKza3vKIxU{ zoqQ1l;SqBt&ZX{iepCLYf>P@Qgg&AO#at7V74_ReZFki(a|^f}1oGvQj=|te%41$G zbTM-OR;oBFmN$Hz1u%!G93O)JR@-DG($TwSdf1{#0inu+5^Z&D7+?XnPrk6#wE6TY zGLkpd?qiyW9x8&u>&G|+P zl_*wxpHK?+`RIfC`eAC~v`LEC63}Ed^xf;tSj{e#he7@VJZUIU$=2(;J+M3NtC+Mq z4K&KhBq9|AUpfj6la^Jx0Xy-o)6AFq!i?m(kY8kT<71L#+i71hl$fc)?Qlw z!Ewxn5h?81ICNlcc$=(&Dnyd6$f&j*IWUx;lWqfRU_Owbn~f`F3!!N9FK_(2i5tY^ zv#m^?U4(0!?HtQcqD?&e4-hn$!%<4-l>PM8v>n8v@ZSb!xEwi7p$AsIuLji=0UI)d z9f^i1gqu#5!HQP_!V<3X`+^%O-ChZ!M(t-+e-1keoJZpi=xCfN66-e7yjP!XRMv?| zJO|fZ#fm^*@CZ)`XDlnN4TZCHMl6YK7`5pFkml_5Cy4F^O#C&{s`l=?n(^*#Bha49 zTbJ(q=rFzBmQz?P&050MtbXUkU8Zi*VS%$`jB_+B2k?@?Xl*IAFNaEEes!g>;aAcx zr7VwMhHC*>@jSMatFkyR51Q<&>GW&zB~jD4$etdx1kFH0OaH_Uw(wHMwpy%7@|v%@ z=rb={`7@T99|srgA!;snZM>~g?TKdu(KgwE^PJc)4sf{e>~MBipm24RnMp1>o^JP$n9RbDoyYkA%TF}k ztsBv5Mlg-5LB&c$J5*mgw4eR4%c4^r+`?tX`B0K;q^FS&V^q>`b$|Hi(=c9{QZv)E zJGQwQxZlYizwOf*ISYs0#6XA+6jYl&Bh>N8K^j()Zh7N-szX4P1;=KV+>7WAiqeyu zl|&1?JvX_ObHdEq1C@yuOI(AM?!FSLo|Xn7OCVkAa5~ac=b7`C)4ejSv{W%IgplJ4AfHV^+`8)P6{^lB)<*-;!I9Z8tKp(~c0<*y~brNQmRcH9bT4+hU^>^47; zud+?MSqOjwF!Y$jyV#1n4%jywok)}wE%x6xf)XKv>tZYvXg z5G~F3hmkrCHlDp~elaio6vE&)c)318mqtpPt^e`=887^vi%s-AFf$@W^%zdaBt#yu zh3gA4{DI$euMQ;zWD>`W&8vYV0Mw)Ps6%^^CygNf?o`Fh)bg$4Yi2RzOjn`3w#O+^ z=$|f%0tmc+7DVa>GfyTlLGM}U>pBB64K|T(QJ<8v>&3lo<~s(`Y;vV z1Lw_iA!HDoKBiZ%oXA8-^*UT9nzej+mJ2oTTy(WVNujHzDM_z_zUK@yPDy(?*wc%M z0l0#lDd!|KL^Btb6n`i_e62hY%SEH?5z;lm`BtT=ETv);KRL4_DJfamt1!<@W4lG*1Pq44KBl2w!r+s6h~tdvIKP7>n2q7_p8&R zs65$;z%Hi+XR&4f9DF6q2I`Y_C(h((>7I1gExJQD<;%fQrJg5L+MqcsgKnEhCF#|QUoU8=F z;admX-PM5G7^O1JAEw%J_iPgzz zC_UGszR&gBFko18Rog%e#lo;viM}%)`agXFK0VxNC}IfODD9q5NHGyO_0R}Cssk(< zV*hP5dDYHY6SgY{)S?EF8>RNk|KOagtXPJ>)z+TXz*Pve!_dZa73H(IAq&K(XkM~H znf&zBPg|cWb82}49z!f0J(fK`>;_z6Dr4d1zt=rm(lwMf$(0mvO)ln}P3ac}YIp1G z#wZaWQfn^_g@O%wvR1lqSKRM1qt_w81q6%IHYXC6=Z&(pN?iZ(bLVJ`au2xB(RJMk zT%ODohbFgt=qn6HG;z~bVC^OyAw)J?F~OfhzI`nCe7}Bnir z*jZ;DCZ)hi8^4(B+25+N$0m(C1j-V06denNcTgVQMhZzp?Ah;kvYlub z6<(sopf$zlks--=C}-N{$huoDTcT)1jhT#4L^U+qP}nwr$%s&$eyb zwr%sCe)w}c=}!8wl2uvBs!Bc7oZ}mGRT3{?tgCxnbW49!{9)DzglS=0S00;NPO-iL zz1LDGLP^-XgZ+oUQQozWC zOTDW3jP_C_+SWkgGSLHc^_Kv zJ)MVKb-4rtKjR6f zrAwc@l)|yM6C+afV!@!bLLoQ%+TvsNy|4}D+savIiVp7zEat-MKJP)3qnr{Boi;;MNMY`oosPPru>T~Pl^i!{Pm_qK z4#9@Q=y9H^#y~2 zByfcgaA{~RaLb<+f&qhpGprkuB^y%YbSMtb9J6<#tJ7Hv1x%1&Fq^Nn9i?(SS7V2o zkH{t*aZ_a`D_$S_*sqqingDqgGB}9M>GS3z2k(#)Uj1#$6TVF`$a)}*y#J`LCd^?- z^^+Kg8yHOP6XD%(X_NL1T|^u5{5SB@)W1C87d2zD+41Y1eY`0E=#?VzrO@i48Yl{h z^_oD!C9E#h_dv-8?@N;~GpF8lE|TCrGC@;cqPUS$L5J1wr$hAX@1_z$JmM+(t?)ie z^FtFAUR1*OmlRsT)tFHM7e(sLX(AP<^Mr*B=G@U~XzaZ+HpE|PJ_bEs#s?9vdSWX-q^w!`O0Ee2GoLTkvloxCIQX<(vWZoFzT~McBY2~f~4v63z8Dx(x3fr zQO|$yrvDc7u>McD37?VmzZU+V$1z4-ra*Z<^#{}mqn z$A!W2A6)LgM|Z6MwetVmHjBuYo5f?*O6^QiOB3=!ki(J?mYIN3M^p_O6-lCnHe^E( z-UMg$30?rq`p*t?2MZGRL4R&8SQ*(n=6C;%+k3+7X_0A-b~Yl+hwbZ!#57Z*?bP7J8d#$ ze*4ZgNJz0<|9LRGze?rtV%7vQ9%*2MJ>XhNXQ?w91R|aA0Tv~W3Wls>MZdjM^3RGT z1+dp4Ela{_`#8JBZv-HH(wK_By;=dsik&dd5YOi=lmF|v|3^2%%*e*{|7kYX|9SEZ z_#6xz^sN6a+54|s|IY_e;+flf9ha;h<4xg)ux2b9Op_Aq8#l5-3s;5EWtw)x!|EE+ zHJ%$1x;xlYr-g;h!J_ao%o@G37Xn%1#lKvjVm4^rjan4;dmv$`rm4q<<0|T}OMf95 zY$B@;`zV`eo#W~mnlt^`AaWOB;`u*jzwiNEWwky2ZyQ7k|Ji2AP=aWtF zp~04p7@-kx_pOn0+hX$&{KrTpRqG}GDT!f_t%%^=^P^U$+U;U3yx{ymvXqCI93we~J^=&vc}ZYl`HcQ8S1~#fqL5 zIZ=J7Fdu6$4fAPgg51#P`QCMcHKjo5mqWtNCduthaBI)mM&`InkVpzD#w*EZcFA2$ny{o$5|?CSE9m}eJsg4V}p|*fP4vNtTeufRqS1= zzLCn8;FDI7mzzI6pPxY%3^#hO^EI1w_2s(o$XtEy}vH?5qTNr1_hAX5@K^EED5*DzWyL927F$;1C1i%`O%M z8*UNa=HUDBAZf|&<+uT&V^c-h#exeIgaobw%k<(o?*bkDlOHGC&~8oHv*6)UA{6jS z=L~jAqj*xaD>HRFp08X5A<{!HePD=}2K@x^xSYbWk_R5{m(rYm0B6Dl z)P~&JvC-)YP4ga}lsiosjdZJo{jKg-Pf1cc47l7!T(3wCuC#i|ESx?zC}P-&YR0wy z#)v=xtXl;f?6TrsyYQ;Y+|&r`*K#S`!yfw?66$kRn)z{b$Il95+>3)tbT0+b!fuh1 z5l9Zi-2&n?K1(Kv9z0xQd)8Kp0Cc2g&7XD$;Yg>u;P7_y zfCW38Ht-kLlKX`9N0dXquHdb z6C8DAwnaeb4{*%p2YHO4$64Q6h7xftrIeV=ubXyua4(6HDKtaj@FjQ2*Z5tPKJ@CS!$URtqgq`E z1z~L@GZ}Hbn5?)@`7rm>2`I-{&J>Ve%7`Pdh7lIx?tUfc&!^h3cPs+ za|E4YQT(*P{(+}RD7(~%79F*38>Y$)Gor%nr*%K*PrM9so`)tW|H}mE<$BhLED_ZpeB?)AZxcK>Mkf ziT*apKos09F)DM5D^oOr3HlCW5{0gm;<$~j&8o{si@t+S+)3>~b(Zia43A;8DBGfh z9fxPo!tw@c#(ve9+gblIw7;n*M}J47;_i3>dgqw-FLxgRY#_4-a8BNHEI_gBMMKbt z8bDk%rz4l|Bs%P5g|meR1PBwAA_`NfyrbiFP5=@En-J6pG}=hR5qWFu3BF1M!b#YS0eo8h@fgp! zNW)R;CF*bbVK}MnypBnV=JCSyQ9h2foIRDK_ouc&UnGwRfVZ<5Oa#5{>cdfFW-PSEb z0AY}#>>=FiyG&~io|i(T-}i=Sz5x#F-&!V2c~F3`sVA7f?d znEQI?o6kQsak$wYmhPN?`R9<{F|${Pn3eK}HdD8_;U!P~=G_n7pSsqD$rF*5hGR&1 z&kj_@IXmLrBw1c!ZOd9q_>O{!*aI39h@DXwq`5Azy-;x3ISI)@EGZvCckQ^sXjX920ZXBpM zdqgS803FXvib8X5yM=O+WN?7Dj+6#c^WGo~Zv~5}Zgl?}-JAU~*?5~F3xqPSb(Aro z(0>EnAFKGFKY{tpFqHCh^SA1NX7K?kt@FrT%=HrvkXliLj1W-5e-e*m%cNXQZwwom zCMhQK_#1AhU%ySzU0_W5sd@20Drb&3ke#bvQZub_OKqo$&5#Y`xA8}qX|cDw zwEtX>xn;~mT(u_5@bORL?3GCP+~3QLiYjrmwHt^PXpUsHCtbXegAuuU+++8ICzO5l z62%mHaZR+XeK}$kAeK@W=)mIAzhy^vVOy5!D&ddfzFFEYE>#b4Hk+nQJZoM|NvO5C z{yq$asvwc>M)R$qjUCthuixv9wu#(Dq{ui-tSfK72qH9i#*pPu?G+52y!}7pWx}=? zxzF`=tVbX5{^eNVP7t8;CF-kh!kXq(N%gkpV!F~0{tD{sDhuQum*K|xw9FMunw;k{ zS*kwNxl|INO87tXDHUUR3J9PuAL3&`g}aO;C5YH$F0mv>SU>f;)@x$H9$g^T-)Vl~ zuRW~58BXr_JsONrTtF53XNgI~rAKkBKFt@M!6x7H$wiSLdF#j|4LXUhSoqtMgF~0@8Z>HEFCk8r<73OvZre` z0nqQA^7iK|VZNb)+aMB2+*hEXsth4yl#w`Fkc$@;bZ|iHVX-x(w&io0{zM}!S)jE| zc&9s&l)qJTVTbjWQ`~g{wrch`m^Kn>D+vvy0x?L@Oq@Cu6wlcei#hf&@|g6AOb(DZ zyBZC=1eIq&S>^r?W_uk_a*n(xhekQ24n1{Wr}U~&vA^ZcS5&@Erj1Qq8ElRPAA$TU z4eM?bT6;)))JV+a)O9_bbSjo|k`(_cCzhhV-`W%!N3!oq73yMw_`1xWSNnlvWUN-O zNn(&D{BoaWAuLk!nFMGDoNIr&Pb z5!Qs$TFL|G@RVXh!?_dH(AJkbK#B%-;LFGOH<0scG3q-nMn9*7b4OOFJ)8TGVU;DT zW5I)`P!T8@Xj1^=S(CKT-~qXCMdGu774Xh=z}S;pjX8xm1qCE@E$-Y*st$Q}6NB7H2a>vnn?$aHLUmrXyz zx)PqMT&>S03I=hN7g4ORG8h~~7<$DhCX)EsO4C|fU$YEA3i?b(S(4AFR?$mMy>r+u zps_N%l~n|@s(*So2|0X1f$I!?Q2+8ZMops|$D{Z_{h>bM>o=S31z1uU5GB~ByeJof zLd-QDyVaVSnaUW@VNN1XyTX6CR~b=&Logki$=Qh~u0Mz5%yBJ+bx&$9>Ya(qx{TEl zs<)W)v{osBxgtSN7GS}EX4bFNd#5i)WN*+WkfFE+5z?mqk2WFkEfS;u+8KcehD)$sdg^;l*p~c zy7NK2Er9o-sdnB;Y_P`<>^S591@vS=?tXcADA|* zAol}^9UANUEagOPY(ZC|AbTmtTX&cztm6#uQq;<;Eby1_%^06@a(l3Ta+AE;ig$nf z#WKhvQhF?O7;q&jY3G%e@3tm)i_%Q7RF%%oWvk$xm`U5|FzXO*F+c)5tpx3Y%5O)-GF{gY|+IWUsjNWnGd zol96|nbZ9;F(cfL4czi|{$Ctc5LvmMO=n6Q-t@jf@R0DUt|;^>_%H#NTK`L0?8Jk- z9?bEDBIpz#bD_f_D8Jp)h)D9&PH1Fwk`L!2hW>h{*r@Ol{mT@uX3=k^*K4%6^4&I4aQD+IxhY%)u% zPE3*iz-mc|sa*=B>wA@UOtx~5gH0$%=%1IgZ<{t5#9hCLO&PB;VAb4Ak0iA&7;NM5 zzdlhO5KZtKM`L=J!Z*jS;XxLzPJM?@kbDA?d49i&0KII21E@C#Ypx*D99y)%rSg7- zl)>n&3gUhr3GrWJkp3&J!JdG;?9N4OJ(62NM8b*)XR`*Hb8j#SGdiV8e9ARrj!beE zmPBs$gX6@__&QQOS7Z-8QbZ{+XihK!)zr>*Newm40#_hKDk$`6jKeV3d^OBuwf$5J zJtNkuJqP901(0n&@478xl zQJ;{3o-dO)0PV0~l%qFXE%lYbaM4ya_65Fg3Jx?mEWXR{ZaD3V}~6cSBts zet+h=JQ6XfoK)vZyJR~tVa2{rn&QBXPXaUer3TsxgwJBHxi%E3POAvAi>`@(V{JH9 zY?1h&ypz`r-WH9ard1sHB?esG(<*2oW+5p)fy299vNnPQEu;`h@spJ*gj7jf|4ItK zVo`&Wr>Kx@KIFW^4ir7R9ls|TRTl9pEfdn-UL=l{10?t$xZ5-UVYIsnJ4+8Gi+~2D zQ%$Cqe21L0+dq>y@o*I{ccNTOP;;4>QXyU(w{j*R`t-2nU^ocJ(k#?TGwA79Abv?c zMmoUCB7^MO#+Q+{K`G7SHT(i7=`1ZVVQ4BHn!37)v%SGMfs4QrurRVR&CL0IXY8lS z5I8n#BfU@W6(l%#zy4{jYBb(;`WaV(DtI1!;(Wz_Do-8Uw)KtAj>JZyc%=;qRlCJ{ z_V0OYxY6ub=;fPTa-d?o+zPGmkeDWM!h~fQAPlxNHOq9bfR3u)ljK2^)Ne{ZRrCdC z1SDi&=ve7z3zvbmv7mNWv(eNmR;dFEmwP&rt48j=~eX9`c- zMI<9u8KTTQT==e51?8NYqONe4orTns>&LP1kEzL3_baV^JhVaw^6pCUYeemJOWe3vf zx1DIQ5+4jOa+8j{b8E0kh-~+Lsv-04>MU&(nv7MJK7#I{iR5U!T3j2CtNrZUuoijE z#3H0Dty5!t91ly`>g$Jleb`!t3)j);~tujR>G2vo>oX{FJ9 zTMfOkNiX_x`22wUH^;Wg`l!#v7_fRi?z=?>O(Yl{&_{s9L(`)%J6X-sC-rZNuTh`r zG#9QpC4d22O<#^qOFwueIQhQtgC}bN!D>2&tLBZX+EjuES#b;e;`pgzYqUvW6sh$! z2px!@g{+v!N#Hz`A^b$)6Y2Q2Zp4y_@uc)Ca!GRXh0&krZ3Ldx=d^I~LL?+tC-F(l z18;eODXB)>&;-Fa1^J|p=Gc&M;=IcBHwugBvpRr_JXA<_a_{uPE4}uf7^o8pB*Kk*`v*qb%ECu*KjZyi>^!v6 zp)-M_MEKEhzG*q6ljwN#$=?+>hx9nWM?cq{Ciogc3^w~x07V{T-@w1s4J;BvgQsPd zKHpx)sKoPP{JiT6Rzi=bbhocRamIIPLc%yWXekfs^7ElV`xC1kYbTbVCL6k8AMj8cnNgFs1CWyU=BrHb^t3};X;UCpZTwMK{^(#wyW|yPzJxcK z4P7}-mnE{rZ=N4wi~8p(Mysk;t*Ub=;WmOHB{vKpwKPc>CgT&cQ1x!iHYOejUM#7x zJ;TVKuPB1RsDk>p_ti;E6>f+hex6D8OPOY0wR@BsdE=2#s2mSpy0gJE@R87L)sO9o zHQQd}lNLqD%fyX$A~2uLA1yW;O!1I`#FY*DylOYz<0k0a^tRLWo^cG?ZEQr%^Z9}i z&s4tFAH z7wrcCz5$2FHUIi^YxSWkl1hhjIx;(WzEV#w=qB!X%G+ja25&c)nc~Y@9Id$@P8BYh z@SpfWxNl3&<$R;ORs=6AV3TO7eCW1SIq;E>q%`?Ki!qV6vf$&+}9 zs#|E!d;2NcKflejo!6!VHTar{Df&8TQI8o&ha2#PVsq>N2iPLDBoV|?FzHypo49Va zB={>3QLv$)%&lp{J&w)+XG=@HH&einsNQu%3BBd5k-W1J$TMB2*`xME8z$=*O!`Qg zw%VglIGZMFbngIyVrwi(`#B0;DrhEiNJEUK+g58bPQ}nX^fjy-EWxKT6c{Sd?*+U5 zwLbZ!1}4D7y?7#Q|5v7j9cm>z-cx<~9YN=ILCHueaB1|I4uCxAVN;{6L2^e@Y;!7G zRa}ERL9Dl@!LqUWl&G(3G{f8wty$s}#m5W0AULIR?67mI5D1KOfJR@rlnY|(g#|DN%owZpw2fK8wdqK<@C0rH;w+Mh0VyOCKm}J{jZUJq^k~dn+-h${X$7sE zMB}(Tjf5;zw%l(+K^m*3-KjLu+`<-=(|M@C3-$Shh{3azgc}#6p6Q*(inBP;27u~0 zBF-_*G(j$bK{H|OfN?AjqTL`%$^X_XH(HoKD_eag%P6tQez#D(Cpl1z04}dXn~_01AirTm1T~MoLN1E<@7Tz|I4vG`g-M!%K5)@E3S^I|K&%db85;PrsP6+E8` z!ftG=8VDrsnzQglUPIsXBh%hJSZnnWX7Gm0ArDW&&jvYK#F?N>dZnu(iX`Vn@(THoSEwgRpy5R z9nkI&&GKzX8h!AaOehSW^vlf8wgMAH3LEbuvATM|t6m<(H3~hbUs~lX(r~gLXz1Pu z@1P5Qx5DsU9bn6NC;7WYR6#!8u?|<)TN?Ik2Hc99Hp*5C<=-!1Kv@!YG7a_m7c}<8 znRB97nln_p%Yco9E^ilW*vl|4fEUuesn=*q7|0xRhh0&{J|Lk30W=fL4aF)E{_}5? zY_kuj&Gh`2saTEZJMKF;S*3b)zf2sHUGv>z!-n2_Pq|9qtz2Dfg=FQFg;KxQCK$6h zq&`=FT?WsdRGXGC-nx5)gJmV|nH3@h2n^Q7f=y_LWER~y0Pq*w5EbrJtb|d5$czfZ zy*o20GWfFgKw}J65gM(HVTVd&fbFde+0L%!Ln7#Rl+)>N@bWH^jI{_fM|Gh& z(v7>=(?g)3F*DT=kr^^oi=u3WN80W_l+jGW1_geXnP4zM*k%^4rzM>q!5pd%c}Ht! zKd9c*o=jlM-D7>Z#H#v)j}E~NIdQoDBFtLh&mp>z4-4JimdvOo$@;BN1sVfvJS|vm z=ilWl*RM9X5&gCrt%HIaaq5Yo7v;8i1(E6~lTFwjxHkIBTBI~OkPy_jjd0pMo2n~< z-tFnmRsau25}c{QTx`8OZ{FOy-%sbDenf1)_2?P%%%h)Xwn$Qr41`_1^j?p#6bP?k zC>(y^p%QJuTj-@7yh*ym*L4IvVi-6Uq*~O$KObzl;TQfyPSqPSc6(y|p}rI|^@eeD zrz_w-XOq14ZS#a8cGe=#U@)~-!jVSVO{BSu=O&738kDT=R@jp`*Jwt%2_Z()+aGvv zOWAvcV*RUpplc#0RC98#n)h8>8}m`ii4>&@#5_Yq1Ner=Me8?VW|6j%Fg+1)J?V#A z8vh8ta*C8+_PT-+Uyd@F2G98Z;r*vD=K@RU{*@Bxv7BXUFOP4K(PRI3YN40NZpC8h zg7XO9!vujW(sQ&7WbIa_99}dAd8At7M7%w^I&D)9TmksVz*foK)6XF171AsoRei*~ zoqOStWk=e4SG9^}s&>Vs#T#X?xY?6qLEmR0m8TLoizQSLDR+Gg)!oV+Cr1CM5rP_j zQp%Rp**fi}q;{5}&hyw@@3yk1(#XC1^w8~sqV`{&WJSA)IK7^OYDqNTpCEc|ay_Rm zML&}y8J{|u?}o|XwiC)#jfSy=R~A(HJanzU0@T)}~&V)qq5`8XSPVov01v-DXQjTCPy{cf$hU1rjL-F z*jExS&74Pk3oK!xoz+egzii-hanS8QRQVkZ+yl>qWvt@`qb|jQ13~Gu)E}xIhNh1!;#NC!O~=YIpZ4V*waRL*)Ik=_(lo-q za5`~T^N>nez*H-baJgeyan)6}KW;c|aYEERGH@VdMo*UC+ZtRf_S+JT=xubvb5YzT z<;-#CTr+Il&GI3GN^P;_s7BfjLuIR<@;5O4t9SpY_!no-&#+SGmuupa`Lk>w$fTk~%#{kN5NdvM#Qj)3D;rhNH}{R}%#crI`>X;Pyi z%Jp=dU!SA)g5_|AdM=;=6uN)(Dd&71CA}D;MFNAa_@5QQ30~qR zYEI}m+n99EO`)THWPA@A5fNG9I%TY@O`bp@qrN%f`ySH8nQI$V5RGB#r)FobVei4O z)@LlW^{T>2iVAw4=t1xmZ9T(|YLHlTZm_r+IXUCCbdImKSTCDFiL4Q0S*QH79^li{ zv0A5lpoD)Z?dA|?af7+{{h&6+5eZMw9}INbAWSbo^>!~A=A|K92X}+}$+qC*|J0>y z*2Ve#Gd?ndqXg2Bwz&NTC;IW)0VuLjm4Io5fpQQ!k}D%6NYoa^B+&r&43thXtO@SCgQyRL#E|dbBlv^<`W$XJQR<-)tTIFFXG# z${rw{k}BF=u083!0zk=2p@Fy16^rvj3n9WoCBNr7`G>t6&z3k4u^h;s_Laexa%CRkHI2L+ulZsqu>H5FIIv4$gA7# zrEJbR>LqO1#~aZ1a|h5_Pf9O$HLsk~Bu1H|_Z*DPY(?5{WL=JDB_cSQ$N(ynvVH6N zH_0!mRR^D`z3&zEOoEe5KVJTg0C3<|Ft-1@?KKGwIzhz@WM)kRC~xw7S{k0&oD4`R z^)WWK$_a(XIXl(YCF0$r1Ggr4nR6#*ywJaJ^ABA_HBKDbyPea&K2CaD1jM30thK>D ztmoi^S<9y)%;ndP__02i6=P=Q-WDM&x_a!2ls@>8(MrK_72YMNRP{a4`6t$eT_3G} zE@~y|RniAQ_ECuG^J#)k@RSq=$op?ayD+u+Fn-=P0Ehy>u;Ow9M@olI3W4Beb^YI! z3>Sf$$BV8&puQ(>m~eu#<`D`?8QP#u&xtei+w;hdRKDY{K1bCGQ$ID8Em~j7M}6nf z)SI2vVAMU(!O;(*o!gx+55~=#_kJ) z3kj3vkIL1$5FG4{>bx)fqYW}@&+V6!h-PA14TT8h&8td3pWA7m%CNbmr5+Sp025Ty zqBF_Es0qD)N+F$Ku+k99jmQw(af+p$xJ3l7Lx1dnmLf|C~ z8cb<%0{S)VH-amokk#!y^ACdZDo}_qnvPkI%vk6dOr^#965F=S>~*_vTP6y8ssmzA z__I|)r&-SlBF^)|(a7o zt$H-iH#{JI$P%OP{9n9a;^Ej0lEpz78$F9iU7u%HCI(d6f^R|swnf53AZ zVHvWm!$u?BGv~!jO#@;=2Tj>8=1?>=YoVA_I{}ysnzfWO zF`!iC>F8uq7ss>@=4r7#1h?T znqgDtJQ^Jg<9L2(Eofn#-Hmp=Nht|)bn4ZEHtbE$ny}o4}U7p1062MK?Q!@5eucy9p4v7JD!)Wp;Dz+IVy7r=)l@Pwd zORjW}BisJ)lr4SH;i5<9C42Rftdz3OOnwLlT$>zct4ohBji5x7!*fM1b*dyDFX^9s zRNdEP#Cv;{X(2lN>QpHDs2u2p{pBZk+U87ctg**#LKxVTaC1Io)w1np>b>ex1ENT* z)X4}7^(0(KgYtLF^DjUwtFlpBK`X=l2|{Evo*=WRYgVu}lszF|XS$5Cx#T`8`PyMH zccdXj&93&uYMFJ^@`6Sylh?NF`e%cmhkCtfw6j9T& zF%OCJA~pgiBq78n2=T>UBa)A1w}vN?>c9W2`RSllzGgaioO!vJ8gPsFR4ok;x1yLMsF;35gr3ZL9wq%0P83lP(b5y{H~ z^RGLWK;QqD4av4lVnk7q^Nh9L zXa@$Hrk>C}(v*FBwvOw~rH>53ZqrdF)rq=L;ia&JJ?T7uv$tY9x}|MGUz-teW#4W0 zV;0`}29((Ha@F6}Eia=#BCKI=9!T!_sI3)vWNF0VaSahmDqQUsn}H>=60n~wk@0s7 z$xb!@fZ(%MEw7hC=rS^v>duoO=MuJa5E5-c(RW$=gt)1e2Ie~V*3J~MW~kH|>QmCU z1XL3KaEfWinI;^eQNo%dorCdv3}82 zWDs~OL-de+^U)`k8Cw{${N}K9rS?>f(GA$Cn<0=Tm9s!2_;Jx9@Ho z$e{0WaikJ}KfqYp z5S$Rj>qp*fSpvKs5VAb0kJLU2mLzI{1Ls(2D;kd?M^#DpBq0L&`{gW7U)iZ{tcfNrgW*INBI z`6C3#fstatuPRQEv+}T{N6>L~$rY5A{Nrg=zOqJ_dJD?%GZKm`_AtzSs_~ZgZ1lY< zssPsKB!T`-U5-5MT$k0Bli&yJBoJ`Ag!PHa00&{@in#MLxcbeI|Jmxf?L~6o=KJB` zVhU@K1w`)wQaG=Ay8(BhO*HB6;J#JT>Gt7gf8t^p-2bJV zqNTG-?`fqef&!bWI_WI&t=GY68C~!Iquv4$z|qL-I@;(wPCV28XVvNi8Y-2eW5uKt z4EhZF?c~!ujeBHT;ebGR|4NFN6c`#S(1Bqd|2D7c}p7Qc9gVq>vw4? zkl1nu;fPwG?*7g3=u+0-VO?si`zm@R^=Sq!X(DPws7i4{og$ZwZ-Po!J(V?=h~uOH zg$%=x2=>qd`jzqufG^a=HpG>CE>J)lR6)`3p?(*|G8sSgSm1O2H{`zY|L zSH)Z<2(OO1EFPqVk-jRPms|@S+=ib75s9Vu;wyeRgK%-xsjyoa)HVJ)#oGQHvePhjt96Q@h0`K=BKKxuqU0?Ll{5x@_EZ=RACRX4F_r3y0hw1rqa4V0FiMLoWXZ z_~Vhl5w(&>TfAae$VjRPf?vC265AARJ(afqOE`Y?bcC!eU>Nr=a~STle|JTLXO!~u*iPx6vB^#m zwZo#K8U<%vFKnn8V)8nvs0HZ)pjk}z!HE#AV$6J64WSD>>kvTa$XCpa*OC@k;pN>q zJS3MiZ11m}m#nyG+7HAJXj@fg>!+Zbg4fp{1{<82#O40Ity_=vi*(oR(BZ_!x*hoJ z91Kjdx=-5Yac}e6La@_rV>>yl6bCk7?MW41UVIX@E-^?giycLkR|=J-^#a*SS_l`Y zizJ+@jh7_pYm44w1jaZ=WzWYT0(OD4_C32Il+GejtkIF^0-AGClZ-3r#xWd$p~h2j z>Oq{&UQAJwgV6ez4OOnI`M1pn(Zk2qWOidh^|8#^@el}8szA>_nCA7^1L&JBcgnb^ z$5z=Vndv@2m@^)G)7x>Xs9LO2yK;2qN_YG+Jz6pDYj`Z7xTj zRyQt>3cj;{%+-F@wxbM{zwT@qmp!~q{U&KjP z^DyK!hPJ>XX5R5TMDW#D_av_&@PeCwKPgUbFGXw0Vpzw&a9{Et%)(6Kpb(e_&g^S( z_78PXV+!R-;;{bqb1aTgm9&<$(|md@hud^k%y1L5V4+q=*v=55~}*g1FVwV3LH>EiZ{_)*ady1&k~r5drb_O$9SA9zcok4vR3 zY*FYIW2IiE{_L)8V37)4p!SLXuvKN)y=EI8`#(pxl_UJZ&t(8oA8sAt?45;iCHxh^ z5RDdXeC)3))keU;L58SD%l%Ua3l5ca(^A@JrTho@WD6?xGglv6zkv~T?>rMF#<;nj z6@ejpeOWAoKkUkg+r?wGS=A+Mg>*mxcXeUr#7$|Sr$#`|m{CKHc&FEyo#d5Er?-)? zsMj>t41tZgV3~zDrZKvKdx&(A5r@8GV;RTY8?`SC$$lzAXm~!EUw602h0h5mZAij&$m2 zgDQQ2dseOoVEgigdq<}7u6RMepwg<`h806XkEDN{_rNYe+h2a*_;1bi)#Z+Z zd{ShvG7xKv7}M%z$KB0ZxDy|Vj_&A-Zl$A zcHzKdY*|bwcz?nJ=ZvpK{>C`Nk%A~g;>*hzCSwT_v|qMcCb(2;?i6Q8#TS0ZUXVW9 z-n|4~4W<;9Ld|GIepc0sd`TTC_%6Aayf8dKpaec!%t}PH`io*)#~+iuu(j;sTVc6& zsVVt-0Bc7J`k&K4MUB)`0J7TLdcYt?Zj5;-uq|C&?*ZdPY+a0|YVh zy*ctKVX!ZHRcdhX!l$#OPXHZ8%x;q!C-FCB0fs@eBsx+NfX|LLxLBGC1+5e~yTb_~5^TLn8|zIGM1&p29=$uAUG2AJ_2OmX)GJ zTohwenjdPBVJq53^ywtH*M)%&nWAXDjr_c2^nQ=>;ctO1KKX%2P^+gVU5vtLKUKE3 zzFi-uhou-M3*>#WUys^QQ;2r19Dl5Pp}tfliGs6LyXlsj3-wI<78uhVO;ZUoJx96A z?V5ciyS(vL@lMVOp(0Z<`ytup>@J1Ssp$|U;8*L+?6KILLH7`g!dR@yD|gydTf}?y zuI2AFuL6yBRB1Qw*&5*%8PbK^7u;V|TCO6Vrw08JMyn6ObLA*>JDD45IgK>-SsFxo zJ!I0>e;o{%A~7$u!6%nsre{lUwR+G#-rfxdKR$Y38ZcV>0cT~klV=gg-eo4!Oje={ z|5ng8+On|McZWPEjYt13DGIeJ-kBE%&B7sO6d0)WHc_sLplrIGsQM!xtI6+%o9Efg z^Pq&wU9k$vQ!u5?>BX=_4?{HQ4g}FIj>^j{d7^5ug#Ss^nP;+N@y%QxLUq_KV>N)y z>0LSj$CG(?6v;FC>(;EIroUz;aZms)GU?TxRG^~vygGSRAWl!N|HGv>a#u~@N9u{g ztTjRQuYkchKsb2^snXrKCty50alT^lsEg1uF3|>2Rl=_=2=E-BexsQ$1_mW$>nl5I z1i6jO^hZxQIuc-|tDtXgCi=ogkDDX&Qx4Traj$;Np#BQ}sK5gpQ=!9TL0#+r0YgB% zzp~TF6uFfIc-%9gYXFLJLIW;KOC+G|dVGVJ(eLFE!r_X2oE{8&?l8)a7=AbA`uKgZ zoPry?*;NC`f{1{D1D@aK`}@bKn5zp9ehOY4Uhbj3wjPCHGLyUWo}S?N|B+E52QpP= zxeIr)JGBmG3{_3DHjOR<2Ce9T6z-mQSRCkUk+s4_?2trBYi7JLcYYb?gw;*9a@R11 zwX%5q4S<1=knGh7W;NIJl2aZ2*Rj)Hj?t5DoOsB4v+C(4yzflQ8#qWS0vjX)*2$V& z&5HzLc_JyD^)90$3T;8jC@?4}s$G|0sD=O}(&Oj3Z2df@rMvpnob?u5Tej7vsM+A|y*MG~ZrcT_SU+6tr{$)8VTsdfpIo{gSEDF32v)bCZ1_CkV(? z7qPYa5VTI-+Oa6dRX7WLb^Xzb+aj^>ewZE-Ccxr>;Q;4MEttb=>i++&B?00enYjTd z&qGoowpBZ&BAGOPoffD!F%|R6q5-j69Gu!-cGrB|KSl;l3C>3k%p~t4DgIc4my9Icu8Y6rq=hQmAX$BoM#wOVFOGfVsd zQOvuUFwa5RR__>q3@`nVmu}}$yrE65G9Q0>4YKS0-_g-I!;_+ZA<*Q|yW^+fhxU z^Lb+n)D?e=kb9GHWy*O!e6yiY-}W~?W9ao~P5*DsCSksz)D}8B`F|SGwUAxstA7BF zkLM$^UIJqaK;cC6AeSG-+vvxqMl}$^G$&-?sm)dftmQ!uky3jSNZPFgTsp(l+mOzk zu50y{Dj9>4#jDG-ojcc1(GRr_zcoU3Vs=zGr|aBirCvh>k+%bNMyh}fKaU{`WuI!B zux99@Cb?SSq#LCZuAmkWTP1+kz zbfECeX}9TSv+p3>qj4YOqt?0|<;gJewQU?VUG#KC?LRT-elcb+;!>OWW_&@=ko%1h z(?Y}z`A{xey5wc_jnA9tT_-R>I}5_A)#Nsvb?j{TVcjyrq!A$_#cISUGXxfg@uU@~ z6ZHZ{cG#1iMK@qTw!g%#ci+w~&6jF|_eviworh-=Y2_L38X}sNQ@GN;KXCfRAj|>^ za9ufJe@idBFOaZjZ@?EcA7W6g7nl8CmAM|oPU^IBd-arC1Ein4vD=0a&_=|kPBptV zE5F?*pX=rjRMK35L@VoyvAkcKL0-ijqDjMp^IJmD^f3KHy5fo>0=$kAfd!J!G*9;a zBT=rCXhv54z52`k(xd(*$&M3C=yR&&HS{LI?}<{P*Dc)9iaN>}rdYpM8-HmEIE1nm z!y%>h(m;XKQr{q~^=c=+;~i?|h>_HXeMm9X+x)?T{Pl|Uoa5@6O>W4Sg{hi~W-1fF z)N2JUopdriTP>9Ai-NceY?a7XjkoC=XZABeBR^*-o@fej{#6JVH6w|$uYEtJhR$d0 z3gZ3^BdS)3rv(z7Ssyoo2nW{`STiHqPKJheb}TcwG$*^9Fw11Sr2{f7+)o(J$l{#S zvEp0{e`@p!!8$Sif=C4{#*xH;UWL+}+PppM-cc3SmounSe4UJrchifjn;7|RZNBZP z&xHK(BPP~C&5H?&;HM0LLK|Tr*vh#`@W^!2BkYOpm?F>fFvGBcjXeoPd zUd`Dn|3I#}g1c`hkWcWuG5TvHGbmHG%g^=gJDYAfbIqsbf(#jR~2#XJZ3GfZ3^KN5t ze}A~D*R5i}PmuH)*iY!$QWilrTwq2`o3ak$L>{n^(u^&EJZ6Z2AiOGX6PTV3(U&y&k1jqiEevu=F!zFTs{`D}s=M<#${#NNaBjTj@`w^|V=_5(@l@D}}gB}D`D)U=8 zgv9T{z2J`kxL3kEN&?=_n#Xjh)y&zB;68%?NI#FaR25pNVa@T6SE@+zp&RTL7Z~Fs z8Cp8Wyv~CgBJ*?(>zSligw~ zqHR1RVY@2MeQdAc%QX?)^P{Uu zox}{O+vrErC<-d|wijlJm4y_%HOj@?Tl!S@jlQiSU;bQe5JPXOG2IZRFp~*x;$Fu^ zF=XQJE8t@Bk_3JawXKHvgoG2j=-m(~`Gb2;j>$?W=u1Nel+f~Rcya?7WUuVDMYD<{ zLw+U#a#y#oD=ReD7~5;R3#LS;=MM33=!*M;l7;Mf$G3FQQdwf$^9q4K5+aceD~}0g zL+gz_4Ioo-hw;OO$0zHN#%kW%X>L>x{R(7R)?F(Y4pjHYLh=6GN;A6~r1}_;5y5wkx*>H4 zIbca0IZ}tmB?d|`b%WQdv;Mz?wO%fctNXwFhTFt#>Jj$W2O3vovYGL1tH`t`2Iemg zCtW4cD=ZtaL~7f1qklh&qP7y*@7R(1xsaME>Yls!%q(LS#nf|jPbyKYJJz*aHEe?< zUJw0STrQPI6zWzRKgkQwyk!TfD(;v%sRphU##B6Mn1F~BS~-3@hDEq}1c&KO)Qc0g zIfy)klqtaKve(c)NM#jnhg#Y=ux7y08+?~ZoB*$RueFVZO zaT2BAYF>DrLj1;Pn8I&99>&$*dwVu6kyW=#+ijQ7qALJ7N8NjPT^669sv(gJ*#8WP`*J4x$8;}J_XO+I;X zZoMX-;gqh|p!VzsZh!JxSSXn~KSd4;(A8YX_Z^xXWaTv-QAN(4Y(ZCs&A0zsM5N?$ z&6U#PQfquJU@YGe-jN}MW*DVwedh@_%jxk~H;MGrcJzz5wDdB!k(nw;Y#QWIotm$w z3ufD04x~Yq2juFr$ZDyjv$g+B)EU7?2cLVLxNLf%gr2XqV<0xe75phrp3p|xiD-s z{@onS)q!_aYe{%l%b`EnLrt7=@A6a@6JW99b2|bXeNp;b2izWpLz|&mhOHNdT#+*D zZGeeveN71j7`r*a2;FXTx%>9v^Po*W`v}ZRZzd4b@7Ga+NM)v7_JMN4O+0*n#+2_> zX^euMXQ-}fUG|EKeUdc7qn2$Mmsh4E7Stt}J1uF8v(jVU9NhN`(AE=>P7-RPokFoN z3hd*yC@gUy`@A|4u{3BeTc>OvGUoP|h#W@;zIXGHFoqevpaTXB3mbZ%SJC%p#j{iP z#u6!3g=T$n%8&?`|%h;Cw8x zAXRErLlV8FlKu@9g?SwQ5Y>y5$_bb9H8hxVNX?wLuqu3**u$5mn;CFWL;F#5A2wPE zfWMj`UrnYjxhIU@e(@o2*^VJv=isqeU3vIkHmIPx(>JYlpe)jTvvIWtL=Cp|_kj}<3 ztdjqVC)W}^CMz9|)KbYF>Je}SPVVg<1A5KQgcMfR0X+`WLp?@B-`}b9)z@GYZMXlK zz_OH8sT2Bt!}+^~$u*V&1Og?u*rS3O$$;gDIZO9_7b?|XTcYy#lb9wZ(*JnS)<8-U zJu6a1^$)DwpIGu0K`OW?^v~?q(x%My$NFe1A~)@k%g`W=C&wY2UfeRXs16%-N|a$L zJo-#{)7`?6Oa+12$cjnC4#no1G?3W&?|#R5$MJyjM57fwew%)loqcAZq7Q9hLBwi> z9JI;zm`-PW~*4j(D8K{8-2IGym-9cX>2ZDz(=C4WcG#>1YF(YqgZo%}jj8XjoTNz#< zx{50{1#emQKnFobbN=8dt<9Dsk`aTTo(TSErOvoQ&l9o6J0TJ$vMs=Z-LMlZ3VQ5` zN49X!w-i9z`o%gJy|-4Fgkd&CX<}JM{a%(im^P$wV4wnYQ<}7w20rq-d8%rc`F|cK zuXkkR+J4}sFrjRHxQ5b3+h`vNBbDnICgLb%s=)iZWD;Ba#mozFp1*Sl?S=Hqr3_S5 z-@Nfyt2;)Yh(fH^A+LwEJt*~YQ<^La1j7?n1Rv?KSs#vXJ;r!VxZZUmg@gqjjUzM- z33ZxQ1z`rMP_&o0UB*z<3pQpIxac@a>xoNj5E^X5fp>(S$I!8>Y?j~E`b+VV$72gO z1GsP6_vkT}QE$qvzgqR4Y3&ph`>OHEpCOg+Q*l-Tk*uC!w4SF99YA%!Eg^UQOnj#$_&0la0H1B~->^9t;NlN`eDc96 zCi)5Ctel>2PJyyd8dMduDM>aXJ`!cpC_rkex|(Hp+@C)Mdo6=;n$)v+^DkmPA>yS#&A^oXTue!|-pG1}A=ZBdY}I&*%R!72O8fbm zA|*nq!BQZ$J4(lUrK|y}s$mUMmW&T7Pg%PrvM|v!&~wa6ucZa8c>Uo16rCI-n9S)w zYeswiH2Wx|DHBc|)x!hd(_WCw$mtsm2GlYS8)z||WV^f^+1!<=YFT460rR{==GCZB9Te_yy&+R^d>uxi_y0&m)v+(iBnf&Iw$=(e71RrC;r`w@3p0zRHf?^5?K2ZHNQjGk0t^*>~-{1@2n7W z#gHlG#CFC6=^?IW7kQbClw~GncWxBGn}g<0_GWXkcM5gUufPbaEBMRk?P=WHeRAS} zHm>9uICR*UXit|<+3DnGphz5%=Cx!2LBKhYMm(ulpVIq~)gVJ{yHiyp<3_%A3brbc zw3>k`BYCu{r#S491kgwc$5Z#p@sNTV(2qces-K~E0$`;nGm}WQ-MjxcKAl0|{UBud)DBwnH+cYnu;7yhy(zIUD5^N7!C_$UeuY1% zTMT5HqlCGCR@b)vpMakBD*WDz%)%DEw~k+?4c;ee=kLomD;3{{;$Fgw7ceZ`!j~*P zsRsZ@mQ-02MLADwlK{uceCpG5-OdlTKVrYl3sJ9z6qLV28s@O2)gdSBTqa;&+^S~^ z!%%RiKUcA#L+~&(%uxFE1V~Kao1|Hq>i9A@=h+4g@lF$3CBc8`9cU`W@Ayt~jN4$7 z-~q0vu2Nj)cz*E1gY=tUILvJOGvKy4AK3Y=k?HxQ4yTzzr(5W!ZQM<6i%22?3M6%8 z`7vxvvzFWixPM9+AGT8?BMQDj32lD?I%l8S}{5J$X$J^aY|cX0|*`JwXmN$ zvx~85(?82HZr)O{y|nZ}%!AEd-x#CvM~ISCR-T2P_=-F1gsqac@WCwxK!7<4Uz|Iw zvJWV?v&Kc^R=Cz#)G9rMj^0hSq8bQmr-A;j&^6^45+--qUCSCa_;_CuPtd?{YH|qj z6NS~XZ+hz=%e$NZOfyNQ{ zeJl{%^%(jfajli zlIG~vn(UkTTAQ<-;_`4sVH^2Qt*`7^?92=~KhVR<9g{^Wo}N+BoTitzUl@vJ+q3 zM?GNDkf2iQLU-T9@iQUGt@9cDQkVMAi2YK37N?EuVuI7{K^Rb~UUZW$<|pO#@^CDi z1eic!Cpg%1(^L-|_XBuEB&VcfsvqeF(MjS5lZPjOQO@Fe`LAV~RKSKFbz@x0>> zK6V#bZHC}3>FhM=*rCiG#4!=JR@Qp>?_1sngcz-#z233|PIHeuxdj3V10N56M8vhi z14K!vJ*sE7F}RNn+V<+`0v+gCu6VLUno&+MKAlEzh+FaRE3Ic=fj_Bmj3fW}%4w7K zMQep#)RWOJ?fZ8G<~KQj?T%jKu@w?|?rgGBuS$3Y#|HQ>7=FXFyK zlzd#G&m5tAxId2~yies0PLmp9Jt=-sGs|+XAX(6%GOi+59J<8EC3?sk zijEW;u`!t(`m0%&hHP1)joNZ!EFaYBmf51vVW77*lG08ibjNb=#1nvc?fY;l2C;jn z{v*&pFLX13p$k}*H^wF&#YVtUT*SQ-v*(7-hSi~LU)4A@5z;2kHhr8PG>JS7gtArL zAa@lSxx1VDzKjemf`^Bg%Tz%O(%H#En5@V(vBQAV1ei}{RLB{rBmEkR9axlMRwvnM=zG$Kzj=9Ovsv0 zw^$)(m>q|D(_4w#ZLLn5#-=s9bP_(95ftz;QJlV?UbNzj4dUBl=IKK(V;vt7B^7%b z1C{j!v=kD+(%T}fr5Ui978o+`qfDe!C(&~7?H};MRX(Au5a1%t4V0p4Xa>)K^C_Yf zVmHinzm5c+$1q>w1!YgrywJCZ!-?;xSF%(thXw=g>Y>sp2VG@z0`mIjt1e#a)BaUe z(UD3n()62N+j(E>Q91F^7l=8_xGd2}#i-pVQX5^FL$N(8y_Q8DG{Js#F;fv%@tVuK z?`*8A<9p+kv3}rw?rcZZn-fa$$4H-g)jb|_LQiCH2+4oS{gb*kApbok90t>7V)MUm zFKTV!#t@d~Th{#JZa+sG-eu=oU-x~^D*V;;MJM@>$TE~4Q{+@5<-I3ut}=%zY`(sn ztZM&WJg$m9{Wd`F79b9S9^Ycc=(ApNGXLiOGPzMrqd$#|=wsPd$+cnW#4D+$_1C8k z(ah5s>b=&#o6p^nG+2-8SZ}yhyjeNMyg^BI}9)FnWtRGKWZl# z)!$V55v+)%oZC6Pj2y17aN6yu+6hBz|LM6p!mBK4Q^(3rJ32@t_827ma;^D`Ksm8< zbXijoG-iDtpFrT-DguYedsul#o`vCPQ_UWT(uW?R@IC%7E#??GyvIygvK^$+CsSJ` z`kQ5;BZZiIn-1kNQ~js zacQl*uG&G$twgvdUgO{3`s?GalOtm*=@Km7IZ{`uCUrW2a+)~CI%NB;9{D~Zx7{!If z@I^W`_81%~D$K{M|0dq2hX`w}aK&pezQ|zbyhHu|$B!DJHdA#>z;GlvKK>Mp6ZreVbU#I7kEidK7W8 zMUCx7LybI!0EDdeqcbeohS8;U*8LEDEti6seIh79@P-fP$}Y@NgVQ@7)$_0NbhnZl zFHsI}xtN7Q9%PtmYe|vCs`y9Eo}?5>#39s~=TBW8unc?ie^j&RJlkuMlgQiAKUSo- zAjW#TQzepsPnrKjHFQ)AYp(R}D?xpgf`9A-o!ss|ilH#F?jxWqC>RxD9LrqP|KZUo z;QJfFJXrDr%}VBq3dklxt%jNgI|DSC)lJ^mS$nz0?)~uo`5Y1+lVY`3H|R{BI5)n zdkLs35t~>@ROiP`q0F5zMT|iOC(0muOZp`OT%lg?A%}>);!JV0PtWY5(>=6$It@TF z2d(0s$u`-Gk!l9HG6Q~+GRVdB%Yq05Z);vORgsR%$8q6T;{0XW}6C8%X&_Lj^$f9<9(i zV>qpfv+vc-^{SDMe(%Vni=pLG&}goTU8sAkw}PoQF~oD6ZHR8t7^fR&+BwW-r05S@ zE;-JP;?)_<3+XWYGYn{@S!{oa0!^rp5-o?lk~~o)dzDNB2hH)E6|WqgzIXl$C&EKj z3~sw8qFc`Uk{T+~?LQo2Yx`^sa~+O}l?S=-fg_=JQcUSRyBWsBOd?Z-j+O@wbmaVL zg7P=35M@@@H@Fvg=b_f^2Nx)oMEi--2rI6`5^q|fnsR)BL}*hR#pKEeyLzb0WSM3} zRg>ePxz19RFhNT?skOn;^A#H|(!*S(iF$m@)S*t~|0G{uutA!@$?n?FPzV`3#+f!U zSqawcS=_MpX0s)pq>I4TEBPv?4=&m_tK?OK;G63!fwO(mRLei0=12_zP7L$-Wnc8J zLRIx-2ihW*s~b*8S)31lO&J^Lcb}azKhO4_v`0UcVGPP8qbhVNdmvHwo7D*}Em4&! z6b$>w(^?^_xaF2bDC-B`h<5WbQIQm z+tSEe#RKtEqC+xk7`#|a3P|@5c9+Gi?}2s=$Dhq;#?+sd|Nr6%3l;bCQoZI@ivNfsZ!HuL8af4WzR{FL7S{kmyRja}o2Jg%$?<9@p`S?*N& z(OF28bD`3(T3KxF^dhmMUP2Ax1vr+&d3(@&BFYw(fa`QobIXrBw1GAj70fab%xg}`^CMwc0O3F6l3QJh}bdr|CAZX{C9iK*4g zEpDi|g2Ne~4pzc_AUmgVJ0NRH1sZN{)Ysvq1iHEegeEC8%-d&6qAH!w%2hQ-G}w+* z>Hz}KW`d@`ew{3wheY(ayYGWt2!V|FP580^Qfe2Isyuya7?{HZAf|{5y1Z{6Ez$$= zV%`YqJdr9_XjhG|!bGdJ8k?ld%KooR%lZjNtaECxvR5Kg)#bOKt?P3OXxtQw&^X{t z3iX@Q^ai!i@=&ZQWu1NM=tyba7>cdflVc_W$#1cgopd6jQ>ICo+Bpx9k`GH=bfIzSLX=t)72qx%NGr@F?raW?&Z!kSRHX z7kTZt)EzRvra{!-uo2O1IkZ;>OQ2IbZtD3f((pi8acoO7RyjuavnNi{BnseWP@y1U z%XS-hpWvX^*x((v(R5b){0za$9)ciaH`|68;`V^P>y5$7?gRHOkuB<3N7<%v8nj9 z+kA5btwaxFq$HxQf;skQVfpqq^?*g%znf!0yJQ9QrT3V=8QQ)aRWRs;TLEJ^;_3x8 zX1v$Rvk@rG_PY}@M>Lg92fzxA>$-kDO;j-%lqKmXAiBqP(pjDO-RGfzy=CSaUA9FC zCaYR+sr~$@I?K-24+Ev@uad`((u$Lo-}%rQ5>{a<0<%;;_diqU3|{&y7TGaBB_3ySTbG#j=m+IFlcoUBfm)y#5JJW z&E5{{TcgN;w>T+VV#fZ^5PURnrIpCkEJUz;9~6y0hKN3wL%BZW1$+r1fwH%*ksNsN zYO?y4N#59wgV}Gf=9MCG)l^BnPo4IlUer_~sgpzz9Cl!2St0A47yBBYpLdf7BX-V9 zi7XgayRT6^rx5ok`o9OtegBROW3k62M-tiE=IfFnD8RIFDopG_H)j(nAjHFDWWYAw zxpVsy(!8RzJr7M05hX9pJ<#ApC!u-XjMN;Pkc!$Ffap^Pwa{uZ-}*c;D@SyDjop(~ z{^$`j;A#2-m|-3Jbnc<0N+}iTZ5|F;1LZ44GU;}m#602q=7HUF!NtY+zZGh0n?b=l z_tI8XfV7OvR~=muibdCMYtzA#wv{R&{ryYzqlY`*and*=yEG)aSpm*FU?}p?Ack&L z-NtZkrrh<@CECKpvRrKTdbT5&7@hS>LRGe$<><_MdK1=nr_pFt0$3OYayz9p*!!Wo zVkA`@aE#`5n(+C5l)6aw^xmlO=O^nb#Ea$kjfb@ET^b+($G;z>ur3p zY7{=R^X6JuHt53!;LKproc%5{1?@>DsD6ce*1HHN?Nit!t@oI4m~galz}l%b^o=38s!xJX^UVxNATY)C@cs zRXu-4#Kk{ALkP;p1bY!)9f~vu6X_TUFPPH6GL0cE?1Ki=$l)2^$7ydvDt-o``D@1m zl9-ZrXW)3$Np{=6IOI+qu$v+UG=x*$n%pUnqE%2?IssA`7zOv zqY-*y;gTQNn~SwW3HPS#p8kgZOht;jUxFr5xLmzios9T8lnh~G(F14s)atkMRNw;~v;6qHZ@a65kPz*(7-_8!^ZB^guj zeNd9joEED%$psDfspwKmSyw84dn9I0{>4@tpB4G&1mLZ!wDr|X-99{E>d;U$reVJ! zBx42OGF%HR=5?ZqL)#iuFl~d!%c50i{N(f)F8#5WCww_ae7$+;BV~R_4RPbPdU^ka zZ96NxjXnze%8oUB?BlKiBeHiWqxcQREYX2W#)@nA@yzbyjFIVJ?*`4nU7aEk$V$(G z>IizyUOxN$;cxfpK5)0evqtxkfJP0t{GflW+sz~!l90-I3zfqkX8wOHwF8{oQr%}B z>}t_0Lo3iwn(Z7L3j941IRdKpg5W9tABQ9X#;x?-On4EK{$5k@I+ z5P;aJ<;=P0)7LUz~f7JV2eekKCQ^n|1h;HtNyXC?^yh9tfgYs$%{-O&pb9)C2KCN_ezGF z1+i~C z0|yCzn_>%Db^$w>Rz*-pmV81sjj1zUU_`@xhH?QcX#0S22jH1NP6HM!DF`%14c0yb?=a|E7fqeVho!!uPbM#B`-|YTC3QWf(b%7*sFVHfajU)W=~3O;6kkuL}~Y zw&qh$obz{6vBcQn4NE z!UHL_clPN$_m~3*NWHI(rZFD&uy|8JSNy#fkfMX1XtU|slt{LTsy|s*g^IkizhRwV zy<|_ld}nrQkB$ui2idw($sY+I^CSi+pW9)B*k9#47PMn)I(%$m1Q;7P zXF(c+Pn#Q8HTDQl8lD69-4T0lhTPA7K?X82@)HxdNT#U9hAFC16aY>3LYKV(qBxJ; zU`G$|PZu!4l5w{<`_}>rpmQ%7Fe9)Mp!up%##AxicmQt-f|aDOd*w-CL1+`pQ=3(- zoHQOi#h8iVF+e2O>$OO#Qgm2IA9-HzWw5ij2+w1DgJShQ92V{WWiCj~uyq;CfYP6e zJW`?csZ*HA9_4Pc^jZ>VksmjHl@ssZxeZZ57c2z9Q!Vo5C0}!b-7;#tC`DJYn($aG zPC3<4hQZ)0LDF3;udY^l8E&Ia8yfTL90QDhrBFQk#EaJ-u}Qe_qokN}Km#@7Tx9u7 z+Zvc}2oa$_ZhS`y^;mT~dR4W$RNVd}6n@5;I#))x8h9$+xq4SBdP&ORgmkgGP-$Ms zdF$JXTD1Zza#`8{F8w`c&`0fsMSO$(E!&)9#%_W{=oJp(p(KSUnvbrh#AnJ+LL8qL zUMw|=pFo>kw>;$b%f2-JM3(n*0@++*VFt!Kiukl~z_sj|-ZaQB4<`99*VER77WdAp z#uv6>E6WY7?7r)}ElRi?LuzD{{y=lmadc;qI9TLTxTW7jKbFtdAhZ$2aRk%9TpVv3 z?GteDEJzN5T)yOhEZYl{uyS6&&hSkXjWr*Ct5g_bmkiEMzd9A@AKU217%9YjRvreH z{h0Witilfif2D9F`4R*F0(2urX zqMqqMT)TfF&v^yp)-zuhle+%W!J@TuNWv||)3%V&9qgMFU8gUujF+q9^ybBm@TB&B z&bfdqHd#=vn|QOg#NSFy^tcZ#WXd_8%~2*Qo862&_N8>f;Gt7C-Ut?P1??70*9eG8=;01FSpM6VrdYEc@$J` z=om3rPfIlV&qg!g$x}85Db^?*rpSXyqazPP0KA3ffxNT0arvYG;%Yi(U>hJPA(xIL z+$z@XlFmwYyldy+ij|Oj3vqghC%4#tBO?5#E_g%7Y*g&-R3v=;nuQ0t+7RcVeAuNC4X_A?cV^|Q?o)ES zMRVP2JWAuX{GNhOwYsI`$Qo(c*)L+6#!y~KUug+WOaUul#1R8@_!d(HVvFpHb$}*f z8Of5X+!?=C%S$_$`e7g=O7B=pbZK zD~~S1%G*~a`CC1lMt&yqH-2dx&tT8(9FWOZu{m5(PIi=1Eis?zMt&`>=99qJ{G0cx9s6N0 z{eA0r1mQBcHU@ID6|=`u8CtI-VLHL%_q7NXi~gmC3G41Ji5)IrJ9P$FQ?=q9rBDzAEW~5DF6o}BaeyT#Eb&4jYYP0w=aey{^kfVEv zleQ!Fak{~S0b*r%s9kBeWi-Dq_8^Mkgmisb#`J!S^U;7L6jYUe0-|&G;*wO*! zJpj%_Ygb4q>fz~Z-_OP_9RSevKc64plU(|+gjUHCL@sv^7$<6}>g_wC>$FDma4Rwy>k)F zCn;>X|T(0Td9s+}!Nhz%LxoBli_q4tk#k6i9FzwJ^k#bi&O-H0=H=Ch{nbo0#0M+S!$Rp~j9As4fK7zXW|bHE_G%E9(l34R(v1eK?u30}>dh=q|8p8y zB$4+uYS6-aSyD$T_>ixulBv&wj0+2@4{$P!Zf@@tEe-(I2DKAU$%zQ3QKW?YDvWLr zB$+fv#%Xue+Io4P$V<5?rrBxT{ZP=Ph-4BE>-qAU-|Q2tVXd)p+Q75T>dY`lMzB;u zTu`u!`fgAI`{rPCwaDM1QPFPyg%Ey^S9Iqrg7Kvh;8dJP*93mk*=0n+Visu6BW$pI z&(Y7GX(8kfBS@#{wM~dGNvR8lUF~S!I&OMVKaJUK#o8IRT`_SsEpa&OJSboY7q5BL zKT|)#i8(LC^A5Z6me*5pZ`jl~bgIqNkXbg!v&hCGF%POGHYaUQz7PLha!&ZJ2+4x( z0o{0*D=+N*8ngFW18ZRqodQo9N-C#M))j6hEaN@0pZ=79g8n}L$vX#K_#btVe~P}q z0!{_>3TX4S(0w<+?l9}JBgPpBn3<{H_EZfO3a^}6*>BY`!?iq|qaM0mJLKt^ZZ_hcYk4p! zLPlyjLcGsR-IB@k`yH{{iy!04gqf-U^=zt-gFVHF!$IY-4~Zbtn!1Ah*LbXRn+$lGj{H4wuu&4{_m}K_H5$qJ?oSOe?wcqU2e2n-nY!zyQQkv4$iEN$2$X0<9|$ z{@uYt-u5Vzl=OB z?8nVG`x2Wc@;!af#Lx0X16~d2)Pkvi1Hi_8!%pmIcMU)N$^)PdX+9Gh zhHjz`%MZP(OVS3JR(`E~Q|C~T$e#81PMe8)0^WzQQR2~JaJv})FGsr{oEsWKhN1@- z40`ekBD(1Lw`O}e_Y~TT+)(d~0YxA!Vf~9PnU97MFppqYH7|GRJrConn@)3AO`V!z zwqPcqCiz$8ZX>J7wLBv8=;Q~jG?^9D;EpS0@+D^GNh+^eAg$yhx&Hc5x??1$ANj@O zRp+ul1UKL96kAx~>f8u2Hv&S}PE!*$K-jla3s??)9BJY?=TQi*Pec|@hKCqeUKtr7 zRu2cAhY>Hu0RPU?g8)L9?-ZF@Rp#exCp3IPcgbQ&ws`Kt5Tp4H80yg;+{rt*0sgpW zUB4!2Z{0xL;+^@eVw!;+K6$;k7tWlLlsjpoV*`Ud(Uh4$_!Zh&G9tvPIWeS@?MPsY z6Z8b=B;9P5P=~Ig2GVN`z4y;jT56FjIZYhX#oqKjQvH~J$Eremi3wvd98EdfCO13W zQ%T~>q6h-=z7Lkzt^EA3L>;-!`B$2xSv_R7=DAGz-bg>W9Ua8Zl}qtcE-B@m1Qr{g z5%f-uXNTCiv4w*ZunelOMZvLU7o3eazTBO0vgKs-~ zyj7ys@+l1|xmteX529YYS+O-;aW=~6Ze<{#b5{SwCg6)F*#)M@IX|o85ykMx)(1~sER zxnCDJX-^~vxNBr{0o;uyNV$srL0QX!bN+OZyRI~JO0 z);$U@Bb_F$yla)un(8#erNz!tlSx#Din6rNH)UQHo`w_sKf(enenw~!unmNXY^Z2S z{y|O=za?%(E{ zhQUU^tOC@$6p_&ipEAKu+AfYAoUGFKPG2oVC!_tVoAse-W`~YHAcE>*#VUfvpmbii zXbv(CrhRs6*Z9mSp4Q11@2L{?erV_Mjb>kauEAnD+Lt6hqP7w5W{cAQ6312=iP>A8L~;al?pg(66J3 zu2d=Yi)`cbvNpq^hu)(WCV003bAGA4Xod$RLn_tYhTYcqaG~(>k*vQ2juTy_16A9{ zq#DWUe-wlAz%qZtRK@&-}_r`jB{4k(% zi~w}xm1Pz;^VRd!pjZM`s_~P)3YZpa!p)46G(!X?TUBTSx}$JX1++*_HiLqxQ3B^S zCtb0bHqr+Y{jM3r0u3EnYmeH+`B&E9WV5I*K8h@)qJNgu)BpakJtJZ&RmFkzHy#3- z?1rU+*_W*SkV=JURNv1^H^*?Mk_49|3GRB0jmXQhKD?{qM}46 zR*ofMMX02H{J!|5{(tpVh?OATSUXgOI?k5yQ!A=)|KHI#C8-mDKi)o0x{ z({CCF28@ZntgwIaY)jVV3fMjrHM|qFvbhFi=JX0bbUd`x^D!w{g(gb+ErtAltUF7< z+0ZdTT!OoD;9x&f3mak0sh~y00eVf_lt zw64q}pm4quznqv}Z|c8gZQiI2gBYOA%Q{J!%J3sF&^v!m7_lzxi4xccys^!%pqxLU zEgQmHj0!jcNcGt7O8T-%CNC|Lgq>56XhD#s+rDjg-?nYrwr$(CZQHhO+qP|E@9fUb zJnTg5TSY~k`Xf%Bs5+Su|Cf&Me~|K4hZ8KAg!-%YxG2!FHt#!{_}#I32h9QC!M)X5 zm65{@g?-4bU5B}Q(P(#$7*B{Vb4_zhboHK>B>JKnNw=Q6CVlZ7|0Ou=&;ZJ74a@2N zx_uKOPQ?$I90Do}PVSm@ISlwqHhp@UzL$en_}7mQM-4AJ-~|H5bScz+}J_;O|}wY_Zgc}?RyD2J-oNb@Si_v z`V0jY3Zzx+^MR8@WvS`yq$NxuPGeB;m;8K(bmrtb;;;zQ4*Dvp9>j=6e??}!z2Djx zQ49%7%O@FxqSmu!w?hptT_d3j2gM7af<0{2^i|L7wr`)T% zm|n`~FL$z&()RR=$fXFj+Cse+6yqL&7G^ad@I;aSx}OfmJp@PQa9QjW0#%u$LLQam zl5ej-k$C^3?=5I~SakhR&Cp z7n4Fp1`^!o_=T=Wvw?01ACZ%bBvvcmCqzQs&yb<7VijEJ5TFH@6mq%4F$lB;2nUj! z5%fZdJCx*=>V~V3mByNdpT-Y~kxa?jrhr#uXkEFlj_|t0*c};>CE1ZQ1$9z{AOmy_ zm|mbza7Eva%G=Xlz<%e%G>>%ediI?-dZb)z1nE)mClw0#eERX=oeBEd<)OMscA^dt zsQ3UMCue{dSq_1w=a%>5hcfS}Bb1pK7kY0O;y>}3Hy~s48JfX9k)zihPbE4qvTl?U zd1@epi;JYfh9Rqjovlq8ivs}-V1{{%CM2@Y)43)W9ljw@_b3JsqCLWXKr@D z)y8^Y(X~tmv~+Fv=%%`p4Sz)fNDLOl|(b0}N`TK;&t>OX@9bvdCa1}>%wA$F^Bt?CZ=7h_Q;Zn(MJ%Uv|MOX$bL(_o73Ey;^GP=& zoL?G0PTP!o0EvV8`Al6smTug5Nr8wtaESzzjMr}s2_&W^E%Jb$3oz-2e*7u} zXRFv6AERA|QA$d*4daJsxQL)vZl zjJK#+551j6ny630-~=M1=g_Lv-Bp{AtlDi`mhhsq`uS{wV ze3(v`#2J#&^vGR-3Niqr&U#Yd1ru?L7Px}$rdGpdHqG>md;)uxk7S zkoMk$V7TwjH$9frsEz!&@q^;d@@1+;S%x+%de# zc>={9sVdG0K7P!b~%U z(b$y65cmJ|1Md^iUo_BXD&#kI!{-NCLR*_lPH{ zzD9iKkf*=6z57JLZZBoLJnWIHyhS@e{e%VxSjJ70KtOC%H8p*7P9Re*TAa*3_qF;R zSW2?afeO%z`@_@r&6w&zM{ItCu_0&=bu3Z7)cxyB6IQgOCIIB{FCVw{_A-l#=}%MI zlX9^RzBUo--eBy%^8}xRC+SZ0HmH4AQ1Z3+^(yVrLuS_Ni4pH)QKdrd%-`40ohJm& zv6^6_$%>=a?Q`Q9F2Nd0@!PEHB;ex4E(81vFIV5Ikk93zV9sQNJ_qIPqRzC6?6BC} zk49SRT-9NDV*tRzWUaDy9hDl_1nMjVa<+MCON;|Dnu#a{DB6P!IRd>4i*1iurMXApXoJ z%7BDMf5JG$34ZqK#IfDGNP<|^o&Wn3q4@%S5vOPM9*!&{+H=OvDQdCRU*B6UY3K5- zJa~IuNoy|GPWw(rE-Q`x%j4XGqfq;jV(sIOdW|&YgF_yDgv76Rr!c_mS3w-L}*>GIWW12=5PtqxO&p&bd|zLoOFT+qN}gAE zkyCDwMiDV^LGWjB#6~~c`%ozq7u;K*O=wo55{*l-34uf)ouGj8DmM?Hqtn z12$DGvjDTTILQ|gN-qI*M54Udp-fwB#TyUK==b~u$4XTJ1k68jB;z}^wW6Fm|Z z-AadRE87-`E9txiulCU?%HZnOYfp}$d#$?-6)H6`k&J7DTEbQL$sagF)kn-j4Ye}q zCu@1@`n$B07Az{2M^ID(A02W(hgup=>H^>-qLw$6D>5ush^Pn0IIs5vKezkcJOM-| z3)1|VxW6_L_#@XWDlzxyJqG&w0r81p6gy+GZ#@i{$E#KPVjRq87>x@B1G$ zFjY))RvKTU1`#r2R}X@(L^&ux9C1WweO!>-l%52Jh6@kBp8;Wipvjk61Ob~eMNJrqoYwZi1n1PNcyxb z+%kkioIf&Ym=VE-3S`IbVN^t8tV43=!z5w%k?X17xbBjS0rBrQIa>nQYBiZpoVzv< zWb%%RoXN+#L-yq^rEMGePJ%pi&xSMvC(P(vi*3Mq=XX_Hta884_*F#4E94UUG zjAJpZWf46zYel!x8(2FFD00$qgJ6%Rq{cOhEPq&td8<+lXngESh}~BacFSXlY3}Ds zyMczB_$$=2RFCXyO#RzWSmhc=P~hY zEbGEP33=3!m3d%jCRP(7z?nPz=+CD?tMk9?0%iNynDFox0G;*^e4ry`DGX<9 zy6x~_{+*8%OgVU@7lirovM!T6YSm;5mKx~+o3S<5bFpuPUZXQug8NZfx=q=AMmg8{ zAS-UOB&O`S#a^hT9vpX-)_PKY4Dq-X#yeiL%uTcGN4L|Z_bo;jsFo4#1%ktAR) zX7|2adlXzbCpiJgD82l^YCuvwQoYYIO}RmHkK+bzx(qDj7WMS_7u3r!1=R1e>5fDw z_k+@^MmJ`xlKg12c4Rz9ANTVuOLq>a+jB5H- z*3Qg1v8W}0@}?p3!M2Fz91{2@Ae%$u%UP>! zocaijLlzjZfMGmA|AHW5)SAtaeStyNaP!K#GfA#Z1EbLIP|&p3TR z&r*XACFl>}uUz|v^QfMz;%VZk=0$C2JpM?ssnUr3ryimBUhv|EA)m~00+ zJ80lX^-mVANS3xdPL(J^-R1m+VFTeMRcGv$9*~a)(nHscu-DL34Do_H*iw?Qv~T7@#^WR?b}#CQnk=vXaB`AR>>P`%}M>t^Y# ziR&-;CHB+jOj9dec^X-Nz>j{zo^sK-cZ>dIJ<-@%{j%KGxzo0!AFJ5PDmtA5=9u2j zZ=58~`fz`_peUyZaslD}M?iduXEGOR(U-1|d$Lf~(VGI0DDO9;QimancFikMoZxs;;y zA+7ci1!S-X`gqd0*RJFpSJGoShFu@BIASh^(j`>=_H0FoT9eL+WcUEX^;=v(g0;ps{WWrt$iENpe7tE*9%b-VWdC1qQ8${&j`AVac>jp zDH#d2FKLEZ`%sy@yu9h!9Wb9RfYA>kb~_8dDWp*1>0!^eX54Age!7Z;W<`k!qb0u) ze={tBY6MO*V}mAt!9?{po=BJ8UFC5Eu8=Sfq%}J-BdF)q4d9Gc%G=kPqTm~&wQKbw ze|n2oX<7a@0exP4kIq4MRcre?2C5!IX>go-)A`*bkT%oQaaH1#QmKCCh;E4}tL|u# zQ%&Hx!QCsK~_6@?g)vX$+R_#tfTRx=rJP0xFz?z z^R99=`fJCgXZil+bhM@{t1FyWU|OUC>1n;%e_)vSG46ZbaZK(5v`cx?lzZoZIxMiX zMMKK6yjtm{!?;&+k`c;!@ZA4AMshGb)YV}a)uP{;)WlA?H%hw7yAs~EbP$yat?~X+ zPj~6U7AU+J-f&A=N-~>uL&ZeR!cmj5@#$DNJS?jhR5*@!tW}73%+bWP5xW;0|9l{)q?~I%moIo zU;vDRF_hBY$Y}U+Au@%Q5c67EBqo&8Kb5`WwP0u6CP--Gt(sJ$ho3 z@fh}##J+`XRUxTcyd@;fh(6J}=?lwXZBsOElI15^=77Bs ztoEH-$%ZzWzAJi9|B zpO~)?W9TJ@!c%RvH`4ny$JUo4Yn);iZ0Z56v0c8wZ#Kwz#hM_U6_aRuabk-beF^)V;jDTm|xhyYn%Lo8<4kld=9KbTb$P zeO4hQmg}C?FXYwe1z5v9!(sx0aDR&*MgvCz2J;jm?P^{~s`u{TCraU!3u zjAXuk$ya@V(~k9;zN4K8-6IR~bJ!e0j|HEp`8TkfxH+cJ|AVn2K7RRl{pf?~{^61l z1Y7`t{M4}91RS{S+5KuE)lW{k45?}3bTctM`d;p4{RW1hY^Vu2^E@Q#D?)c|>a;*F z;3dnawj!^x;w`~BnBcHq*FsJx;kgHIZpZftZUjz8LI`U1^yC+1g@(tFPaGLyB$f}74nPQO4E>X(;mXfF)7T>R{`Ep zoaU04?&Fz&pa?X)nQN9MfJ|u*0j!GhSP2!T^|dtJp{wd9Hg}Xa3od=~0~kR|)cWk^ z44zIE#gPbmPumQR!$QU2N4nb&zf1JCS_GYAb2Y0GCXTTnor08s_uW+G+keP?A-K?g%Xqp3mxc4QbmsEFsPX-{^3;b%C0Oo3Vl>!@^ zR=_g}YYRzrTn4uGT*+jyGtbRLnHGlse0S9mO79Do1aWJW?H3W+%)zq#^-5M8Cg+H!%y zFfwh7`P+belvfooQFvg#!2!Bl&M$v5ETH2}~PubCTlnL7Gm)uJPR z(QLGR5X$=!_0-Hn;dlDYmWC7tZ3e-&>&>ayGzLycECd}?td5Ohk?!rcS@_CRrC3wa zn!|;Mq!lckZgKqsBuJ7%O}WnRuW>jZbJTzlD6f>2Vi4eft1%|Mv0b6iZtV7f8zd6= z*R_}$&M4Zgg$C(0DTYWoZtL%Hd3;+D*>%N`>kI%?grEA`AG$N@8e%fGPIuL?5WS$7 z{S5pY{p&@mp&dy=;N0V#@!TjTxY@qs+E}!26``i(r&NtqZ9TdgF72;z6t({c0W#Gpw9_jOBX{1DA9Yq8VPjkCx^(rnOTeJ_50(%t;9Fj-((YU_2<

_Z>d^qeh!!fsNIk6XfHizy@OG>w z&HUR{@xY1{}QTuHuI6`AI8=6_Y3l^YuV*zqM?J2Py5{C!b@vx^+-kgj#s1@)8 z?B7oZtF}uf%+BveQqP@BxXj!>J!SNXKgj8!JM=EX1bbixH#Xv zC}{P!_s^Aa0LZA>8F-Sl437mMU!?oB%yU~|BOQQizJ&oqpedgw!#nV{5><~YxVvXBp!0Z_dy zT$|^6j?7s*O|2ne14pP21ZdnRQhEX&b8uMrwNM#`fKiC?y zb<#QT%&U~%G8n-h#!Y&sn4*0Dv`i>YRgN@fbPEn-zqy<5If z4q#=HE)*f%Il}O}`A8u467k2m2(IxlN05g)T~b;8dfp7~gIMDVs2e~s>qGy<|Mk-s zchmVp=UuK(KcXYuMt*3r6}xJa@eKdl1r2ot|Me|kC-WD}gt#`<`khZoeHnI-Wr@k( zmh59>ampD@*{2;_`k0IQh9$4+UTF$XcaVN666e(tF|(}wdPjJL@7U#|IbtjZqmkcR z6lSwfwA!WJc@M^6KAt%E&&_AER%-ebAcPgi%2Ma1txm-Sq<_14JQ$V?A9P`-`M>)6 z&eJkUJSs3!?@8711Z_Xf<|x#Gk`&4%kjy18=}zBqT9yWGJQQ(pYj{2sYDfU_A8uc=u?@P<0tSdWOk{6 z6zv%ioSez2R?cS{@N#A@@XIEoeEtT-4<=L-olOC1S8HMwDhC=uSybkT@l2pmFqA*c zPxHve9WBY(xBFe-mB~wz>W#u7jLW9e6yt}4A{Ch&;F0WttP)lE>hQnWQ8o=p#suM1Nxrnx@VeVfF;Pvq^F ze{oax?Hy|PY2J2sU}=kAd>aw|m}Ni9?Rxb`3IB8v>N#l6M4Be*ab#vz#-ScmVTWrAr?`y&(mvl)Nz#(a zZb@X`fzqMZPltpBd%hniKlVKdn^XojCfki33h=7F#fC9it#K9o?clO~YJPZz0cnEC z)dB{Q?a-g5+`pH%^NZ6Cb=~$hU+vF}L6CS!m}z_8fIqK6+djO%-yjL#mI8pqbrG4R z-^2KsrgT(qYeMxQl^9cP%lEfc~xpNRp=`O1n&IZmXWA8 zgv5(*wclmd#NP_g$R2IpUZfj~Vg;Bd#aioW0}JOUc4JNRu8O*Utw?5*d%IY@-lo~F z;A@CxX1U6_m~kdB_xlSwodX6SN|Mi2{Xe~yW}p#Uf@t^@a}ZD>H0EG!w?mpTU?;(w z`23nJ&4xIUn!4`n8x^y=`Xjw}G6^imhfP&OT-l@bzi=CYPnw845&EqmK7bn<8T@^p zasD`B%G_Kv$YMR6wlsKNp~U$lcPEkPd1OX4Myu+kLKQY!PG3RSV_^C9Q1$^{iOji4 zP(TglhB5X7?%NqN?_t*NN&(R~bgyQKsq9jMf6$Wobh4YKMup+9y3TmoO`ijTv8pqD zbfi;EEW6XJ$)&?L22Qxq4$5)lRi-T(Z^9BJR_S%zTKRz_W$2=)X{_wfs{%m}(g;2Q zu2u#*-LjYxS;bo zG{28G(of9pIOL5q!i||E3NUpUGw>|-U|neQ@aCK!8lfUekC<;O`g03!s@zH8+Wj;z ze`6F>KOro5R}{d@{vGl`No@@@B6iYFaGZuSQP_&(lF`j{rNd&wEe{~|ISE1T3upLCHqHJ8bjZ}p3M%&TT-3| zM(!?hamAUj_A&j)ZfkMtdvdNFX;kBnPDZ<5#<<98Z75`iKp$$-#LgzTTku2>SjozH zMrPYhc0{Xs@QWpIoMxRF<|BKIxZwr(ASf7HLI2I5F<*!xSf+~xej;fL^E%?r7*nzS z6Mw}nYKsTWKa+xmoBMmqx}WhtuzBmTwa>vZ%5Eo-L9bg}Kls)Q>Ro&4(U?-R(2it_ zLtslIc98N{2?E!8)lSufth*<=+cBU<1#TqoUK^pX&6X=D<91)3kv03v7%(!Y>8Z|& z!j5Mdi3ZF5HJa2tYHPUjkm)S(AGgl`T%t{(Wy){$4;47+D9U(Bm@C?2KEIfD2@y2-AEwY|N=XG>IFx@J1Ik(x^LGf?-1F6_x8oYZM zXixsSDB&ZBYO8c~7K@R$(?klS44>CSc^(0k+RuQsFLoGx6ILH83yWqs+#AxmB2IR_ z0XTYE2J4!eqb%!s^c}gbe&R#=wRltcY|k~?Kd9gp+DU2E3N~F>p$lU{kxQqxIlPWv zT`?_Are^EH*0xYWj2Ng5xGJsBi6SdY+(s-sE0nQ~k)xA?vA*?xjBE`opcq)`@aXXV z_lWMl=2+PObB>D(k5HB2bB1KPr3R?@f2{of%1)yY8)i@ky4JMz zAGbCzLe5DRk`hFilpCvFgOZF`vXa-0c*rZ++2LTUzA+{yie>`()1{OFpLjYSz}eCG z2}Vr)!gKF`Seh^KmI?yFe9{Wv^p;|1RxOuME{#lDf=yIhl(1mj&G$6A!GKCoeIi?` zIwFC0_y5ScVnwEghVVd}-@Vn@)V2|FC`*6HcxU38sk^4yg=ff@f8%AkWwz$c4XKji zbUjO^pkSEw1sEGa-&uOT1)OrzKJb|L=SmFtm_bMi{Q{%&@~uh|DQml7pW?vLLwlD- zDG8@D9-ZMJ&9Ei(K^pj8M&%o0rlLn5^``w1&k7!ni`77z>neqIrkIwOTV@4%e0q~< z%GqeTwgKm52*baQRm|2f8ZlihnQS@76zJ3_ozhO)z=#&dy0RBnD$Oc@Ch~D*$>Qt= zF>gHo=!5v5V#V@*W5vS8K>uISV*P)kMUThIK*z`g_21vje?0pC4W7I22kr#gs2AKj z&eW`6yQd#C#CgJtQ}=1YE$K^PR(UC0BJiSd$Q0?=27se=YAK5Jwc1VU#I-46jFTO( zzE-#~5tAseBmKr6YLM25M z`K@TkzdXk7NwE?}-?E|z3dWko>m`A+@OHZ6sJ6dXjv7Wj{eM+D9$lLV*fYp<|9(CE zW!;C8U2!c#rp;HWWCK>Ey-$)Ime3}^8(PwqDC0MImy|6856!4q-V$mcx=gA*YSKCI zg(A5HA)FQBvBZ6f6SSbJgJMazz}oB=dscZ}%b1b9)Puj1Z@cn*!&G(ZrquoV$hJA_ z8-5S%f2Xc3EI}?2QR7==>wGY(&@fB$eX;%Fgh?mZD@ah|cO61$y$LqPLmhG%(t0|Q zJ6);=ecHTh2H%+0vPEPzTnJz=mPw$_3Hu64P`sn71=cjJ$t{@VMaL)TxzP2YZ= zP6elzbpY6|Hbx>@QVW9}K{H3LL9V?x5{HohZ$Cv_p|bxewB`|!d|2C_+()M?o3YV? zo>wnCsi(7%^f*i(=OU8CU2{S)alh84=E1`MpjsAQ~i=cx?f0rX9~GuSX%hHFUtxH(-QxPLwKoJG{-})|0k7 zf9GcRx;SXq3phdK(ogm0zRV(*UQpGtiP55wlT;?UBL`D$VnF|g5zDN1h23pW4 z@2|+k2vKGogSK6X8KY3>QBvs&i@8;JF#i*Yh!Wfmi$L(zkJ9jsW*8<{uB6-pjq50! zsPuW`D=Xg=qAq&J?jXnjoFDUTww!2blxwi=YGA*)V5_}084+^{THb961u`7WUx12^ z+=nBVVa8$SuuA!gL?3z9o{sSJND}9qwy24MjTxGDe!ucU`dxJP=y$7(gN~=d6ggf2 zvCv!87+ip@lZlJB_AA=A<8xXDvfc$I6@;Lpeo^`KXcHVfH1UvW$AOxIP>!$z=(IG0 zxzJX-#{OuA?s)J@lF4;|VYmcbO%MH2QDsy6aKH<`ESk)`70?0rs!fk;zPbB$s9QRF zdeyKguiC(l>pCsMUxmdy6r~F7DJENaG});^qJmaWUWpwA*h8b`m7v#`=ECcS@CR8D zXW6xeiOD#!rd @)SIDIwuJ9EX38?IHtwYFtK1#xG^f>58zP=%s{!VIxtul)m^pz zNU=YGPUET{aDv9n0ZLw@#ciIfqP&xT*^B=6jWWxl1?F?sfB>0mL=5@ zpe2@4*Ae|IziTisM7fpmeRwY7Go7n5;>uYhA0>wV)|4~TW@%8OsK7DinhHLxehy?= znT>0E%TXJoG=0ZFJsdteDj~A0`3hmR;g6eYm|JvFQ9KGYL9ubl_4M4kb{7Wqq-0A1iZkW`G z(!?seWz790;|hvxjZPw$It2cUsAwvWr#fuKFJth)SY34R8#p-Kde;NBp8{KoVqkAwt$-QCCG6rdce!w(U{!t|2(C`E(ru zZsqk`)FFV|C6q9kSxB$|2Fw--Ce;VC&$W$ioi9wrK#8-!CavG@#N+pwjDQ%34}Xi- z=P%@gNRB<1_+cAiX#hIdAEK5PU%t>2V0;^A@z$wd6oB+6b3_g8?&gM5>44&$aI6oK z2n}g`HV`XgI|Z~@?bqyziwkZ#%MQ`5d&yxpV5JJd3`Z&%%y>T&>ohV6aL9ktti))= ze!@9>!L0pM5?uZM<~K7nTVZ#n;-A)7r#W#+i(|Co-=^uaX41eVNI=PwisVNABBkKK zqF5irkl87auHlUzh@Lj%5IXYy_JS(iuth9Ots~H%Q9OFc8E`Q@7XpKygb>l9^fnU1 zDXM627|hWx=kH)`%skqj5o2})%y`fjyn(W<35<)5NV)sn=xMbr0GOg+Jgb)iN=*2rn82W}c_WqT)(?q=x~90o zT2ZFX??NT%yaq;w)tpJ1YS`}BBl`rc&50+K-NGmm9||%?BC`w&xi@0`xQ!*RoG?q~ zg>F$PqWw&i$oC?9_0m;7x-80E7LUx-y5)4$B3|I00T&kSazVPE<=5K1yg!!AyP7T# zYIg)Lq@4Dc9$%rk@2%3phwKN@AN4A5rKN?i2dOSo;mq9$XtwfMuzomWlD1r@iy7m0 zyb_;4yhZ^=twnc&x=)-m(1loCilL%ik(Fliq08!*2RKhKt~P>sZZr=QhO!1gd(J^q zmf%QW2tK(I>>th-M+O+@G?F}S4*DRMQf?gC9SC2>U;{7>?u%8to%5{pllhB-5e=K8iZpJOLSbg%nIj0M6hVCCjbqUQY2<_qoX6O96fwON{`zSGbK+H(E*J1NyIIF(i@Vdd zGg6k^hkWD%c_nMdC9{XZY$$EmPM{x^`n zy*u&iNt%K(ITe3TL3&Gu2%I<$&bu@9Wl)|84f0R*3%oL;6o+Vz!Z?4x1(G&Iuv$y^ zHv5iJjDeiWL#J5sX1x4ml&Wk;Wp-chFr6lKxuPj8Z}4_KN%NwcxxaorUXdWk^&h(8 zMGaSAtseaC!sZEVp(8m3!4%I2M{w2j;}4d&t#OtcC>T6wyzjYK&632`sqP;ck$X8l z(t_()1jBR9u{7@?9PtI$ewM1IdST+MsIF{S)C7>IYP%1p1h>vv7R(Rj+p?06PEZdU zs7OIc^n^RpaHbkA^c7B&*F$W(ZgftRf^1?30Mrk;{1X_CP8SF?3c%P|$Seod%+GsG zBDfZe^>EpvDXloc^yey;H_9Ax>e6^ig>{)@QG00`qS1|iNFf((_F3mk$mz9kASLY zaaX2apA;qj;Wfg(1|A8SSAo{2N@q@R@UQNZaRT|s{26W9G}}_z4TUgD&U!_IuVHTl zG*hSz3UY~OO0o+6tbtNa7Rac<8Qk+XeQFl9)+BWhcJ6nJCMimRsfcPt>pb?YGh_sh z4iHey6`E02nf-e2eruw;=T~e+$v<~kELPN^gag@hP8syC9&bIFg@ZeG_no!7?(eRQ^ z4}O-ueVb|F;SM6DvLf5MG_mttH_fjWOUxe>VtLZeVUw6oGnBXcpQ%H7q7;#{XlT&a_I64)6t-s z!oWrP^LRPM0PZ(rd5UfJ^ zE=d)X$}o06hWj7v@f^GlHD;AGq3Nqm*KB#|avTz_5Mi5aBnXXbRy0*b=(P#zX zyo^bNFMQbaz^5k^31_OLktyPe(YtJid!_R-&m#{L%H9a)jQRqC^s>jR_!p>blzJph(jhr}I?M{alxwc{^BrF?9jlbG zIE0j8KZio+10GUrG5&Qr?-?Kzbvc7)hc2XI#%DqhYAYa2wjHYXZWW;F08IzqNZ6#x)>{b&UMA%J17qB#P-XwD@Mbg{#O0JZ68|;=4 zGaSa!yoZ9t@X+JKh#f2SeF9u>ly+&^nrWN$`)3+^s0L+G{{LL-9Qz16K@g~k-m{aK ziy7-JebxN2Vh`<~mXpFLGxyS7e|`OmQ53aL*X6AX|7aQUI6k>FZRSxn)M~gGCpti( zo4vE}0P#5^<8UmCySqH{ zGigPlNNmnx&`jGx+N`Uh&})_wy8e>Y%P7Hiz==0iRx6ttD$-pslgG+(+=x1JUJR)L zCAUByvK`&rpLnu)e5A-={oS5u4}M6GOls?7SRr86=Y54}$?9Kc1GN2VTPe*H2w^iJ zYSnJtNB%7MhmyQbE=`4A+Da54kPdE#|s2k?yBs*m&?qXICF zXst@GNXto-gvC@d!^F^Sgtfj)?MGZV(@_=#`&~R)vZB4?`b}I^+Pdj0zo;xZ3{D5W zUOx}IC+m*(RWrps~Jlj ztkS*5ub&V2gVA_#`Wb96SlDsotRzNb=)HM-_gUW-Y8H{PBdqX)1jNpwHIB0bicCg| z=^91bl*;8QFrljn&jtm-oB@|8YTq7&;K+yc3Cl*j2Q@fW?dqLXAWB4|$8Mzy`63K) zFL{i-50jQQeAZQpnC+=hq|L+C;sGBQ27MI_f7bs3J3z$0U(*;fZs@eoLWW!w*~8xO zK8#MkQ=9N_5qcBboH|GHS98(yDpjzQ?;oU;B5d1l@}FhK`CDc(*=V$d&2ESAQ86d3 z^5GpF9r|pv<2K?M2kYd;Hcpyk9Nb>#qS9}Gye&YPzE}=cO~fB=od(l}FLyFg(A_P~ zZ!0OfV;K+|&sRt4`-)IucZ`S-A?>D18e}q$GbIixh?z-BH5sUTk;R@E`Mk|Tt#D_M&XTG4T+Q(QE)Kx`Dh<3V0$ z0Cwh4*@tl7dPEgG2}x;9N5pTuEd;MAF&L+l1=G`>u7qpex5_mKZUmq#=V*8scW9G4 z={X_+6!jQ}gSq>LQs~2Ab#=LJa3oJ>Iv6!)ztqOjtkb!zHxsZNjlTG7yuXD^<$5d$ z_MZupfR5ph!tI@4rt}v6CASq z;{t7plN{-Og}c*F{;oLP5PCDZ_aOJ;h$CEWmnk=|=o$16*?Ou#$NzNwdmprvTeIzj z5B;n7rJ!g`I?j6DS;D{*2u8G9VvwK%P>8u7Oy`wCodo!Ei)Chm*j0QM$nsM%Vh1i&hBohosH&!$(OpwdZ(CVSA9Zb5UN7c$JOoF` zTxWnAoj&z4rouyE=rvNn-6yAdgrWOIsQ;6HCD{;K2MlZ&e;09v$lr$1iH0>!mKj%h zz#2m0{x_j)2d#;y#Pj6gNE#q%O8E4?B<20*#448t)BD{FT3SwnGVtP9*mts3@VzVJ zfX~eABK|qGx(Ny%%`h)Xdys}bJh^RQ^K%voF786S!YO#M(=spN|0Ux1eC3`Eu%E1b#)8WVm{$9x~hEK*nP#9fu>i=3YaSk)}ZPJ_~&?J9_ppMH+5d_*-^(noZ%KU zN7n@Y=XIO4V#D+0`e76$#Os$~H4do>jS2q8EWCvWfDE3p#OxPU@67FP+(1_S@~u*? zrkj?sP;ahqTgZB(wM7_516_F(yRasP{JSYcqp?G<(-l_8rQongUpjSU)uc?0kv<&= zwTqd1*^6o2h$3hO1)Q++qCm_uW-$lPC}lOtRRZ_#nL zU$xLhK;NX3 z5vNee#X&5yFJZ2Z5oriq;Me6AEpm#AuF$l=;?aDz<|>@vv9Q%|FRSu>Qmj^R5By;=obh>$TsMSO$~X9Sab*Poq?p6x&Sg~3IEZS| zqDN>f!er&f#s_txFU96vK@tq5_hM;)-a%1plh(h7ZnIvbALKC5`xomu8t^h@kJqS1 z;5PcBcs(rKv!zVlP0InOA2XZs_uSLedWBu4aN_Zcu~$eVbAFGMKcM#7U0aonw9)&{ z^zbXROPD1fJe{gh1#Ec1u9@C!A&!RfWsdZvg80dSVX9fd)^7r+0bazWKHtat=H73; zEg2yN2Ym~e?vRv_u=o!DMUEYsyU12Th*#MEWe&xKB;rj(S2=aIaHFD%@uxECf6fsQ zDKG}IFCE&$B|%MN>G`G5dm0Hcb8tkEW4{{5-SfufS4kh+J2s4miRmWoFRRrw3 z9FFt#giuYdu{Mjk;Y``LYYp~PfI+i?(&vF~rOTNgsZh2n2sAmAl$5)UER|qLL+3BQ zYFpT`wvJuZ)=2X*Sn4DmJTL51a={eXfxfgCS}Lh*%C`1$LP79qL=Aju&wZz+V5>8Z zOJljk)#g$Zv4lDohe6gqVX5BE^wYjzID1lmC?{IrFSc^VRS{zS)OGg6hv2X$P-`^& z>OQi_(LK&6hc+@KUQ4b_OdDe5t*chlBFLTh870PV!cjqh4c34@cH?yD7r1rOU?o8= zE?B*5rWvarJWH;ns8y*veyTThjrR5daSMCY=KIt!40#IzcX$w|?bA^=ivG6KaWh?2 z?B3a3OofKvFCD^G8>dKyc%L4jHnM1xup`NX;MmMi;C`Wg4EU-DE=60#^W*Bis6zRq zI&mDT)oK0A?l}|dn!lAi9zfQ;>RufMUl2SjNE!G)wFCZ#*>4rS7W!UAj$7Y_n<}*2 z@L!mSf$tXlZJJ@Z%8}=i;EOU5kX_x0^!`c*ZW)j;HW@i5tSYmQo37} z@?6C|Udpgw_yFwrE=q!p+2fJKytzIIP6DqC9QJ>{Pb_4y7Aw(5du*!{9)TC(GYJz@ zgy$+)v@HX6vAN_|N%n^z#&=oD>q@Em?J<{Q_ zROBAmfl~oP?WaIPt3V6=xAr zET@wxg(+k8KGj$;L7d#P=@H~!2|nFq1j^5_zpPZXEJ$eaF65^^qWU7+U+Q9*6h9C@ zufNZ!Oq*}LO-^@}3(%N&>URRw`>=C4Ey8Jf;g|aqO;Eu0$?y%ETpr%J^Ij}y19DjB z@sp*Z6Kdx+M?`>5+STVEZ@E*Qs=C?%{lm=<$J?K<_*uT6lg8ZVZaUdJD*z;ZU%qk# z0gD}+V`U}0o-@MWYa1(aDx1Yg4g zHza<{xXYU`Jk0~c8q9GxBO7ZvPn#_;s?EpJ;I-CWgRXXBmc(ZKo%jU z!tjhsxzm?kD{zVX;V5DNcjH@i%E^d*Yc{$Mwa!64*89!+Ldqc|j{a^@rVO()xUL7t~79{2f@! zBLA^9j02qQdnbwrrnKL(yC+y)Xee$^4PrhQ?RyKiL<+pV3+Oa2(nTSBGR)*n_pH3G zeHM4#zg#~Xzko-^l+WABRF|RNErKgep`dx)aPGl#1_6>?Y!F%2>J2*8xP8xBAH@GO zqM5$L75>s{W1yWyj{w7MrF(v!&Ig8Za9H?LreR-7gdOh-OD64GB>4%b7SX`Ee9~B0 zj983BP-KN!;AxA7ZEsd{HDy}SfMixQA>9+d^7kPn7 zwSbZOPI@b`7kVn`YaJa4L*c^Uxj2e9kezZUQQ(r4=RYBsvcMSOL> zbQn5CfSwM)a5}DLPK-3`$tpYNyi#*%^`?d5pRP3Wdrk->&5=RJ?#<{Jl-3$aY!r)x z6Q$r|V(vH>gS>>iOnnNvGvryD>OI#g_Y(V5lPrDL zqp2o=MLq=R_GtzmJw#Xu#`pJ0aWU_+qC1yxqG4j292?2EUl0ymO5BLsuTI@yyC^YcM1xst&h$1x?Qaj@8gi}=N9bw^-0nGKL zjDoPlGl3XIQHXq(h=(H950`X(D#1gxns77ij<#EvPxKL<7XPm<`ohrC9CdQ>k7vDg z(T`Ktq9HA3cRj1+p}4g8m@hQQYf=mntdYLJoXRLv=X*=Q_W901yF>XR$1TB!;i6l)yg@r*(-*|#6@^1VsyC*C@+=V9nU}W)w9-y;di6Hp4 z3|KF(Lzk8nA5N@qhNf4HMBtCL?7y=g7Ge1IFe2%E>Sama@gGx~9`9z%X`&2|&>d7~ihvep zwf(4&C2CJBHxAf`Ohvb*Z7~T+ z8yc;SQXo^cTBPGw$PTydPMn`T)%NUB(^7)vZCs5S_gZ0PZ|qk&q=x z)B%hNCBQ2b+7N$w3W5EG*BJF(_U$!0D} z-}p!j2IYUun;GaS!-?uZx#l|=bVmz7UgqU#0~QH zh!Gr#q7P-rjY?x(3`|14{?;o*Dn8~-R?gz$XoZY3tZq*55Y;rkqE-ZmLD_dY2u4eA zW#M7#EGdPJyF`@0`y|k1MbcF*KwZCl4L6k5%x!MTx&$hmGVO-(H$q&kw` zbv%zi`W?ne5;ur7-3IEbWaI<6a9!maShzaV6q9r^rIalzX^o-W;5CTiP{u?j-3M!} z?D4Et<9X)?MIqHL9&d#e)CwbKFf^W7vc(~iW$|2AbcP)1BOa9H&#N-Ur`rrA)TG%y zlM!L)S^%O*%87hr+GkNzYdp0XKW$E&S9MY;5UNGooE6gVgd4?HY4b}ci=Es-mkjFI zj+?V88u7N=*XCI?lT-XmmGMa+sk|J;gB0x_fE92Mot2)#q9cu#D;^WDN!-21WSm50iEIaUpLV<<3_#Au_yL2V86PPqDH5@Uyk25n-&@JyrY zf8hv5O^MaWe(xt-EnZ_pG9L5Dx^VC5uP9Ay!0MNcBG}6H>10sn;xi>~c97SY{2d>0 zxnX{J9w;4-AnEMD0ECNEv;7x-iuz;wRp7arA|-fIxYj?ffL&~;p;`^?IHu>c`Hm+n zCzQjsC~d~%YdkuH)Db(`=<;vW-E0?91;Fuv@UbNa(x?YJkftzw^tYS8wUadhs( zc8rvlt9IQxv4A~)6O<~|ytD|7W29vu?KF(+x!YXaj#3cEUeJ7Oa%?zv_Sez=eA7N_ z2e{Mc3zP+sJ?9L2Z7ify*WtLW<>7U+E+X8FJe>Bh%=Cm`nkHqJBdHiYN2&6|9vq8W zznC;7n)%lBx2B}lp4g|Wy1qi`qmbjSO7N-=sRGAtDRFyJQM0Fthi@;p--BqvsaA)=pX+Ek!>@2U6Lmc>6A~nbeQ!*zx@wt_|+OSssxrDuY{Lf7E_`(z?| zDT~&3I0(iOS8>agYmyNDbCV~`Z7+$^lm=nW0Z?v3Bm=4_+P)ttITp^?X|pPk0Y{#! zL0?TNS(Y~e*a`GV7b9aDnJ54Eo3ft&(CpcJab2|1QCLu?SFm)IvlP69BVwo1OrJLx zuwXCQ-yop4y1H4)i|pN~n;Yy017NJ6eM*|zmSCL%AWaeDLe~(F zck8T;Vrz!T@J@4yIARXi6(!B$WM4R)icmxzk52r!;VO8IrqxhP)IVJOZhQ|>yl?o2 zNCV)XJb#V)As&iWh4!$RwuH{;nplKD1$Ba~np0rmG#Kq?QG6Qh=_T=I2MYmiwNR(r zJ9Civt+=RvKzMM$7rc)ZQFxHCK-to`UNzqq!ZAs3LkYGPD{_cw z-^;BUlE_+IBNTQxc$|cGLF~S%_&Mnmo>Ts7Msgu>q**LHQVc$diWT$cWHSr%Dlu4a zwCnO>9cG%^>ZxDGi8!7QIGH6x3@DQH(2#J~?#-mypXA>-K4L%ZV`rhzRgi4kt{CFM z1iXCnSZy&tfl=O2E$W%D>t@{VK}QwdG28(X%OlM9K4X6{-U9x6KKjN0t@SR6u#(x=Bo1#O5$)V9avc|E4)l70}u+?x@z} zxu%UEZkIhg@7Nkn7BSu|+@5>uSK&pSBCK4KG-kAHadT}NUjGF?vUvl+ayxl(7qP9eCfg{5))>zlxChp!&F~#Qbn!{QC(d z#FsHhJ9N#O6vg~{fXmy5hn+T3g*%dY9nF!O`$k}TM%f&ZD%*~y@I*J-DcxZ!x%GeD zCezO1LZcl}b%4G|odyakkr3#b5tFyxkM}27)T!$=-} z5NFrYHk(NL7(sWttF046OFB`G7giQCFLi3Zln4>1{yqz2KErVTPfu_yh@e&b(*vLy z{9m!BJb#V40R5Bxkl;Z}$!opg?ZM4g5vJ;_4Gm#oIshP^H{!A}Y%I(J1gxe373guW znsw~91^aC%PUAerU?mxZZxX)sFfsHnWksk-T-q3|ce#bB35Uy=UhL+!Ia}{}3^(^* zH3*-HMakl3X2y7W3!!nGA<8z@hA|%=J|xaJ+evhT9te50r6eJ;I@%Q&5w5vST9Ja0 zzQs_}FFkI=c=QYp>bnC~CH)YMvanR9>?61%?vsbbH3fJk5V7jxRIgdX00tQ1hX~)T_zk|6b-3q zQXe_uk`73z?Hs_)wmjCL3@@X5TSUi+jjzsl61FkJHEiCVEuq;Lylv^7ybKigmgv({ z&RPXJ5vPlYo`HIFinwWlp^t0tDepMl;Y(PYuUweXs%zzMFd5@@elOg)p`NCc>3!bk zp#B#UXvn!8il6B&1Y0ZoXQ@9JfewI+hs&1EP|Hyn#xraL4-|?;EL!rKY(=1Zq;kfS z2wYh$?MTaAExicC8P2uk1|cA}Hy&&|I7}##%zOgp#*PFmzvS7@ngWDO~rx zzZ9?S%RuZ5(a2D8PVx|~EJgr=lG)RQHDrMjI5e zDl0aUL^-_(-u&|mSWGgD6SCMZrH2osKZfQFskzEGFNI$sV&-e>3z?jJ?bdr}AV-Ro zt8@>cOFV|CKng*kD~w?6Z(PTU%E&EbcZX?_9O!uInHM`Ol2Un5RpJ^r*$1 z7BiK{WHq2ltG6qHshlJ;@%48y0|8Kv?gzg-vwuW41yU-TrGL2_d}ZAdSl8AjnV&ZuZ0W+w(+*(}rooTxJ8kN;*WX+#Rjc&C4mrU8vf(LulR zW%od!mc9w2TZF7rM1IuxH-A$XWzTn3kj|6Wjq z?7s96hSk!?Rx!O6xuRFRGYlw|zBqGC_B;M8cbUDrLxYt8!1!Jk<*=eh2+wH;IRrtk({T=5}K_VSOH3)P;9_Fs&cGd{jll$G+iYoFG9!TDW6YKF%ux z7pDhGz=kPqC{giEDXydFJ+v2hyEJ3L8_2c)o?u(K1^o)@gZJcD-3ERP+mK3fzB8rS zYVfS!CfWD-)rCo{iUfz48IzOi)-m`G z%|6H}HR5vD29NE^{qZ{vVvM%Cr(mNurCL4D;LIs~?&bi#QW_qrp(~E(SVBU2qkdUP z5m^gjTGxHG1i$I+4W^tf4%*Knre&(k`X9!Tnb|!z>3Sb)gXHv+g^`Q*I}7&5#RR=s zkmmRRGjr`XRjor9>D8!v^H9xsV}`@Hm?4MFv-6R?LwBsw#M2$7sM!JWrEaF9yk_B& z%zrL%1@MS5W%DNWiTMv&G1|+bd+D%#?6#bd+HC!Hl-&~)uoVYGpnbnn2j7Db?^h*# zFtZn-OAnTd#^qpE?r6jb$ITK(BQ8N-SXVDGG@C`kjb# z&||sFXISb!UroOrU&i$peBcr771ei5#7DfD8RZg^#I;R^8w8kIu{LgqxU1Eo@;7@k zahUW=+L9N!V_rI^X%J^D8lu(UiyzmE9*?pD-g62ykt-I zr4Kj5&$kZ4hK{x0-^_4dwL6}%t;vlGjfTe}zYYO{lrWWLeF0NO)X#jz@Z}Gl^BCoh z;2xrA!+1W2x@7lpxFh4@xU8+Xc7yQ~ws~Y{+fXb!xoYPV3??xAG@RvoA0lC6oCCCW z(?R$Q#2@1fc$F8_?!AWVAF9qNZQB=bdiD`0IsAZ~XIhTFtLbqQjaH+^E%-e4V$ix*`fvZV+5Q>7LqLk zXkioV3W)?ELFX%!n31GReEy@~B(rTpF7aWLjV#OcJ~y{C?*;Cz%=V|!82K;d+OWBG zafib-z!fh!TX)GnJdH0wSt4&OOBx7*3hD;~xWKy{gn*5o+?;~(VClB0yHRsRkM-TbA#CSH3M(JK z_l&>T!7dU%%kckBm8=LYKJ%Rh+e+MBvGIRcrJogjg#h5CU+sx%54F^N$jCdjN{I+T z(h=XP9eMJ}n|Y8tVZI0X5t;nxH!U0hNk)}}FesHXMF34^=B|2EtJ?3E? zS+3}gqP8=fx|(77yw@LwKNHr4Sbc$Gpf?vlt>GT_M(C2{`uG|y))SI`1K$6wlUY)m z>fZ*LR^JJ>-rsqFp!Am<@yI%SVUs7&HiEjYdyv*VUW_TB(?&X!QElS+sb+2xhIA;d zd1;t%U;RAEol2bSWl<7pl?5(zF2k+0gW8b9X-3WwBa13MI`KS)p`@n_?vFGBYnKmT7+; z#24BQE|Tb;HU&+0PUS}0NAvf8;*W}R%oBiXyG;wxbL{VPX*eR@tgq3XUQ8ZW4K{bF z8Ow_U%75E_6!odGubvaWIPJRa+!OnU$fl$?`_C^L(SV#Uee@<#sikI(YRuU!KVjk& z%60EOxj7H2!xRe|_i?~we^Km(Z2Xk-hLCGdbp?v9#&(>-P&-r2GX5KSJcA^#&D;be zkcBrt$eQomIJ85@~n{G^zVs z1zcJrU0xYOUu$3ujNJe=3M?_Xi2R$GUd3$|ol?r>5gyHL=pm>hrIov;`0Jrx-_AhdJBNm@%1&hG~1t}40Qr?+1hX$Yu9{)x#djHL$nXi)o zC&&)S?P_XMua_APB=pVMXvVLi|GyWtA>kPqA^&J>D8iImRIkwy2?Qc`Ub`cV#ADbS zxF-GR7pCaIM3WxsfA8-_u6D(0?@(_}oQt4N${%~uDLgxOpkxDyz4Bm`BqPj)B#K(; za-ZBqv(fU!j_QRRM;Ck>xLkQyOd_^!CIwo(y-*8Q;p-o2HiFtkn`1`Pd}(+$n?JkK zp!I**L7$8`mF!Y+;uexPpL1nvzK3P}0XKTus9XM?v19et(cL$zaT53V!DI?l3vX@s5AyB zKF(wuU+)OOdC&5sh$(;Va{WU}1`aoo5lNk(pdAiNRtPJd%DwRlx+ux^+3QE64J*R~gg4Z16 z7@;NUliM^tLRk1Op_UM4*E%4)+Dk=j*Xg8;>VNpE|d1Uj-NErD%-K*jaT z-9tTuu)WX+Pu~aXNHaD&0;FMA%6gT0F+Y|ZNr%&v>8cbWI^n3lrVMo{v*0h~Jj)JD zS(DV~ywM>nVBFp%;MRCEoGVEoeGw#7xlzX=ipvx^hdtg97jZ8?;~}TO0v+pJ=2LlMsAbJ7F8X`iN4M8 zT7VC_#8(9x_?wmRALu3uDBJE4y>&F3ycsA+^x|h}8!CoZgh*r`*jM&ID9Zc?`%Vxc zLl#4uz5>pay%ZrL8Q|;^j=zjlCuHywMsf!83}fHxLrUU1aW|s86{ek`0slI)J!1q9 zjlhIWbVDaiP?AV4Tq22EG8ZuRoTU6e*x6HgAxBOBX(RpFo;`hk^F9x*RM~F8L{qG5 z(KDfVRuJi|?ZfhkszI#BAlf46JCalq%xBAtr3x3G|J7a!kjOm&rKB;9MAQ6O1EuXn zyRWD1t!>J?@e$@}T=aAJ%K6%Lk>6=EuGiA)w0s?$h@p%_1#OqYx@?x}SrN*rbM+b}LqHCo{sWQVr32&6#)QPUX3g|sbeXI!wK z%1>OT10}?E&L8@!gL^iM&AOKxhs2NZ4%ALHMKEUJmq5+x{^jfkMdSuMi3={3_agBx zUH|qec!$~}&WNhOgf_)`^?C;sx7BIO?wlye1SpgB&?Kd z4_pK5#S%)9b0+Sla|S8^ECCh5!l&sCmXF*XXrh>4@JUYs&2R)SPIYvpbr@fT1q^;l zNGU=vUQbbkxH?gv(b4234cIoPK^V-gUdn_!KQoOD|35o1!7(|is$UVJ=b!T= zBC}-pr?R8gj-P0N&JFqJ#qgd(EO2w)iU@6W-Be=JH*fjbswlJZ=oRKtLjp#6Oy{8DB{2noC_{2R+`$kR6w!ZwER#vAcwaX@FX>hRpEUO(Cz#GlM`jU#YqKQi-RD1`aUZS z`6h^N=xvo7MXnxgft>V+dX+?lP|4?7eW2mruV!Dj^}n5DN*`xz%;2E-*3MSqi{zy_ z>s5@vDh&4&!wf37hYghS&%d#&ozHu3b8fgr?EObMh8TM43(OgwUNBV61ETGxC}5#Y zfvcb|r6DzN96ZCTwg!Pp42M5QY1Eml+Ix=gdi=Dh$?r(BK@ZeKJM!?5k2DY|_YpPm z_-LMWo$n%`N*MuE;0NtK=9$y}VsuTLC1#@qsDcaKF0di(0xZ?F@f<$i`LxI>_l+`; z2#Q-XZrceuv3KMh{e|NEL$8M^wkQ!?f=Uh!vCi~yhJlIgdsOSs1dVeMeetQ$1~qTsrH11=HdWHHcrPZ_XAk{(*!1+9Jwz4Yr!ao+e;z_ zcw0{+VTZv{I7U+rU=rgmJu1cCJ`H*{wF3t=v0Qt>2Q5xZZaJ(Tv=(?DKlUVvBpHCz zbrG2{&`L!iEUb;e@fp5#8}9Dzz?`T%8^yiXZqb}?WD|J#j`1+R>JIUT;W8F+pjBl3 zVH`j@G1$0roG0L``v=;;$QiH@ivFbYz^(V&8avRN$PTGR=;zyt6B1qluDmsY5Rw_` zQ1tKG^p{bt7L0Ts2fsWL2ekr#t^?XG2ruHG-0&uiO3jYIfzbm#EPGspQ~U{zVE3#o z2@IuuN8}-Pj1yH$ol=9(s9o!E4*W=VtMcdShWor226!F&$o8Zj$mUoqfM`A8Y{cFY z+^ZxyP-~x`uB0DJ&Ls?sB-jF$HGIMqfXByBMI1(4&b4c#`1b>Ejsl%8F1%M(JqocY zu9zfn3AlTXQ$3fA;?PHASUL3Cj}+B^!-NuwH7nM|NV=Tk(j|5Sk~(h=o0e$VaCk!C z=HD~h%g_FE;*ejxo3i88kJHG|CSr;la8WCt@J>Hr5}V+%HN8oj z0$QpG+xYBPBx6jPvINSM5ouC_|FFSVshkNhe)4D+n9o*{39(SB zl-Iy1C~2(ETf{vq3r^t5h}gelz;*%Ub20ftcF+pgm5Xzz5mRf)9?`Z6Z%tHZrP%{s zpf9A^#1+DiN<*HU*t!c%*P@Z{NOor<>l&vIv~xxKB7) z)AbBhYAUO3J8bMT8w9(Rd4~V}LUT5KxEL-jBRTH`vUq`a!uwxA>StwiH3WdJ$1@< zk9j4vXiLrr+7jV@G0zjYmd}>RPlrfnTFd}^I#1cs7o9>^;wCnNvP~>z)OyYoE*5Qg zuWW)Fl*#HhuvU>90=KmO%TZr#Y~z(Aa**tR+slk2kHXf`=%jIyGR(1$g)Ys6w3G0; z&iqMy26tM(9!F=PhSz9$<6q*lh#vXIy)=)v;J&5MtzQ$wpV3}*^PeKKUl7M4UnW#2$j$Qw;aF9k{OPE$wKIOTF)H->Fs2mE)fI-c!3|ZZ$wE@}9vvnVm%zy{@Ae z)UW(5crVNwNpzIJxe}m4%`Gl-NZ)(wee+%%mT{SwXxrn>l)7)!@lwB}-^}qdn7P%T zbh6_u+fJZHqDvUBXq$~RCj$u)=#_cD%*grnqU+>r^D~UuCb(FyK772Sx$?y##Q>Wi zGA9?vv=mj(JDgEtEXqIN!}ECSWQJ}+^Jd)`UVsf-Rr=3KKh9 zWLQTE_Z*~a&RqMIhxDU~&9c#IC@>()7XuO=L)hvky<|q$B2Rj7O*E!$Kl~*KDUXRP z;(oakaEs`gjY4todue5#>pQy*uzXu;HuQRQ(@~*Pc2P1g2JE*6Aq{GbicFNl_RR{J z=C|j9H#Rl#bc{ z|2@j+X4xTVOqw^;CH&bcc9_9!ZRUK<^dGIuX9IaiL}8gb8h&xU^RAZz#Ee_BBH|S` z2DYO;pdtEP_@u4S#>(n%M=j=jYyc6~D#Iz;=rX=*wfxKAE@Wta9D5{xISSEu31$A7 z_1{QHUuMgd#`EJCuZon5lL_I5D>|8aR)5k-U9L$vn2SP_z`hd2Kn65ZDYG^g?)7^K zBTI6I%<%A=U~8}~f7Skc+Q(x>TqZ7#Ri@hnU-=C-c<93dd$xKY+@P8)l&5Gi2B49H zU_W9ln?WM!Qs6oW{uErIg+g1MTV-2V@>&neLoifSKC3|<3^aGtY5*^hZ~jWkazEc3 zlky1dBc``xDwLzG?Z(qZHKxwy9Hlorh5rkpqd&wLyj>U*dWt94z=JDs6uU@Sz;Gf5AAPOc8mLyrZ^su38f0Ler!&pZ$9VAg(oRoORZhpD4gjV( zUYQ}Y6JC)9tp?Gu_R%6f3Z>(7PwB)v)cqZK>BHW$X8a7&4pzrv;YowLQvK##s7F#o zpc(^(q^Fk9K@yKTT)c1mKDmLKRjV1E8P}4iX@!CX`1G&B>ypC|5wQcny}`ulxpuBE zDSX=FO$n&C`Z0VB3+PsxxG;Z~R}d4-=YQQP1|P5ZA)pAkv(vepe1~%sKAg0uAAmP+%{vOa@CRA%;WTv6s`7TkxM>$g zgyy(+&in<1A;i28FQQZ^I#eGRDu077=fWn?T82JSw`~#1<729r`W-MBvbRneH=(1Jg8BxX{2Yw<)&f`QX;ZAoARo%HUQxB>786&85u2- zk~Z1n9k!-9E*ga~6J1sr{2VJ42ZuQ%KlZC>jb@W!NoEPH9DU@fRbAE4sZj}%YW!Ou zy@~jxl3^q}zalJU=S>FbpP2j~T9dD22sfIM0k60rcTlvhcIYHoDJ&Vdkrq7jD|-by zLIhNm^#*V26FY6()03E=RK-4fsrDu8`pXa8mGeQr@Tw<$GgB(bt-5GCE^ihF>@kUk zxXT5ik{G#O$%#)HD!#k5-g?ji8Be+|QGsas!Ay{n#xiFrppd-rK+2Mq9|-vX%z*4J zi*P-lb>KG<5-qWy#J5E~L`Ape9T->Hk&NTPl-`Yx?4(K88eTV}OKQ1=UT_=ATqyYb zB`2nM*Tu5;7D=foX?0&nz03oaj5Z|zL8DJz{8FtuzFbooi2H|sS81P$0*rsyt;yn{^VEbFLDr1RIo&*&-G1>=fy~ zM&Mj!cf0e!l8PM|0>m(~Vv4)I%T562K))~JE^G~0p>W1XE_6merqVSp1Gns z<;9?K%8v%2{;`t`W>yf$Hl0uR#m@5p*Tpj-+)w1P%S}J+N_SH7jqSM1(mgpP{nN8j zd+fXX&N^AF5fu%{8`vfh%4T3Vc-R&|fXbn;lLF5q~4!tt;MjmrMs^G1a0v4S3$;JZD5c($8<&5NV# z91OTeT+c0amy*f9Vjr*j!H!Xl-^Gkv`JYV5JXqY|r=8AFC42yfva!NCJ`s#ObZsOg zz9H;8Lj~*AB#*+${@?v~>jDP9u6ToCpaGeX9 z1L~;twpo@Mss|XyEgSmfh!>qX@EI|OFzWZYQfs8KhO`YAXREyE4}qwE3+Bf^+uJ(O zMYV>j&<;y6mL1ODo0Z*g%Xq%q_e5NrAod+8P_-+&8Qg;P7ju1KWFQ}53G5Ium86Rp zis4!kd;ZGzaDp@cy3Pt~v6Ao=u*oxGRplW(5(GQtPySJ@ISMV%y?p_%Hd0rVP}he; zcUG?j`yRD@EfQezc_$Gd0?Q|uDd6zU@O(z>6>V;l7@MlRtL5g`0xPx*d<%fM?>||m z2`mwIy#b0b%^&k>DQD|JJDZ5pQ{5{$j!zogF(8vX|9iq309KsfSLVwhA(es@t(j0XYA)i`jshHHVgX2BclLbmCDzN@V2Q{)#j z%H01+=3R%c0Su3QQOls@vH`&{N)vxvYeeYyoS%Qo8F7^Mj7)S5QEBEm0wyofo|21F z|0aCR3gY13t5X9#qf=zy`^ucs^ZTk4`|LiwuIc`lHCVpTPU}C8gc)4T0fbDSHsh@j zp)0pqd3Ryn5*||jY5LriEwZX4AU-`!7%R%rg=j${XZh4f` zGE1R)0e_zwY2*H~n$}#lH!MF3fpSuuk%KYVweymD(L`EARDHeQne+Yz&(q5}aNi!{ z81}$_!fLPL;iSyn7oCk%qV{v&=MR=Hg0)2ZdAN@gzWq&mfu>9lS@JAfWA z(mFtlH4MJ%_MLj0v2*Iqlv9!(;hv;fe7>WBw1QD9UXMBYCDPA)y0#_L@&2eQapn&D z_4M(GZMAOxwQu85yX3wt%|@cIO&R;gwRq5ah3UZ{)*_}RE)16OV$>>5k}&=W2y3=Y z*z|a3uFsp9-M0eVz@e7<76NCHZb({<(e}?qVdd;lu+i#Dn}*JkjEOE$}GtJUEN7(wCMA z)t~|}-YE|cKaAOA9a0)0uBs6>Aq58$*=TQ)Ib}4EW8|od&jd;8e?m|vm3x_b82VK1 zu_;)_Tc!rQEd!LaGPWN`3n+4YtJa|>`3Ct(sFa#mF%~?Ro zXuOsRz$)y#)NQ|{+Fma_s67W>GfLP5l z{A#=WBL8X(bMKWag}ZlSn+{8EZ|WxO1^l`McB_m=0_}!yhYCif;%uR!HYg?AI?AUekmoSU?CsRq#i1s6_0bgCIUZI z|J^lo82X4V!g>eAAbRS? zhi}LsrmC=}s0(f=d9;P&m295by!L%m@elY6Z)Xrw4Ytpi;g5cH8>vB{!|l#lZ_EI# zothn7y_;QC9`{#y4ZZLo0vO7WTA##I?Cy4X61W?fE9k(c_eHXw<2{#ztMR3FJw7Jj z|JX`9rBG%V6qen#$M7KV3c!m0OJKm6}-(61{5_AHyA;x#-|e9(Bj~sH3*X zLX;VUGwQV?sYF4dWKO6(4+NQ)8RkLqO|%U7Y@&PsbHhF+BXucE?w{{BP`j9?>h92P z7pEZIM&oLc;NC@W*Gq6|m2ep|Kl1TuE!+;{Q*p1e-=Xxfi`s9WzBddpO5oTC z3o_b!p{Q3Ulst<6+;Rl6!)B81@4yRE{y}jvG};&|B$X0wo4#|9D!3bZeDvqd1IHNO zwqLyd@{oyeP-XJrU50$F(Y>oh2j2OhTeJ&+m97dSOEw$S+HD5e{rK=V;C{s3V-q>u z%&=v7Ag9hcMD}8*f+mJ36bDwmlC5Y*Pi+nSL*xev^NTpDx#OT4X= zb58CzklZ&4bW_D94$DF5uzec$qjHa0X1WMQm=9n`BH+BffqmN8p0a2j4}tcW1!B-^m- z@t@E;A{e@)4+XznJf6$@zK>L41X_rDORf!Y*=K`O8)9M$j1tGGu1=5|GCT&s+$N$g z%U=j0ZNFgi;c|EhcCrqcIlwlR%HEqm)Jrt2q%zhJRKkuV{e#0^F0K(eXfXPOzh!%H z+sDT9@Cv6WvHUtr`GDWrrz_6m=If(=k8g;1vuBHHWph^f` zF$_(B>|5*89XtTlx`ZxQ7TY$;+@8IC{nxzYac2B|&UbeS$a*2+jvbjfz$O` zn!>#^2M$*)TwWanhq4#;@v)kEZhH)rj&AczwQnr8U3J2L)d1}u-dgH;@Mf)yrw$&x%hLA=ir+^_ zWU*=jHmlpUpW_c5E3+hvSC}QVbQ{NjiWSC05~M{P<6t0zhZrSOLg3tL>g=PkoGh|s zevBus;$AwJQHE-W#D`NTVdcG%umLjk70GbkIT%_PWIF9cxl0j_R0O_J8g1K$PJ4dL zFCNT}_%|pUDGr1MgI7izJ`GLvfh{8W14j_@JS7#pNsF_U3!>h&ATH1!h>@-&nMA8= z=b~=%eDel?8Z5tep`o;w&dG>aDOc#xePM*5CWoowsLIDR4SXl8M{>z8f=Q^U=g z*kF=4GvV_C7;Ucm6J}Hi#5Q;9@tiZ`d`)pxQ}CSQLYI<_2D@T21G+6d19Cyl&+f9Ho@k8uy^};P zo+)|M2mdn;Qi>sI!BhBNwUs^PG&b<5k^o+~O-v-# z(!RYEngycny8X>5SM0?jL1LbWzX$9i1mvUAj?5a&^{q@aq2$%_Bpo2Z2x~p$^(T4W z8|hFX4P{rmP`!uIy^1<8e3bs<7d*A}UD*J~MgeQa-k7^7MYMUK{YCOu;L1v`QN)^t zZ^(n{D}bJQu7-er1jT9JNhp^&X9IVqb~k7M$K_#N5NDUmi{fuE${bz zMPMlQqqJ0J*hjiMX$$wd*g;7_G(>p1rLni$RHPEMeyRo&kFI`XEm#J=^S;-rDGyv= zMsj7+_$i&VQR;T0F!g&xcA!vJ89ylh>6w9o&PVJ^M|rH5ezj8`I;e3Wt$ZO*PkDnq z6JZ+zwzB$`Ir~YY%cPwgc zK25>b#Ym&PQ=?}XW3DLbvjdIE^wIBCm;u&iEiSnJkmh$5=xdsO!Ce;ilQ~F+?Nl&p z!?7`&6dUfs9WxPC)_qGruZyJXqR|BfeA-E!%_yyv!1FM3U8)X<=e(b$!e?~2DwV{7| z?PKw3?2+02Jgb9mI^X%~3A*_;Sb9V*I2vyD&zo%UHCv<>NX9pN2X4Tg-w6G--4Vux zu+W_b(;rLsNY+Lm=NXVB!=>n6zmnf#G4Es|uqKM+e zP;Hq$i5RI>`^r`suarDjKe@Z|C9chNHW zf2zK%5^u+vVy`%^LSr-W?%t$#u&zd#j@By^-0F0@7{PT%(C_NG64op_8L-a+P69hx zMNw-kj8py^l1fMB)zB{`Do6l#(`IrnD~vAnaJNs=mHx?5Cx((&N=SWSdR>TI78nTz zOwY7uZLKvKZoAcAqIEoazGB%_N$f+ZR{g`)J%x}%Eh+VsyXBQQs~zIzDCbimIbR!T zABENQmw9OC*3jLTqS(qfmPlXq$H=nbQSr4r9K-KY{6J%I5Kb!%mYE*)rwNRI@ytzd zX&+fL^ZB=JoA_NhfeU-q5V-Xd!8Al9R3_CAWBc)ErqKIpA5L*&MbsY~(Tv{FKD3Gx zZZhj0H>89MxJS$X3A2czs|&&5K5QBpLgzj?)sUnSPA|oosF65wB(GfMT2Q0^3@T9-7LjYRH$ZTTJ=x9W$y~d2gZzIHT)JIGlkQdtQzc zYTy@k$sl9S(YkVIkY=_-Q53*1la1F0-{&g;8B)SaRoCl7JI+Qd)U1IwusrU9`;Gn` zm+DEXoAL6`)h}X~ihH!S8O<-p7nCNrh?bNfoj~tPT|h#!oHww%(<>S;z-WkXEDD|L zKB7>j+iBI>lxaQVwL4npVrQxRO7>{9iAp#q82G#w2%iX}9)?7E=T`I?wDc{1FlwUv zXNAw7-e6?)=4v4qWLf2daj8oHvhF@Ub`k}>Cf2R7=vTp?k+0+p=p1OM{p8}Yp;-VJ zzXgltETZxZN9P8*YPCCp{X<#f1x7VaD~OgkA$0DP4K483@K)}?SM0g8pnOOHX*J_F ziI>TWw<1;oJ?1g2XzekN9d#Z$p%U-LQ^T30HZ?A^crZ6qYb@*X>>^Jlo$%=6y9V$P zl|KfklGG9lMK8~&T^Pncmj*O8A~fB-TzZ$K2+ZZh8{Sm((TQ$MD!9P>zxw*CEBL1{ zV;PneCnaBDXamyYO7?JAdp4uD2b>#+52eJY?_^o8uij#W_v#4v*@Rkdxm3#2_{=i+ zIJ}I%)Vis2vdYjPXL+hdX!pzZz2>(wshm&$q|Xun9~qSb0wi)2sX()T?Jg^+-6i6; zVJd7K^S@NvC7$y^3#a!YZ7V2Snh&Hg6N{iycjINjC0WFzH>aP*l=>%UZV2!20tuY# zei}jJmG?(6y?iGsL)RTh=)RYa`G(`@a6dBGyeHNqtVLb16-trm1F@T z9%QI5LWwilt7ij-R`+r1v?s{(OjxY}L_Ry}b(y#RwpK1Cx~#Vs(6-7%qOgTCc-JH~ zHqo{A{qB7Op^}JcReCZ}KJ~M#zxsf6QXc>n%fDA$a-daiH2!QHbDsPxlm8+GXD(C; zxvJf}u)I6x1Z6rMng-J0YF_FRD|!67ae9`^#E5x_Na=qfcCw*4b2 zT$3VP2%j2SOT$*E@EV&+R#AOhiO;at&iaZ)O7ychGKyH6ww6#}Gy>m3bQS_+2vN?$ z`VG5a>p>*OrEPI9m%8mG+mn4CjJr5DtOi16v!#g2Wh4Ynn;?BH7fgJQeKYo1^W1b3 zP~XRM{u%5^7eke$0$-ZG_<+V%aUq@70XX0abJ?M#zT}qJ^AJzLy`HN%9U3A*p1auW1$jXJEiwGDvQ$aL@)5QFZ6SZDH%yJ8X4UeU*@g~VWQ(@j< zkKKDt*3qcX((l^w51gj713$swU-PxLQXr#_MTAT5?dc~cZ78hD;?opz<%zHYp#F|L z#JpUAr3z55c-y`kUtyHj*hHc#7Jh)K^+0Ftb4In*vs zA@Z5>1qY8Ikw+u~K1&h5mWdU-=-qc{5$Q&@eu#Af17KG5((7!_E!bf~WMeOt8jPR; zoiK6h-~6~>D&=9+G6}alD?f6@ZfAdv@$ahDib~*EwxcF9`~6gAx3>PV@_L)!(71Lr zW=Vkbu!%|h7|h-(-QSFMBJ&?RJZlvN_V#KJuOG)>3c?yWnw*T+rWmFT>Ku$wLk8B- z4yr3(0&mq!UzGxT6oI@QvS$|bZY=vOv!KHuu~4+YMq8`@ zoTE=9aaL{=&`m-UAepsC^#KQr$?Bw%PA~>cT9dpZvQ(iZ#t+)(wRh*HAep(q$w{ve6e>PUFrJgk?o1g;Hj}>YaN6k+@=j{~MffFntmYMHrPW5UvdLA!++TZJ z=;5{cB$(~oqw~G6ifT`x!t*m&_HJgkTKRx*Hc*K~tbHR`PPdn*<9B}$-Clm(H)o3##%IJk6mxjAN_4$Z|X3I%JN z5*I+jn4fD;R5A57x2|pQM;$vFZ<;*BWc(@|w}+K9L`e#3dr!bUN1LOOMdF6<)abIn z!^2Ps8nhV>?6D4Fb{zJeim8venEF!Eu(4ilcA)f^vp|ak22bvm1{8YX4z!4!qok#J zGex)RdJ4A#G?`$Gk%kQVs_P*JU^JBU1r6Ek$o&-BkA(5NuD&Qo-Ih362r`Q>lh?E2 zbwU8a&}Y$D9(vlE#WKc7vNug*Pi^8eLEtBOa$DkQaJ322pI%fbJ1)OUB;p`M?nCZg z+x?`N0C(CQCZ)gj>D$9C3eawfbuEguZ>M16#bVQeY^c5MU~mKk3kPar&t(t{?r{}T zX<{NImC^N(7H50?um2upVlS5KWb-_juwFE)PB&v=DwDS8rUwB@)mJb&(^RpI(IR&0 zdy0mJ+0-FoxOlSrMx5}A7&;+vG@Q0YWBr@2W=1^gT(sY_ec*X!=Le9u^pl$Q;vHOZ z!LPP9a8!%dZ4{UHVbW?o;^YrC>w-(r^Vl!=^4&ucS#U|A(|b>Xr4X2f%A<7zp!_5f zLOi}6#G|WpJ0qrd{r)F@R}>lP z3+3u*hqdt_IuA^kf*g@MqTE^eDX@Tpr-fFJCAuBNO?PQY0DgXsRWD0k_FlNzF27d!%T#%h7E(_yHaRz4Qc0)YQ3~Fh zBO5|QCFwii3AS5lX=A-0oY_B*_!5Y;$41v`vfw9C-!pyP**4alS(IyUEDsQc#e@R-m=n6IFILi&nMg?JeXC zqg>99MEj8B`hb=Hq$zCtWB9ZQ`hh(AwWUM$@kyv7F28-kyJRTR^l_~~zz#be=^3^W zPtdspqORnXp#G${cMp0#p(4#2V@Gu8Avf7c&iAy0U`=RI$1`cgLw85a6g z^-P<_!g~tIF}yf?J&xdX_lV;97`t-Xv|B)P=|a0nKE6TBdkxVLGLarz1}3f(HcV0u znZ&RVAx<=GYgGg9rW^VZVismHv4y`jm$3%0X6=$*w%|EpK#96w=Q2AWhgGC1DfWhl z{yxgOI5Z>{^tDc~7=AQn#Qp8*=?(Q9@kl_UbVV+&{dNPo- zc&Og<4za|u$j<{kdqLi6V}K%(>$s9XoxOfhn>S&wL`p3u6mV%dnVBhl ze+=q-c`mhV)=EdRO;{BqVl%gup^AL-ulG9fW5m^t?ts5xV`Xu%7r|I zW#``jo`e*2m5FyAqKvCoiRoM-ZviY#P&5xlP8v$Sg4MJZkGqTD?9~8e`{f{UPI`F# zFv4f;0n`Qdll@d#F&Hh^H11M^V(Ld1tD8!<|%WGN2pw?kY z2DCZvW+9bz$4S?KdsR(-uHg?BnnzG0;C+6bZdt!FT2y1WouE z>w5Ym5>;h_vzy`a$4O?1Z$R<|XUp7^&l@WPi~{{rttL%)LOGoajVy*k5a{s-{qQ5E zsNy6yhUWHxxIF8+I^A^y$))bj1)uo|lTl(ltj+Anltxvxzy&F7NI_xawom*wf z{0AE>UnAGs?Ld^@&drJrVj2;J15O(KiVZ5+*aHhqPrB}mz;R!Q!qd zyecF=K4wH!#P?fKV}JnF$s{?5p;4zjF1}ZGTv?4UK@UZJ6D{9rVNgYf?1QwvGC+A8 zuJfJr4de1fdj-ajQl@gAxrJ|z3#yFNLpZM3@`JNG&QY7-*?|aNj6l#_ojP*;&Lf0 z#fy|ga6uoZO?uC_FFuJ6VN24GhzeGnXt2mZwp)i!Y0bizS4&7=#K7MXmFajw#bt_k zD&!$m&0G$$yaMZWkHnZwH7O<}?p1uUu`_)&16fs*9X9o>SwvT87Vy=ets%t+kD(G# z^j%Kl+lJUxZIvnut`HtED>mkJJt{GBeA@WgLewaG=QTn%^UcndeC>SQi!NnC2fKmkvZ7#03m*}G9Z(TZJ!wC8l9vDP;EC5pXdzto6~V@;;65(9C4jiz!Ty;9O>FV zK)+V#He~-TvcC9S090*>D!@we^zu8b54_9v?7g9`ceWn}Ce$A@tO;T%tY$PifxkP~ zx!!_onsxn^g!00~fAo`dPAwCjNiUj@a>~%!RbOEw7RR8fW-GT!zl?*J(0%;1tXt?S z_miUM`^7PBh~9(rH&6NYtt-x3c015%qahoP-&bA~J|IMx5d)^CDJ6wk-^86hQ18M| zg1lcv<@1#7T$A4+Mbhh>-oP?~R~hrfj3O2=AK-=9R6|IDAzrZ676Bl}HS^D4>lHLz zXpxDCcO_2ZS%K(N_z}ip%1vzZ(XV=FK6_Y{w0cn^JvIAwqgw~6iT!+OQ0Jw$K+VkM z4kuA-4-|lqF+C+>KZouOMN->1-Ieh>{Jq2zuBAac2?LtN_=4`TbUlT6ox(C&4=5l4 zlXnn>da6>-%pw znabjU8(Ue5ivGz;r1+)PWq0@p1uGJs^3#?s%il*yVGj7}*F&O~z&R@Ct%P3Hw!Lc& z{F_5=jaqU97sysirHZ!r2YeMY;MO7BVluu2F&X!Tk^7}RmhIxhE&w>7nohH**=*pM zRt<_bC4-1I5a5D~IkQvD=&L*_0ED95NEJD3klp^AD(+uqmknA#kKb$7{(@ZaJrk5l zce)mrk4im#C1`^tLgOT{w#SbE3Dzd!cH|5bLZu;GQ6bwZZyJ0*e@(S1O6$o;7q%!% zmub-S;!|%Bn<2^U!rpeiuath4hkw&9&Mnx)pM7m&@%u3}-CfCn=$be`r8@oN^H7^p zojNLz2rA+cVoDBW3?*PlOb2Ev`aJi9^Muc*4=DbcH7c@94s2?G8S7@9p2xy1z6w1| zWf;rag_=Wu@NcJZ^uKU>HTw#Ihy>PN_&IQM_>NgCZ~W;FdVB=@CGEYb=~<*}VC=tu z6<8@ZjZ{}ZKz+SOY_ZD|K@LnRfF{LR%u|7-t>rh_)^?^b<2rsWCUdWgwc3gO20!U7 zxKh^!FVRNgaf{kM2g8Ry;Iw%;ZwHK8+LBNY~T92&z&Y7d}7$hUhbrR9@g;5TCB~ zUh$hY@a~b#BU;2=fUvW54Kq8d6$qRsmA_&GLPvaxom6YE@Fv&I2PA4L zpY8ey(W4*2uHE^ku*G<3&L)X<#7RkA0661j-A^JdaIPmixTUaTbe~=%MW!?c?W2gs zRwk3%9xMInjYHRN^F+taqu)RS22qee(*E!IayI(1H>aSawTH_!gDG#nM#f z@?vZ^Hz_SSd1kguFjw9w1> zIr*y`h@L*O(%KAZ;xJdK1HrjVRN7_g75W>h&c_8|%<>k|!XJMhp*jghe2J86GU0V5 zv%Op3D5Myg#*Llj_Sel%sbRNPHX}(Q{gEXEBHjh`rKyPOEA*~sT~W3$Ex=55p|mas zvub}xWhY#uJmGP07OH~>-dkH$cKCyPIIt;&lOqR0uS#4%^`Z!bwefjU@Io-`($zI_ zl16Wn-ijw`+yQ+r&cdtNUr7Y>`w`JBuS$|V*Y+lNqIqq=^^k=<6vxfDEgAC(k@%?3 z_6Bs_r7B-#QWtkNd7syq$!*$Slsz)XtfX=(hKj3!N04X zkn>uiVa@0;sx2tHU+85C;F2z=J6>zu@e#|GNFR?e*jOa_dMX=xh+`7NSNq&3?6Ike z1;2xRffKlVl|e*hnhUcbUn=5wv?!n@GmT@c8v7=t&+Hb2Pq{_MQSk}NZPRS|+4a>$ z-P{(Et&{#nYYCiB+sJlPIoFoV$jmtBCMn@IdW%emsdzAfCt`xX*SKl+L&5F*1|=-6 zK|R*m7E?G0$MHnz2^BN4COjyY`j<_!unXEU-SOQ9H~}DWaY=&ZB3l*Yk8~ z9R6V#LNVvZsop~6Ge;!{=A34d7!W?6JaX4qS^yh&Ja6I5q0qUn_~fQx>%rWp_y9?-FxOG;9zyoP~ z#1mx|`w2pBJ)0lEiYaht&AF23orf>^M~7umWYg>AH2@24U?2VIA)b7)+u3QAh-#fc zfs22c-T$J>Qu4E0fUV8HP5#E0D85M+vR4yKO|J;rqGc@xQMga`#V)<*4W?k0xVA32 zZ*^COX|IACA_-U*`bqK^OD$o4fEpCI#YbP<`m{&I2_t=nqer5wf0xvuQT!p0>tY!> z-TB#ALg4T?8W?Aa>ZOd_%LtHdA5-?66y~M4W)9Fgotl?Xk!vsIQoCN=0e_uA#L0C# z%xkn_UQ55DrB3BS%a{>J)L|YwzXAAG_m`A{T8blih3Ro~8OLBP*oEF&-}x}O&5t#d z1Mn^+*EJS2&$rNc$xZ3!a$6xxBgF76-Nka+s9CsstxV^+eKL1|sKCxI~btxiGbdn9^`nNV61M?#5>lvj~7IincB(NNldE zuWh>)p31+N^eH?DKm>CeQs)Gsz7F&AX3)PMUKhc0EV4^gO+l)A(9);swWK=HU@=}T z9@W+Rg~*OpH5;W$`T^5Wue8gGRvUg(`sAM}r~#mT1#|(H&*?Vc==zIok}+PeNhS#- z;LpP{s8?Knch!WRUVL5PLgFze1PTvwH}`nGOF2TEbewmcd?_OSquKK{#w&1MO?Y9+ zT`+j+xTd6P?m2d6LN)_L6P>owA286aq^qL0mW62{*A*RtZ8ssOhJSKdunogM(7kW< z9@Ys_Q!?JWKQNwcUS~VQ4`ihjeY~qb@ReCXJLT1XI2}l^%MQyhWI-$4gJ_pTAV*5m zZU8I2RsSxEhlZ6^u8q6|RYx)Z$)quyC@C7@T?xC9zFdtw)RfpCWM|3xb0wtB?_*x( z$y~ec2tn4LPuGp$C?$XGR_n}f6Lrb0oTz;ZCi0iAA=P_cFzXY%z)sb8NI*|o?S!S~ z1N=&o++GQ(t735aOs{aCXR5`3?3e$9nrlQnj_p|Qn`9f=%PrE@H&dIHQQ$}1k;@+X(rvH?vb&=#= zS6kYWy62-rL*M>z#H9~_<`KPOD?o7%(;`NKGgS}F;k&7g%OIbiPACoP?EdFupwDIG z7A4mL=@+>N6Fw6VkROa|)7B0zu5ojfP~h~>)*7rB+9#eX8jB-NMF^?)tg=xKsei2o zUYN?K%wBFXSFKcx<5~J{Ym2*BGYjOT^6eUZf6z_iQtQ&f1YJ3T+WSe3)pUuXXa2`P z@SrC^qK{`05?8`mMx~8G+4izr3w<+_Jkw=Zx1ML)75N!>%;vAPcG=#T; zuX;>G`5YM;t3V3>)fSj%OA?yJz%YoQgnfererslr@HLkIUmkz^>}~5nZZV#zHom;O zN>oZ*>~1RSB0(A&fFq+lss9$)wG`B@Bmh{uG1R~zU#=Oq!wQqQQIU)xa1hxUj7cC7^iGC zNcRXvjJP70lXL*XX1c2JYg|wYw>hqllDKnN{6YUBsJnNlVv}y9xk{HTfFY>?l33&r zGf13xI!!O;9W98&W}(u8nJZ z7hW;?)z^4u*8!NdB^UjK{?ZwjyL*RfP2{MmoXlN;}*OwViU*g!c#QD zoPm1zf@Zp1JDp&iNWO2c`*Bplm{w5@?5f}EJR!|$|LNk+mw($kEa zwG>X~rpDTNffRDF)9|v3yV3JZBHAsrt0RI#T7Q*Q21`bk#CYjVuwT;GjUKw{iwhW3 z%j(i{H;M40XNY9w?UUm#k?fZF+Rfl{FY4B+jL3D>A)bj%X}~bw8W_5vv9uDZ$tDhy zmiCU0ous8rZ04?A381PmEat2(~+ z%ZCrid-8|$4nb@x=^!358j5NQ}qoqw_d8H@oR`B-(4qSss{jkh_+C>)Vi$_SnFQ(g;8WG50oI@?I#fOT{$^B* z9JVn63Ued}j{?K3+@!860z{M`l^{>s(2*090qIXnQ-n81Ww2SAFzY1x5%^fvq4jnDC=2~nQu49lZJ3$t z?y815fUoD1|Bmyb+hd9#YdqvoA93GK*NgUUW_HX=#i!gB6to;ObC#1oT^YNTn(KX1 zr$MvsA2&sW#I_Ek4AXCTM5mg==$!*TP}jSmH9&Js-@py&@I@a!m=<25zd5OUSQ@Xq zx_KHGAC{vF-i+GX47)gRKAY58U^{5BI}`J2Wz^vDVs?}{*7btdnD}FpyO*a z7QW3`rL=nDi-i8~!I!eqqp16_LBb7>hRDSkw`@Q`lC_s)rm-`|pAmTS(jg|$-LCgV zqYbCq31QP_OGqzY8sEh|I{y?96EqRknC(-vGlnk=*~0s9s?y|)5KtiYX_C@ztjZDm z3`teiJ~o~#d$eT{{a6gJ?_HG1aeyq1z((@{~RQ*$@I*yHQ=olilXV$8 z_-;#BEQjV2DtTD9+bBT*&+|wq9SYS;^X{QbD@m)&9OZfH&o#&aV`2k|9&Vk3xY=X% zhPd})XjkHS)`WWB72N~$>|0&ZbMJ|1H*_Kqa#W4^0wa*+x2{opayV!HZ#oq+~3<>!=*H_NqS@?_kp`yuu!b6ZB=!@J}zR-={%zY32% zKJ3=IySG~8f-B_{ipU{x!5MmOmIE7}o{<53RR&7>Mdm&QC@k(V8S&J19WbgNF%4I_ z$oF1yo40R|EdM|$VrC!clt(-xX9{hcf9`FyvoNe+_sDbv07jqzLPQ_xzda|%B{0@o zV!e$WY{T7n3&A`Nr#+gK5yx5cJHGts7zW%0Gnj5@S7$G;hyrzS#z8UXqjUg8{<;!$ zqmamsschR|6HNc}wfVUo;C9?TaL((gTxSQ6e>_udQ=c6EJ5dZF!>ToLm433l95x)t zRP-!!Rri4OvdTK-*R(bR>iskp??Bwo!F&T0B!U+&c0`d8Ey$9pck5-Ex5cD|Ik*!$ zVnln!iPV#pWfNgiL1*CPpp*e(jCB56?m>zhq_-2U^0sEqDJD8e>p!Zmq0@da{yQV( zSA*DzP`g%B2m0*&*N75=5hpF&pOM>p6O5=3H*ZRNjtVjFt_QLjLATo^;B2FbfV{>>UwfUck8!cypnvff#psLzU{2%3_H`A6^*}_q?pMs8BUr zf!NWAg4!%Jm(BHkX|VIheRO8=(zpCA$9-9y;n7KFL7INJdcQ6J*e<_oQMF)KDCwxe z%&>PJm%JI{xE3z^Rgw$G_`*MKoz)o33Ay&_%90A-Ac#p*GP4y~>Ve&=-O#jof~C#8 z1fg4cW*X6GhH*1^zU%9NFWZ9_Hlt`kFrZaEp8$!UzCx# zG;v^J@!8KWr zvy*`XosjdR5L@uvSi8arZh~#24Nr5EJjlFf0yjOYe={yZ_s1>LLLX}^zad2Qd6{7K zoM4ctvdYbl%t4mA<|T+H2?Y<^*A%rc#^_1|%PiD0+P$w-PFhA?h}BT0n+gnOn&z8f z_`UvNV^?h?yN@GBne}nC2Veue5cO`4=i&(Mj(Rg(wTlfBeTy$k}O;MMzuN35>& zyTaGuacm&t9Irl=@dm)(c~vKW1xyf6WqkC)3Ypp!-Tw@}3>U!WNVd44?C$&+x`I*a z`MIhkh9G-ebT+=1(9<(?@zUV7;v*A5H+6L7_v#gcPVNiH^ z+GHvFi;IbQ>a|b+#A*2SI5BT%`8LE#%+tEen~Jm6MaiNY%`nS0S{babzhqSz$|an< z?sFIzn0r_5GPi(Cf^!cMqk3;+Ej#t;j@S)Te8@|O&a#-EF z+OxjX*(LBDAqLs`wPn~{s5%EWwo(OOo`)?RZe>~Wez;VnG|sh+AZ}J@Vfduh(aTDT zlSiq)z4hFCo0vMXQslo*iSbx-kdK1b=vj>~s5%2XMz;vNW~sT!6Z!qqZ%5W$Y?R1!&HR zYnwxayJeAlCf=syA^CwlEYjazC)pCD$%CG^bEZ^*-PzWp*ekJU){Syo9f|Xkg3Sj6 z6mm#GAiTABuvrR?6pj@)0)+8C>+OMi`4{j#@@lJmVkpb_s{f^NY*fL~e17)9wkf47 zB2D6p<%wqy;b!`Wl~DrPM03Hwy^woBpJ>6(TPGjbUrs}DTmk<9dA2bd9nN9={p-0> zp6OeSofWH)&fV_}Y=~WEC8EZ)P2(Ne3bweTHVXset=q{8J!s8S5iW((JIY)9C z(J60{)mcPd+{S5{7!Bfmitv6} z>FM=Kkwn#kiMoBh=H?f4#8)8&;IJ)5xboZw^yU*=gg;crgZ#7aEGi%kcXY1r(hH_>T;+!)0`x z#}HN|NGJNGoKF2O=TEKhTm3A_o{@WkRo-voCME;7+~(Likw{~!)yiD$s4dx8ZX-Wu zPmKo`gdrqEO~2%;O&ZiqQro=!bR0S-$`1?i4HPH-UwG;_hUt5K96Ft)V5J}Qu+lA2 zFLP-W+)87sk``LWmkO(NNEbc?I`0-g^)W%1n1GfgUAEN0QyR1Fjvg>!l#~9)+36;# zYBJ7g*R>uylEISgF8JV5rAR{28&|h;TrB#HgE(p}9xJo**f#&53IZ&@`Fma7nZ=3J zj2h;F*mtAuKcIrhAQ$=5&5~fej2k}WF$7AdFKdqbHlxuDXupN#XD3_C!2D)x_n`~S zmWJ$|W)Us0^aDlm%1VZ9>O-2=`u`@NE=`mmzi+;m%dqfEdj zg+hXXsJexl>0K1k&709`DmWKzm)D3~-q?3P{q+mqC)iuv59C`4Yp>Em!d?pbTBYa{ zfeK9L0jOb^-)n%eQLNu8h$i5x^^JvK-5K34%E)qaPjHNZs)Ba8*w>+YqIrJwAHehX zT~0TtYulK~M38M6x;~~{miyeW7EctAe&<%Jhn{CS>?s=Yd6)mff9ggPz9y;sn#ndu zPXp=dP9fLwh~J#qE)oitszi&$CzMOjFaL2ns_4#RUonzzy>G1i0cLkB-;;BHUtj=5Fo+ryJAmXWlhwr6D96Z70!DbLzl} zJ^(WLYZOYyOgv$-Hd#rUfXW~>d?^9xr_znI3x<@$>FS9GXSp18hL+ZKYF?hyX%+Vk z^|vr+;~>T@&%fY@<&P@WlHiAvzW_iy(w~gT<*Ts_!@i1PI+RE{7E%X0S$D)-a>p;c z9hpvwUt1G@hs3s8#|~TYc{ub>$XcSxvrp-vK)c(S&!4#Woj9zZ6)SpE*6;=^ZDt9r zRj=7pS&CYecm*Lj-js&AVY$nz9Sm28iy$8Zhlle%e{cyQNyqcWB9K}*g84tPEG)dfTib9Z1#@`uUOo=?oQtIgP361O; zDk_!O!12h#!11|6!4y$@cFxS}TBIN@WKKdD@Jwdn8YtS+-|cRA$v$bs{z-||5{Ebr zpgsLAbX&im#SE)7^gv|vH}V;8#}>SFw(lq!C^Y{iKMfN3)+(njo>8XeBCG-akzMOL zsYCjE4#Z%eLv4kgb^p>W4C>o2cdrB6jEf45iY^w`oM)Mt~J0e_wnOLcb1mlct=RJ_4l%@tATYjC*qLOfb|b2xt=c zGwZXTpO;eldROUCH(8({fawA`TQmP!dJ||@55$@Hav*blj4`bedSDq#v+AlSekORm zevg`Ac&0J_H~M|H=amzGTX+pL%X#gX`bV~r0fawPu?&ZOzH~aY(&Tm*t_8mr z-hjvFFDQEkcbUBMTq7|+3Pno`oZ{poEg%-9df95PBg-(yEew4?_mVNrB8 z+$ASkoj#Dzy+rK0Z@7$%ryIn3N`J?5+dQ_Guhozu|`@$V0PD6|B(c+vO+T? zB>)jcw(4zTN9C(Al-?Jt^sffFwa-f6SfUJVvlGn6aVSAr0Y6Y4Y^a?d$KcdzZ6~E` zxh6hfZr7{fYbyPhNR5}Lr})u8(-J-J9t!5Yc& zUhFg&`KCA}2uwM0>pMYpugC&52o47t*s4~Pb&CL<7ZME=M^EZMqk4Bdp}BmA8B4`59xG*aA7~8?EcHc1y zDb2{emE~fonKnn8tD4j{|LtLL3s+pec(VY0 z6UAcDbCN+YB9e2Un2&WABD|AtDy5^$LY=v}>`*6%4bRQcIJz}DON$>ZcFswE8DRjo zcu9FOk-pgJl@Hdh8iq2pGjVotGBvdQkCDBR6%-RY2LS`Ye~wuGXO8{9=6HAr=w(dp z%v~%9{_jF1D0(qV8y8b20(vnULl;vKQ)7D*QvyCdsQ-GcM&o+_t)Ot-Xovy0i%2lz z?-!M~vkF!I|5lmvzp5}ZG5t?z=Krnqf2{ofmNu(#D2xHCuD?d64poN`8kA5Y)M%4M zI-Wq%RSgyV2NwwhgbQy|d0#dfG5s)d5)Ii}57?F3ttO$c`zyU!jud5;S#qMZmcPnA zdcFW6q1=Dm{SRgVFzOCdPHxXMMSpa&ZE;63_^ny~%7$CI99x3u#_UJ|2iXPn8O>t6 zJz*I|@c0Tp%Y-*ZoL$BWaeA+2l)8fFf5bM^&_i`i{kaA3&p&b_qHn%uf~pK$y$OQk zynA1iMzvL*Q&gVxkvUH5)<|Mo2bi``(Djvq>zF|@SrJA>1zm?6MM|KxV;XQqau6=# zKdoUE>ETj_sfy((!^PQbTGc#=IasG?Z=YRx?(BEuNFgPSbA@HvvBgcCSp*Ap+jeaG z59o?D{FWeMseR}79K>*qKaVxjlUs&7R8-oL3B2_D$r#)khhs)9}ItawDfuzuYU7VKZgG85ilu(bPRPSdVS;8*Nles*JdxZ|iI{c)VNjW>wm2+4&9tm$DuR1WH!Ft9qf z`Lm%ukm`Ibp%r^nEU(;y7XZ=+(;Mf>)G(Shz0Xod@Ds*yVuA9nOr9Z*fvn1<&t9^n zsG)pjKy_<@(HP~D1l!F&fTB*eU=o<{$Dx&4&@%X?!0}t-Wn2gWRqPt$u8g6FXN(Ci z$%w-8{Vu12fatjaE!j~STWT?8e}htQPb=6lyG%JNT3v79Am=L7@n13FHx+K01_f4$ zxMVHw_bK#&AQg|i2@v=#8^)Qjhudl~h;O7;a^`Pt^KykrW{tEk@!2J*GX=~>-^wyR zQL9G}{x_^@L1+z28wl@j^1Oidg%b4;jG!Lfw<&vF6QKv>-;~XxZt6-gPdp}28&fI- z=-wng?zfhPTZGTey!+phWJ ziyX95qN0W{&HeH@ASp06Y9OLSW(lknZ*&{WYeX+ZiNy=_bBRMdOUBTW?VCkQf z9t3=E`iV!+jHx|JIPX<5_uXhVgxs?C)J`ASbwD_}PNFLZDq!Bi{*y9h@f3MNx@D1w zk-pJaVB4Wa8k8m}daj>OH-uMkk<+w|nyI|erfL}N6 zX*}WcP6iWA;oV%c*#0J2`Y{u@%SS1~8th~&iPaUV9dsaP+*1*5S=Cyeiy;ZuozLO8 z-8Cg}uQ=}^o0HKeas)X!sJ6lM^I>w<+iU{OkXs7|Y3jOk3P5w;Z-MU~&yLFW(UPLzGV%UF>}b|`9Y{vreu{pWfEw37NA6X=w%ZCXh>L!hVaSYi zPocGXw5^U7I1XFR?1+VG5{`nDJ8QbkeQu5QVJYMF8=pV{VbnZb1=lP2K2gzvi03LVH|)FwY-f&jgr}!XQwpxV~NVM&Zx@E z*P!O$#VDT3>;%c_hPgnm-LI{rmEr_89#ZK!*sDuyzX3#J!W`VqH;xyTS`(ef-)Q6C zep{7DM60e({dBQCI*?yjBf!=hjsJvIGro&gGBX9y#AG$%q{&A{#lOxFe*4=KQG8-__c-mh}~tJCG?#=mBX9}J0dl8>}%iKGAwEqmV z;Yc)kv{55?t24D?_jBSf2)Ft;r*PVYMXjv6+K48e*GG7G<_66L&~G!KFU?4D>q$Lx zdbOzvM?;yhT&`uQ3KL<{h|X7Cdv4|Q1fH?-Zg+XQI6h1%ye5Lo{PibV8BHoE1OHAq z%(?o{NikB6g?PdBE|C)enMLR>`>Uz+6Q_cett)e2yd3ysMHumhP=*_7%@5)Dvrs(W z@!(DbAax&pciG+*C%norqmp#B@4F5rD!NIDi+;y?-r`0bgO$E7kX2q2-d*gDjQiNJ zxOEl4fP-`te3eUnIm%U`Kba$O3Oc2i#!n?0cKZWFF55-VKg?4FCl9bqyvEm0e(o4h zLi{K43iOGsr?NW$p@K;ikMEyc!S9&4n_&l{pF#@A(hK2J0i@&pNkO=#{JBMDjeZLN zD!`*N7(-`Ll)N7?XoYzHtBQ?0nS44(J*d*TWZeX`;=F!i?br`@W;47@6lHI#`$k2WY;k7pV}6*}TuoindTz+72-bUw zQd9^Siljx*?@>_P;oOh|r-gOZDI6#!pnoE6%A4g3u>OEekg=nQnnUm4L7ZpTkR%IVC?#<9>3(;9uhvHxGuDow9@y>#_dYg1D;P@n z5S=suD$A@dagImnz*G2-2iV;h+wq5vg1N=VwI8*a4xlSr$XtSfetsGqXC0iu+%#+M zt{e_lE(5Tdlus^YCFC;^QX2CoYPgI!KAu31p)p*Yr>d741Abd@h4?zde>F7F&t0-_ zR9uEZMJmY=>i<>nZTB&*REe&i#tpO)2l-Qq!xx${_knajJ0V*%bR`7tIjFbe*IpUL?P&YzNkyAJuqC&+skk z&PsB|w3Ikf5t?5gQTUzw?QNnqL^Fypz+E0^83r7)k*T1@D#az-2*000c=db>gBhh>duEN z;u$96+y7WD4XM}$^mPC4=6WzGd_EnTgXZ2Fxc&qlCZN z&wUT>*0xpbBHG6^hjBFrJEoL5v|!Yq!0*9N1}cRk_D0#yZw0Mg^6)4fAwmnv2Wbr? zOB9c~D(VfCR9~r|<4bopqufTE${ibbI32}ys=3x5nX5}wePg8Sfp6{?LRUd*#X>x? z%o8k1;$d8fAY~WhC2^wZZ6fl{H`1nXq})*)eSpr1qKWHm0if9C&0KMlB4J3INnyPj zn;B&WTSSi@n!sPHqpb$20S+Fip3@}1bMtRx?*XO3CT1pCD8Lx)LHsKC8iT2$abKG_ z2ixe19ZP+iNl0_pDN%8tT#$=~uoQ&LH({z|Uu#b+R}Pc$MJy2OT-@QMx;+H=W; z7KOa8hmQP>)4%AIb}2QFpT5F;rt#Erc!B8tw?Y8TwbhTuO)FA zhE?geI#gPo-=W^GQvplcf3;3f5xQ<#7sHSZTmmg0{9bBFy$3!rP$@IADwQd&paDs6 zI3Co2Zml%|(d=^SecW&WwF`oRD|6cjam@n1{7-eJ=bgnykx;OayYb_GN5(K^ecs>N z?~IB_T3-jb0(C}qaALRv_1L!7Wq4wWE-Jz6M-4T*TPToY(HI?X^I`?Z+-@w=&UQGQ zg+iqyMitPu-L*4r%mSp0eVB(RDrqjo#IM+7rR=hQBmA|-$Q^*~crM14PliuLpRUxpi+u^g&V|af*$Ye1F0A!{xEyKNhTxT;eYT*$*sO3$kKAXTS4}%YYQk@y95vZn9 zQLL`{WI3{CU_)7?fdfj%DUO`PEiH7I+B1=a#b$K5b<-TNHNe&%GFJKSTzU(4PmV~+ zB@ema!o;8o*$gsLoie7Vr>;tCCgtSamx!JiU^mqcF* zI@6!rw%g6gXLGe|-veQQelnMX-oUSkWzf$vn^60NH~mm(O0LdpY5}wf9oZP{eqNDq z_H1K&fsJ{tdW9`J=h5P>q~--2=m^}Jiz~B?F<3c_&K=nyPI*5+;9Q2t}g-UE-74=x#3VUv0Y2zUS1BDO9B zwT3Cq4NELufbYOyyLBI?)(<>LPawaDfrMD{i-o&wKOsNttAi%ONa|NKq+e?$6j22H zs8N-R;SKCyF1YLq{@<&cGwOui+IZ#>&46W5#I*b-UJY0^hhaMhbM-$F znln~6!3l|`y&`?|ND3CB}Y zz5Me`uAzxTKw%eNzzU7A>?~@9`t^U%uYu&{(RBlMABf!RO+8#og& zmuQKqSH^$t4bG-OAdoqV6oCt6<~8@~_O=^ZF0hXk40qkC1||ni0xC`AV9)nJ@XBA9 zbSCB%!J*IM%S*jLQ3}h&jj7Sr=t*9wPhK$3YNpDG$egR0j6JLmA2|y7)iHnbMYHd3 z&KNwDhF|?D!oth`hsu7h=A{4TfBx9%7BjiI+W2!OYtS>YLqHUdnw8x9nA^(|nU4q9Y#sUM2sM+*u zw^&5`d@6fY^IQ2cnO34GY%fa|dHb%{G~cx%IDk((Y{--OoXs^7b(hahugJJ6wd)4c zBEMKFPCvcTJd);?#`{)G0WE{ADH>#DP`sIZLka+ypAHXvUF zs$Nl*(6|vN=hoJ+`0tU*bF5s)4Z-PrAxYbbDSS~5>IlaxrA8ye>XFq@tWaUdnzDgO z)nY@rNU8mOIs~QWX>-%$M}o`fL3s>`WGMsJ8yZ1?-h(+jem`in#2=cG{n`t;5Cf+z zWMLV3nSk6O+uCfcfsfaZ@dZxi-oCfRt+o+t>VwU0JoVHy6Id#Ntu~Gd82^E7JKKbS zavuh^LvF=yX&vOT02MUa8+5yf2vsd(d*%AKTS=lcUYgbLad_`bvO=C(Didqe|@tNStI%&Zm^oi|9vjYllCgEaW@z8?rEn`e= zq6A`tNeD3`_cn@YfnD~jwi{pJLhd=4y zXVbr99iT-y;Q&r>w9jab_iVON*`-(fP^BD*#yHxjTrfzUT_HJ{BqByuK0wLT`W5iv z!|r0TH(KWz);!??&{p-6fU>^c7zp4@$cc}f9<((nV^Ah!qhnyuqgDhtWZfB9ds|-P z`xE&2p`6FO4I;==Mr!P{K52&kLUUU~bpcTUy8Bh+wk7zBt2j<68Ci|#oOYz}C9&U6o4VlLNQc?cEV-H@v>V+4Kfz3# z5psTOD_e`PfRJDJz+*q40xi{Kv={|G;5%F(vZB)ttPnqe@8XFCV4c>}%FLU}fyEUGfZa~I{I zs;b{^SnyRzkPJa>+bEY-WituY)=#$026G2$!vHapvx5I}8uz=ckeB7X3*})OBNs-o z5M*@i(c>C6KpUT>b$#BRX*iK|cp@`MFNEVVbk6rYbezP1l~#^e^u7r>H+t{XsCS+>b3^itUKw^no+Z_CHCV_f_b_<|O( zBgPthHRUz!%hX0A{WF!t7IA6sh+qZt4E0_p6FPT(a8vF|AT$x8Hza8*FU8?dqN)Ox9uzbhV1?n1CDgt>6;2oV{iBaxm8 zyRoxlLB(a@OaOFhR>`iiG?GG}3PgXqXO!vNBACNdzi%gUU-9dL0(e!S+D?(y5W1lA z!jVxCQJ!ss7kF?5dx25v&!?eDF)D3#}7cl{B`r`KVYp)rKE+h zofX)nudbKgzCHH}IFD?Um?z3XX~i17ia*mmi!4d9M{*Qk1>4oZAE9gV!HMzQj)k#) zYbkMC2ByP(Fmj=1gbqVqQnM0Td_6a9L5a}=&>*DHwDw**gWEQZFSg{J@}6g}!dM}E zumXV>Cdv}AgMgjXHR2aUR&Ij5JWm6i;qEKIR7`XO+d$^#OVVswztsYio zuKnlXqj58B?AJ5hU9!~LvMs<=LU2I|S91>T1cdzKufUc%?iP7~jk@#O=Ldv8I$jo! z&9+4H^iU~hI~Fh~MYPY66up$zhGDT}enbdqC{|K}`J6DbnGXJagi{UYE1~Lb04nc| z*|x$>TV8IpQ}|{&eNukf%h~B@8BJc6mj}h#7Bp4(od@*GHT;t8D0>bTDY7 z#LxFUX8 z1Hkp}Uk(1v#@s@<5Q4 z$~v1}06vExC9sebO*f#X=hSEdvHL*QW`VuD@XEX#St>K6+cVs$QFPAw6^Pw10uim{ z<2xj3Sw8osINa#<3R3cjtIfX0@3T^DhDes7E>FF!%n3a5dku6=Ap$KCw=xiOw??DuJK4WzU z%%RWv0}UVxuN1z7j^2FxbR5f7-*JjuT5LGOoS*PYQQXx>AKj}|hr|ISrfGZ?oz)^* zKxx(#tSTQ{(+r%Ub`Mwsp_F>J5-%#<$CEP2g?M%86vKwmT-b~@@Jeh-mMzlfp_nE_ zGNQi^WS>8E#|6qNM4nlDkt@z?^_I`j%DLBg)#-m@XpilqSCv1J0aMK|X1E|r+_~t` zz}y35elC>V0#C^>tBRM4<(qU?RZiR6QSeqdn)7#^23$lG0!jaz)NyQDyRnLOUq-wd z8AK|eT(ApF;1*DEN(~SA`rM8zot-a3LSr)^7~lsW)d~HlXWL48eF=i91)?2U8geTd z{dxm9RMJUj+!l^J_5sbn)?J45+3f+eMEGLNUuA6M*DcQ0nN6#X0MF#-_qW2d<3E@6Buikjd)e)NZA}l0VEb%nrGy|U_N>Ymw^2Q-hxo+cy+Epi}r`I$mwBam-Ls72eEnKkP z!i9K0YGxn$%}8uv{5^8un(aIZcQ+2fnI0G5SF84?3rQ@}FZa}s4|LZQs2NR$h3(Lb z7M$QZMQIgFNcG1KTm4!g3G4LX#y#<1s8oam_&sH#LkfwB-)_yVIS78UaOB8YU*EOm zWgYtI;n8)Y$PO3m4%$F1J%dJ~v?$4!StQEr6c``-JY9!pG6>{Yo`k%510t=ECC#E0 zu8Gmr+}mxvrlbHR#Tx7nF5Z1wyM99Xw6x07m@t^jJ#L$56&CoI>tT#rG(P!FYu;1(P z!Jc0*g^BLSde}LAI5Hmxc|YocJis>)uSCXwiRCVosrW=KclXJEM&em2VAD{ev zosrt&NGvU?!{R>CW%}?zG)giEyLhmOMx1Af(SOd{Hmo3H^}|E=$;*HdQ3Wu-!kXNy z_a zZfa&COQzpZ2fh^zIn(eTuJ%j}9k*fRv?=sGIV!yxPXCr0A7${L3S;hJ+vcU0l3oY= zM`Q&oB3o7*w!7A+7({j(ww?r6AcW{g2#Mm@D5!4T^J*TcMO1C!*H^K}mp?b2AG>7e z&)J?Zs@p5T@5t*Uk(?0Af0Woo9EhC&tEfi~zFeH8sO3!L*SCzQoPwl~V5ltaO$s%xru5c?)3*Q9MUn)|9I$ z0KP;+D|u&@Hbo>)*uYe#Xuo=0HU~@%f#8=L@zzC3^tROx6IBakYge4H#$vIxm>Y-IAs4!&Y1dS6Yc{5h;h}b(Xo#1pkNy7QHzMko5YoHj>`&KDS^w1?eXeGhr{D z;L?jFqSVejapA;b+UT!^-}^BZAAGZ7|KeqG53O0pm?mO#IK&bGJ7@zZN<0DN!?k#= zQ%nd9U}^1-&wg{y=uQ1Ybnat?u)Vh=E}~}Cs{LHkC__sKan_Ki6}1BQdBmU@S`I=;M#dV;ROC3?F;H#6yP3`T(?T$fGc=$I;NvSC#+IWB@!nsI_ZLr4& zr6A@*DMr3H#Jv@>eVRV3-tcUCcG?(bn`fHOuPGjIN&mmihw&N4uy{6j2g$F>G)O|Y zN$xfVuqh1w6lDd1kusach$|&w@@jdHxggh~GN^k9tnd9dY<*IR8D=+-!Lhef<$^A3 zbECjXlkPjSrID1av7v@!#Mmf@sS1@yVSB{Z`keqwV;5^I-bD77m5vIFCTVU4*BX-^ z$iU9#VH}iX9u4rG(6h#Z3(RVS1ASe!*tS9Ot*!=C2df)3EMPmMNG7&fkD6Bww==xf zfeLDcCbgw9Ege=99(`0nL>FrA9Q&#<^l5A~sm@}X17QV7U_T#nn;1AmP%Qy(D_=Cl z=d`)yXE~++5|#%L7Z0ZX;~D5sBc*#+co&!D_3axPPT(EhN5tC^?>^lf zmoYR~sNi1g2=u5F%rLX@#l4 zrN%h79PJ8DF-yr0^bWHrZ*`^{jin{tgs0`45p@5^M(yeFgyiq6|TJdf4I;H zl#}lB*FGME1vHR%J(t|kp5?a{h=Sz)4+k^;8U?RofrG()U}lq0(#a|2a&`%Y02ZKu zLBKd8fv9DQT#mVf6WNK8Q`v&Gek!)rZ-8g8ID!uak;0d#f7`}UBM&gUeAMc|8_~j; zt zl?ECg-0xQNH2Mv+1@ImMiy(=}ei^ovy_YD~U#ZX%fC_rlKJyDx zPkQ;}*YW|wyiE>yY5NrFH%A=QA{ z`9KDL`{Y&?AAR`HPDfh6Vb9p9-yi2s$FHx31+<&x!fgtW?hlMKpr(9pGWudAtQz&O z3~IGJ4l2_gqIppi)sl|xr!|`xGh>}cJSJ`)v~TkA`qzpw3d%r3+He&F@?Int&|0+X zWDO5Dy(C|>K58jW1K(1$3t9AZRsS828OF_pU@Y`*L&+_dwjlFWOGfv+2S?c3q`Safz zq0HjyB`-qE%5};G3=3DzuqwGi>@4xLlC$Kb zkWw^FL!{Wj;li~m1#q$RuF6YiqgfO;j-w&e*67`S5wB4AE}nP1?84jZQ_qIT=)wR6 zfuvZ+3WD1u+?-=!=tyY7wmjdMd1)^k$2N69Ju|1+cc@n3%EbbHnbN6U9up=vK+J)( zP~H@{7V$I;%@!ogXiM1G5Qfz#Y(1vLsq{DJwk2a>$}A%G>d9&wcV?x@VGu7Y>~Whg=00z5t}V z0a1W7$1nc1^C5uyc*cTi6{Hg)0mkYv{d+J{~97ijDb&8q-AxCu^>LXQd%81weq7GlBs?I)D0C!F((3W_B>TM+LN zDrJ}|nn8ns9ub}2Ttyxae zBmuUJ*`OUn38_D$uSPGc*H(xmJrF``-}9a}Z17fZMha0<0e$>I#0ENhyKPPLgf% z06cMxkP3cOQ#oO@Zxp!&(#t%8yD2C^#%k*haIF6XJYqVw-@-|nK$|& zhu1gLYbffZI5uiUWcZ1xVPc?i1VO5u$8W9P?1S+_yOe?k1#EEtiKevcP#k_2Iijuv zfd;Y2*a4(JWf&%iqcr8w&; z^&S$bREpSl{bwl)NwUMNXb3TjXJ9V4;x+I3CnV8y4v}#catW;{R*|rOSnRXX8YF@* zEPmz3P1`zJAbQKZ49rVr%_||>*&TlQcAEJqxF)9*jFmtg+buEQyi+eNArO)$%<0p~ zfW2!_IROVuc2GPN`|rj)Q^}QAp{lfknAHU?#sW&SPj`kv+1^keSZcniLJjl` zWQ95|lwaC<+zC%wh10SdU_sq>G*-wWG&`LX)ieJTt<6a_Qa>@BmagjW3uoX_Ae##r z%4QFf&=p-Ts&}k2s$a+3gj*c9+}G&^Zyp%uH1|HL`g3_Ekg)>>qZ~7Bd;Y5m?h=;g zLdE#g9R&Vrb(cTJ;>_4hJFeT+C$0(k)lp}Q6AxgOXRX7b*KQG&ib+>3l4P@ad%!IV?)7r`j$Z(uzDl0i2*B zw#x+sI=mmm6;rIgH`lgLtEJwgdkkF!djgDFhJX;*{^d&b_rHE$0ny~u%H&;gX4@1A zg$dy9E|Ajhuiu*}!hSnQtN*Ic<)J?OLOpr%Fu*GOoD%(quo~|Q5*cF=d41p9a%*j# zc?`tIqz}tL`o__Jw6Nhd#E9METm+Mza+t-p-7?A_v{Z$6<*+a{eTzBOnU(TvUtEtx z=n2Z`^|%kq`UJA(6lq1L1Uuowa_EH#;sJJRs)EFhoz3EW>1&=KgqAK+qJxSlb-*Xd zcez2<)2x^9&88s*QfWA=fS11on}4!s=2ZU57su2}bB7wx+#7lfFt1!^p520c(I^op<7*Xkoel#pD1oQl(F^kePd%TCcaS3Cy`7 zPCtfM;TOO_wl0wJb~asueLdv$xb-vTS4wb**kfq>URvIkNlxFZm*9_|fX%sIBz9WU zB|78FVad`?j;wJC ze%g$yK}cTu2rAfhR1N1bYl^0_n3K)stkdZ6LsbJjBq z!3RffDn)*;Ok5q+`4bw23p-qKHk?jjdsdoiWJ8lKT zRrAf?pvR$}4nzpxgaZLYnolD387(m3d=Ep}WUlN`)a`(1Xhg$gBXJNylm+{!7n%m- zV???elETk|a~_F`KpLl+v%~BOb-x^{vc#hUQ)FsXQ014{tLWZSGnxAzXckF1Pf<@Y zR7<(x;K#)seNwwMJ)>_8zO*f0I{jGZ$l~3Yql)qst-^ zoj@{u9sowq3PS~RR%uzobV_NB&hcMI6j4}IdJ!vrC@cmNy@?5ej1X=Eta$s{6}fZ=4$$ zF)P|!!&5a>m2Kr6WHIS~{$w3wNx-UtJ^^{)i$SaUd3N*6`4G*_er_LiXunP2^B#SO zIBVI9Bd?7`Hld-PDjGQq^soBt(~SWK;2zj1sHvsbL&5HDGfoDMgdUOY(26|KtO<$! z?m_nk(zpwGWEvQ`PzHghCEh9Hpy&Q+ygbQdyA%yz(7V(cR$TcbF7PiOnhA7tCE@fB z1wq?rq0gTNA%GBcZz?^#AjOT2dtXf@CCQJg4K~w8PCc!#EKig#j6^X8*~z)HZPzBl=Fq2wwmK~)(Pt&Sps1_ z$-@hBch6xs+n#@!S|3X^OCKfcaQhs9_k%;vAzSsvs&Lnu(K4{pXyn(pj37`bS%i=% z*qLmp11I_unW`C2rC-+V%9wpFglbxo;15>Xsx#^x?m&dmbj?qLCC6YwS5+4(8?51F zkA7(t3tu7bJA0t<3P(Usv3h(_OE1N5qu|E@159Q4>2e#%{JKpU_PrH~s!G2$gW1?fC5YyP*XN3V8CpyA)^X~V%d?)0Dd3q=LxmR}Tx79J3d8DAogi%PC_S_%$Lz|hXXO?rY^ zxUt3@U9-ipX9Bz;OeKaMhTFIrJOfrEP*{UP@9hU!^tvS*QkYy$2P9jE!zMv(@_x+3 zfJLl%65_UPHkl0bmzNneec`?t+LAb(SylWwG>r= zP|rhZv&B@8G=r9+RqtY-WgQlM@{r)3`z$#jRDUwxFH8f*S;y7%K~+bD!$)!>ws%pN z^3r8=XgRcKY+9zZ&(Gn8H2;#8Lra|lyB#+G2RX0sPHV={0CppO+cs7j8pV z(b}W`dpk9W(WnXUrg$q;c?BZh0Z*OFlHU~YX>?oTn6>OIGIEIU*aZs;4JXX7ZZ zlz+NREJxpGrN~O7+JZSiV(ljR;2ep)^Y}(g$ECuay@idi>-NXbRAB3sZ2K3h(sYRF ztN3BqN-qULxoAt=j-lG=oLFKT0pk_p&g*fjBv#iY`@VO*CQ-LJ4BH+If~K#O-9V&1NISYjFb%Ear*@Y5loX~HT|E<)bs0O=>qZN{hdk`EX6G>H+VRCJ6V%Ox1$Cj$YlU2Ddi!RlA zzjMCA-c*^=y84?Q1A3_L(pL`1I_Q7DT#c7m{75Nq?)EfG6mUTbG=0Cjp_jbbusvCS z8!hylSh^|2jScfA>+cd_l@HwlQ2mUVT2XV+zeW+fnnLcLQHr((3o#x2N;su=0mIH5;As9s@yRC zYil)WD6B0wXbLm9;X2&XK)uoB#=ocs=_BxHO=f3HyEW+<`38k{I(2rZX?r&&Qz$vx z1i+?t@bW!JCl9dh0Jb(q3k@({N=MRpFL&Xn|As8B~+}Lkodpyuh9*uRzIvxX9 z2oSd)Y*YgPxPnQK zt`c*13V0~c$3=x8p3$)>aX7*Uq{$iB!#UamEyuAUo60F&0&w8qGNcwQQcPs)i#bGIWe?w&axhkR& zH?fq#yze35dFy4XE9q#>7*;?&vJ=AN8ziKx2{S`>zOS9oP_nYdUU5?z6pY)iFHH8C zAd@UR9ZLIVe6~4iG60;kkgZRNQY56i6eu7?g*W+pvsE@{se9K+>D*^goFc#6i|CLv z+#1Qo0x$ZW3V=oM;v&uZTv0gUaPsYY!Bexi8|oT}I$_r?!40N%vlO8CvqS<&Tu0@x z+$2i;XmaqDv9kc-lN{E#C1fpj+0hm~|6?n)>KnD|ZoIYr%(sxl0!J6m9iDFro|MCE z1iz+gnp+%Tb>WRn;CO7T$eL3TA;lww1rRj=w-Xhp@W3v}=R6|{BQXt(JLtN4R8&Mz6BJlD&7wZACDoHt)XGO^*i_!IBcq2(!2O6;f60n z2;93RY=IR<1ahlbvQ^|96!^X1>>1&*n9%)VGLZUlB~$Yb?MH6cWZ2*1Kf=RN+vf#} z9M&jEEiL%&>;HJC2(7VaqAwg7$dsfH`}E$uN?f^^J~8eGmKVt)bnIM!XSw$SN7iM6 z6u;65B?`8J;M9Mo{eiFrv2o*&`c$`F<3Fleh)gs$N!IRgFH2~^L0{XEtlr+NJU7_E zS`8~%436oyUA|r(h}aoz>)sg{;ln<$iUg!D@3K51)-_0dW8$Mew)5q-p2%D}_H$oI zy32wfYsp{pldj^#$wpjmo=BeyI zBXA%G=_5HqjS=tr%PB_F1DL?=e*mTYTiL6H4>$So)7Hy)hA@DmpXqv%4qBBbA0>FL zdY#=LZU6gkQ>W@)q^~e(geQ1PUZeJ;@?eW@i93zCQ!jwe!{2+PQ}r|R74$xujYApi z4ZL-LM}V`>`GM21(9l+e3Ox^o%nmhcM=S1%&MiF2Y1lN@Yycd&9K#@HI0wvnBH6?< zmCUd$6>GUuK$Sy<;@l&*yZiG^x;TSIhg4j%$gOr(9)@4fMJnQBS)r5^94Ljtn?uU< z^5tkdV>b>IAmPB`J0o5uJ8VJmEhbS-cm)<=M@Pla@I#R))M=dwdFE0gaAxuIQDoA0 z{hC)l$V%Cb1#dskg;&>_p8sKA`~JdPj4hmU&Kcrrktf6_24f-`e8~?y6IW!`>~mY@ zb^&!_?5G=7{McSGujEf+0Pu53G(txPlLPo{$N+LOrjFaf5Du{IiQhlBg;Crk2)UFE|rd#BJGp`PDhp{@3d$fYWI%i#w((vP#BofQDIfklDT zlwum6=2^do(Hp2u4bCMvgIr|^4JL}>|6Ifw*vY+YQx7*RcpP73m$KBdK9J;PPoPs2 z*StM39dw6SZwV|$N1?kZI=&flh|xYETPiv68DW3;&EgX_VJ4)=u*jKTG}IPBjc+g8 zp<9lL2D#pB-sW}(@yBy&!LyAda2Bn}priBfdB?|*<}27)u$_pr+!d(=Io zs!I*9u(VEaCO!}cfjnKZ;ylyi6H4i|O|LZn(|AlDy9Iz~a)s`j1Nj<&E|KjT#B(7+ zCShwuoH$A>O=ny`4G@+drVIprt2eSwSrSp!&a5k^BI>-(X4~imYX5H3906ipNCDg+ z?E^)lizjgz<)Fz$WrDxpeD>3#lJKjspmaJ?HX!dj`XNjf&M@XbN(LK=Y8q_&SLlI0 zww+*A37qC$VV6JShoyFwemRn#=d1FNcS8`9Oklr{_%YD!gEjIRgXBQ!RzOVtA0!*6 zU7o*9MAct0W>pVg=#M5q*jY7;T-86SOJRWX%%W1NL8l~zjE$BgO{tMiI7A;#MU zB#fRiWjEccHBLGvybfAb^z zlLh*I(tMy3wf(?=tbF#h?#Wz=$%N^P%Os}FDg9EyW2Jq);Z3w@Gdabd+BP+XO#=OP zpV{W1oJYS%C0JS4%B*GY$A2Sw#bmPIPA7_yBlROLQ^o1Cs-|3zy#PfmAZM5-5y7*S zf%1avEM`UlW3eXfj-g|0SC*rTFue?TIPU2y{qU6_o8Nb`=V&!Lei9(_6oRfvY2#jI zu+oU5I^gmCYS)eNH)fCq@$qYWz7re%zEG1tD4y@Pb~s_dNOUxOmbb9mnzD}p`NQ@^ zpKugt3AY*2__t_&y3QEn?5W_HH{=f9Uiez!j_2~a9saq+Ql_6GVzKXRg%ct~seRToc2fk~-y&;dgm9GNGWy)AU^arYz5ZjG*1yKAh9} z@5G<^O)R%jY8Bo3-PuwxWxYI&&Me-ZH1py?J~@{S;J(+bZW5382BY#oDxm6yd)f@E z2D16At^tWIpVPe1Cn-=d^r?8BVrd{io)wJ-djzpXC2>_aSvzk28N2+OHAN>J79@?q7ZdEzt;?*r5S@e9jGO~}E2%wacQmcwoF8e{NP%B#-JcEi7VE}v9 zT_lMrF>f-^f8}Fz|A_Y2l)&BoV3eI=BI9k430fZWPAykF{=vEf!CJb09-H1Nx4%#p^;acsatLBoM znZ*r$sTc(3jiSvr))<;%0B|$p7vixV6JfouI=sMYG8R?}*$7O~NJD=i;P>kdqTrU4 zegp)fD949V^*uiq_iJAf7nh0?OFXtVt-wjTLJfB(vNA5qt~$U<`tUv^kaMSDTv*sv zkWF1cKbYp6(~2S)->5sSA?sZUnJ`R}mvMI870x+HUdWxBI$vyX)4_^-9iJjy@UL#q*=N_?c-M^%c1053q$zhoyR z&gSik9F~WE%8j&6c>Uo%{a`;aVA+2jKvA}m&=DN{k@HHJMccd51;R&&9TdNKe-rOE zSWFDcUWeoDZ0p&)cLk=+9E5Dy2Ci%Y1TF=rgwp>FH=i+{Xe%Dt@YH)Nqw4i0Rn+?j zo!I|u`267I0Ziow)z(}vL~e(9d@G=D@zO7kLxKBeT?_jInoe}?vv%@xRLz4Gclwn8 zhay|@=Agg9kJ&+M_C82l6Y{CX{Ins=15<}k7NiAyn@yS`iA`H4;^P=Z51spvVY9wi=->}4DNPI0RMwkx)E+u4^u7c-hJoP%IgN^3 zIv>Q3HPQy<*0WMxWN?(cYLOnR;s@h$Yw+`zBZVdjoifLs&p^(z z6F~k_Et?cBLx7|tS7V)QDyX(3<+rr359uBx9D&<+nIZ=?DE$yf_5W`Q#Hk`7GLIfi*$ewu?d(O*U#7x!_s_;8pF4 z`;zM`qDjq*mtaNGKmO$U#D(nPY8GLV;48k|{Oq#PsF@Y)G($P3ld)JZj9@?3kCv3g z2co3evJY{B4Fd501VSdk;;n3KD_kUUa-e?9!f+1%u;q zdLsFX0{ccIr&5X8UV?JO&?)uXV$W}0#O;ONKkx7QVt*Vn2EY!Q~i2 zFCP6Lf0|lWG~mI|S11N1sw6G!XwfGDdt2|IaW}NE_psFzeA*hjU+h?0pGdcg^4gvY z@e@?APz%QPa+3rqOD4h}n6(S4B8ADLyp6hBn4UIFV0q62(AY#RKC$hnn}T4SM50a? z`0W<-8v;KgLxvl;j0pXm^^cjDrG{<)+!I60U>bhAm9$JcC~eTXAux#_`oJjMuEHUxhnlx4U{y^@Z3^dettKN!pf1X{5Op)G-7^&^Q7t> z2^8vU9c^y{mKy_aelEAde76S`dSI5GL`&&wM^E+s4`$fc&kIA>5rET+-)aIP1&g%o z-nqyk?;fM90&K=fs~0#B`_Kp1Y?GWY&kFwt6G4JU0=Rf2`9C{u6#sPr3zb-R(CX=w zJzZl)e#9=PKn({3%KL)CS|k06;_bqgEq1dB2p(&b8UTwuvy-N2ZMlLx4Bxa+L7x8d zB9PRd^W30U7p0&BFnOKg)RVYXz+SfbhLATWuaQ=mMP1Vyyy9RT!RwCBod}$Biaa6& zFPta=I#2ubTSlK+#6UU;%M0hyNaBmKUabKmi&baPOVNx{JecMAQdS&w!2?rw3-r6` z$~Ta$-f{*f1$G6C&b1O>CpyG3==szvuq6f7Rq2;+0N;k=UbKqPT6mx65uBP?E(a~) zfvh5a>U6?HiZ8jRf0LMAur8u^Ppw<3$`*-^bxYz?X^nXmx{BX2E?~`L> z{g6V)u2hN~%di`~t}HeTCo;pE(_U7KQE4}jx-nS3vnzBpc<};AwSv9be2vUM##CoT zFs<-5h~@%<9fKT6$+^9%7?z{QV9`QWl~rr9^je>B#$IzBjKSnRW~(`>>pQnH4j`cc z(qAGGcdUk2lylvd#N2c5?LkhIfj0~=7cR#cvZjGH-RXm7pwA0@SBbYv8rukqZ-M}Z zSKi9pjI}|94ZTi^YWzfWr^kG!rd>}N)2`Q&U%~GCSSy_XjJTBBytFL$Flap<%^S+Z z8KqjeLwRE;e{>U_e!0+AgQnbS>u&Y}X)4QRR;$%&o2z&6!#rwL_5qE?-N^DR zK7qOKEo1!?Fg0}r`!8z&(c8R`fIo^>)owm%buiO!Eghj1b;sh7HelZxb0Xg36Mo?d`$!L4OtgDD8I7S zN%gbh5=s8Ll2^q?jLRNJwpN0*(R=bAXAch57smO3j&wE^tr0mJWSLv@B#h&NC;A+I zO0udR{EIwX&q~gc%|S$;35)lSe^8TJF8Ch!ykT=C^lRv5T_tS%ew<{FXk6tHD*^i{ z+bLW}XH~<~w3Ys`e6A|b;=sUpA;9)dmJ&CcXBBnKL(4zABo3yiz91saKZPaue-~y6 zwU?NHRPj$`4xTOg1+oz#7MHmaj{iId&z~X+Mr0FZha>f@HmtM^TPie7$M<(nsA~mM zLsK^bI5&nU9vgW3oLSw_0mZ3LuB~fp1?Mu1Vr-s!PXZo`a`y60#E^Am(R^+u^_pCC z1g||a+f_$Yu>>7RzCmy(W3%IAlrvIn9?olCfuASrwsaN-883_CUhe$&<0D@d*(3)|+p)rTp?XH~X>{XRO^QeiT`2jnvuxWA0 z6Oo#(p#Ff+{HJT| z7&0Wr*m3lUjqQz!xU0poHOo9c49hDr*=aK9bP-fxH7Vy@3lUl>M!H$&SLBLv*D02P z>kDD_A3GX3sGsAWd_=d@r4af6+(Ma`q8b zw@C`^3M(^AE%GDzo+dqGE3SY*)x8k4{Ka%&meL6Z!>lkoUy$XS)0<64%RjJcdd9-hIV1gc3bfvy6nrxE+aaul30G?e8e|C`)y^(7-WZuZ2oJ-OIJlmD zEFO5O;iI|sb>s3M!&36(fj&swry7r#hZ*@vIP56^-r!$PH*7kRR1ftk{9f(AD&{$G z)!$oV4`2@A-0YbEZ3rq*xLQ9$rLkvO+UXvwj)}p{igKV5j~Hjd@Q1Q&r{^R`a_cm& ziSh$c(D}Y1tTvo)Ap@PCen!3M)kFt3aGS1hf-2xUR?+=-WS1+6k54E)R3>JUL0=#h z_5yJObYJK+YtHgvz9n-hK@$?m&VV{f zg1L-tgaK(dFHL-yz@4<@g$yeO6Em=l) zZ9u?l>eZF$jausT4Oeu8wA|u&EsNxPV?(^VtcY>77RXkG)YZ3sWsne!f`?@ZtE#9% z{vanp^FtVhD~4R>Hnwsq2B^}+cRvTO=^D$Jz}$8_l{kNmc!a(>jvGH0m|$ZN^;5N0 z`@%wd?38qq`%Sgd&0A`J79$E_orOd(_W)%SH-9?b6#kfFK%idlAnE$Y;Sc;nZ3mt< ziaYE3O|*E{m&XK4o9JULmN0Xo>@x*oQJuEc{bxX;I*{Z#uOHR*Vp^s{kpB!iQSVDA znVXl9IL?+OgtQ0@kbz9As_t^%6n@;9_bTSx0?{8->yTYG7KQTfP^!Lgk+U_iNCZr~ z(Z!I-XmJhdu%)gM~ThA^pr%f1(N&T5L^|FWO6QcGAxV3gl2U$l@e zs0(>!{VsOrZbJ1cbkrgDPJa9h0@wNkAffx+hWGvO`zB`i5; zS0&FjaiQrk47IHB-7i--w@`S=%Qz0?nIF&zS;no1>7uj@-WJC{o%w|{7QTt9lagKc zKKHgG-PGWM_Hc6ECFB2z(qU4V<_vpzFU8U~)#3gzds`Yu$; zc#E*B^`&%XUHhQi85Nm~{*a%yDwS&RL9J{OJGi1mQ z+_<^EVl_3U`==x6KV4ge;LY!x%@bFu#g*97!7734N3>D-_~0s|9*a z`7O3<3JGT0i+CfxP@I4fN&b|zN=kdH`yEwJ=QrKuStkwcMT;)J1~xQ(Jkn5Gvw+rj z+F-4atyj|z<_x3{$0Bl>jyqg8{^bz|lBZ$Anj|QOm_^&;hiY>PkpT+(?3~nVTayzp z59He~0Y-HCJZ;k6!ubw7oGlMw<67l~N>i}-2`KI?XxYW8>Rvu|H}_B*AZa&Yx*u50j-qc|d>)pR<&;@58?1`*^cw1ffvW~jEpj^K zr+g^^wc@tUY4)~e07w-ih~P3H08J2#3Y3k&&4ROBLjY(THOli;r`6JgS^|K%jf>ar zX15L4$y7Cw^>PBB@@eqoI9i6eBPm_d(kPN2HMxIkdf-T_>a!>VxZEc1aV+z^rh`5* zw@X&CE~_K&){#T{BIJ&~yMhwsWj*(%kLS8Ohx`h0o0f8X9-Z^#@bjkZEm%x69Eo4! zk|bOO)5*HvpfcpuAw~a9sBiZcrdNtunj;L9w`aqtW~JL3W&$|AnHXLpwQ8F;O);rc zd+=xaC)BF3Cs!hYp?d$J@AiUR8g#a`HvOR+1bW2+95h#5VUEZUWvJ|}K` zQ}{Z8OO0qO%^GE<)E%faA(qstGi$#FF0my@HFU|mO;}ef4vnQhxtOJGV~l1vZFRd5 zzoJ{aIg*h4mawu&?7bzSp+#RhH1sK#IH3}fxFYuxXCj)8N1f4C80pocW!C5Q5EVn@ z5vFSg3L6ojwiK&NK(H?U$6KE081gfAGYZ|k8beFKd3Pk7qzSc7N z$oAICESCRR799C7sjFA43 z2NPedemHa_h%uKtFAbZ-deoFMnbyipH(xA)p<0#fquv&&QSj9A< zCi@<`!mX&=3i^WtOC>i1GXmkf)5*sS7CIU*gUCScWLk}@xHjONEU zw+<$J&#swujVDo@KEMabrJqQq`ZflzR{Qw0qYwkNnaA&dH|~@#@ebyr&l;|CnBe_M zWoD=MeMgvciKJ$Y%gPoeWgPkEa%MMg+g*UZ=OK?>-PCOof^%+AT8It1iZ<3<;Fqd9 z-?056&4QK}(^sE?_?oG&#zq~>i4k;zokV6=2Q#(KoA>JfSkxjCDwCRPDX|9jBCM8-UII5GKJ?cA+9NMu_(J*u3I+=Go}o&C}L zAwx;+O_wOq!HHvt-xeZD!1OG`h3C#ksZonqnp-7Wr=Lq1=fQ96Z+>b(atAA#$SQSN z=w~hbt9srE+~HWqcIoN$y(vWd zrQF=Z3LFDotdCD*Pd-e3#4LFp7F3Z2jbJ9Se6DeB`c5eB-_+EjfQ2ge2AvV9N4F#3 z0ScxCh4z-0%v`P!R?GHJo%ajgFp@r*&3Pv-VeNBV@FkkWuM%ehS+gmy^N4YW*qg33 zmLS(Gu_wkZnRYpJ9xel0EvnFQ2wf@{P3+ePIDhE6X4|oegldS96ZpfdOO&BoYH!R) z>8hi%vaA>6?);Q^d=mMbQ6-ei88eFMN!omFnZI`=LDhZki!5Gpo@49YM;8UTo_!G~ zkkhp-7}VltlL*4-rRQ3hE%|f7~GQc`)96tvAoHs8>4eVI6Dwcj?+;}$z@U}1<&jm{Ss)b3P2b3 z0SxbEwPvHTcvN75r8TD5)yD*M+ub}u6h`*@Moa>DvUw))^!hUY!-Th=W}1$>(wb|0 zi`SxDG1&{<9fT^Ydeull$C3bf(6@UW?-QB!F{9AHFc9OTo9D$Kf0XYAdp zkP#Pj_0tf6SO$Jv>-`I#J-3^49grr9To>5 zS5S?D->6z5ptJ63u{b0V7l?uUjhGRt)fM7BfzlsGuaGPDkJNrDQZ(=TX?zY|o7JW0 z7Dltkj~hoREfD_N&n*h!40gpHEjwm$X1fd2+vv=Y%2S}fW)@SaF!psUzVO%ap{vyF0<|ayew(F^~l|{0jsg zB+#RVgiZ5eZ&#QwWJXjhO5q4J@9c>8F@rWX(l_SU_PzXWHYq>JxbsvKa}-3elDF-v z)6={FBaP=s=Ak8bW2o96f)N0fj#Lv*J>QxS1kE)k*oyj-nWikjVXNbG&>^Z5C8|Aw z-2`w-mK5ymv;DPH!Vqmym?8U16B`8MZE25d<(Dh@8%Cm6t-Lhui|yOSvoo20F3H}} z7}UX;d*c;FccSG}1(U*ddnFt6yoy0ma;`_in#F%FwD6w;4xRcLnP7UsJ-UTtUq&wp z`g#1MlY}^YoVq6!Zxbz^V z8=1z(;*A|Z1Nnh}I+<|-ArW#Lxpk@mqmU6%oBx$WRQg1{2G?t!nm;*qxx6FkrpWjZ z%UzS}1qX^!y#9IQr#`qPGrANT^Xjwz_rPk|Sz)aRb54`if@w2X!nFd9QU|QrM^MFG zrZ9OP!6$K_ZJfZAb9_$3VPM5g2)bzL+vi=&9bxsgFeUeN;5}6bTmSrkp;ppb7sBxg z;P2zG^Ck{f+FR5;DTE={mZxFBRBUNjVqUfU_wuOSRoMRK-T1Ous<(t1PBd( zjvQd^9S2Qgatz>8MDA~qlYi8fstV`r7!JGO9qoHfVN8pH69XyZcf}RMw6TXaIA8E# zvWN?gnLi3MUzOJZ_6!kZ3H$Nuv55#N0Cr{A>AchUmah9yVl|Uj)Ac|+eNR3n=P)y00T=lzkOVffc=<| zHPU}lSI;U2xp7W*9IMmxrAMive2GB3rb`(rAF8Jrc11`}8MA54DQ(gkhzL`dHA*Kg z&+Y>*W3CPg)Gd!b=P>pDkBI!-`?pKNIqXQ$qQ8p2gFY^l!Hd-VS&86>-S6MsD>gdR z^CVgKaSFOXAd6{0#d@#Y-UG7YTeb!1EKMukR(;s)79!HRcUe-lXm6!wimW1777C3x6 zCjDFZSJDb{0Sc~0A0*;~4Ir|#ioxmd{-IGtF3ZdY0+N8;pwB;qDTC^AZULLNo!MT5 zvapG;uI8ktcNhZqjt(-9M6cFTvSR=#M`QK8}u6??_?bqy!xQZIOZj` ztJh?(4p$f7!GD8)-RYj~G7@>H?SO|j9Eia&1(Dd}6U3*fa8I1h5&LGc%8jkAWWH`3 zc&;#xv*Ku2v#75|*PJ9OxQKT;@qQF1;n3&l4Y1K;4y2Oxd09BPPcE02_)N~n91XPlVN?UxAOmp)ZS*XmVyT48H3@Q zDQzJt;`|3|Sr{h+oPCe+v9X61&pQYG>Y_b4KEP2f=v0=z0+LQxb?JCNLl5>?!-q_N z0s$x{$TJyRof3U|-q$^J#X!oI7aiU%=&f`-lRnS-3Mv(CRu7oH5n>bS=Le=QcRyR% zz9SGU$GQ~5_lWfzs9W4hW&!~}sUC1d?peeIJ!(fl&6|0&WULv}TM&FA8@TdT{7(h- zUYN(fw`f>S3sFuqyE*ipxzU(PI@_|D%kvHfkONY^Zn1>B*+K0=|c&LAm4>Sd$)pWP>~Wt>VK;ZI#lsAc3f zwOPI~Xw(8d;QPOeB8(92_z>b6;`iQaj}q76oPx-Y=?#NRZ{u=A94gA=*tSk5st*s?})t@Y`d>b;|GLpDGK}2}l5~O~cey)`KKnG3nh%U*E3TihrK<43Nyb z%R1=*hnu#s!{6SUiR2kS4F+a2=V>1H=fiv`aMdW^?R&A(hND|hA1qwc_kz#-Pinz? zuedWl6j8I;6V@WpVqsH>XXFrWLyUB;Ftt>iJRek^wU2h4jDAEEcl*R`3$)S%U{lO%OvcpY~CUO zD2ZWPimu)XHMQvVg7i;;&I~L>ty8wKr;RWSWx~ZYEgE=GGeVv3^R~yp^so12qm21S z{?v+6&O1l}a-yJ$^^Zj7nX^&_)R-X6d66G#X7KXPpSJX+ZOt=zC*}SFOfU%l<86>e z?1e(P6O;lpB58%WPx^29bPE=6 zHS6T}sXy8mP{x{FKP#+N3T0X%<DYt7=?hXKUflfjezzm3}^$&Z*zbH<=a5Bj8A)L+a`#;Rd=;vDCKT4gO{4kuk1>F2OKG5i4Bzt#y$)01m^W#bPH0yT2FA)3^JC@v z{tAaio5_QUZ1oIE(OfS#CeY1Y=6s+&%k#bFz{p3^#T*4enYHRCP%JwQ@Bb=!yb;35 zY)S`|su4UA95>Wemchoso1q6t8#%ZScL1?7U^k*~0Am@NUkyYa!S7-H&ni9Y1^U9j z1R!)g8$)^*j+fE#Hm1Le&9KvS0g=LcqWx= zgVghwoIu{A8~5L+lNiMtdlmW0U|^d8#_8Ga!={(UB}MpX9*y8#pEWRr@nc2anx(Pr z+Cks9lPX);P_{4P+qC_2Tnt#YcOm7H?B4>*u37OKFjA;V&oipyYscVgDuqC|lzD)H zm8|F{>b?CIQkP!s$i%4I1~P>LtxPFm3E2wFG8h^mMBICyu{l$EoV*OLS(riyIcdE3 zMZnnZQ~qr8)uIl?rU^UOZjBVh$iT>pnXpJdlVt9L6XDWvZSx7__>Hs94{|w`DE`X| zNbU$~3y6VPEN75A* zR2E@LK)!5%4}JQwAI`N*A5xELpBmTnSHU7Wc?C(_QkSKdWj)gQ-k=@(mV>)iHm(QDCtmHvYngX6(^nc*`I?!f}z8&x7MyG9FgYAu5 z>05A3h}rO`&&;~|IioJiA1@x?vo}h-B{i!YC)(v(SU^lTY{^2u;vp_}4Qb{-Wrg?r zCZ$y78N<(LZ}a}+fLlEILFNf};5G=#)513!*QpP83`Yp8SK{_dlEV!`sO$YjsWyf1 zzn3a--wK!$yEENy0|z`lq`v$?j$Qy&#mh96pK);XSmK&Si68$h818eUW#?-1!*jQc z*Tcu!-*0FYj4A!U8%?!{6-d(^g*E}9>=n5S6b%4LWptP z+&kw*x1&6vM%&m(lt93xHJaWv64LQ27HdS=EJTaqRPf75BhhWU8B`hz&HS3C@VaOw z{#yZjB-1%rw>snb4;W#Ll!)EB>!{cvP3>?YO^u2U^CzY>OC(h%-T6&I zIDf*TtSE}6D>CFDz7zC+`!cyckfoO+)XolV3yQHeCJKK!=GX^s(N%+ zBz#hE#p7EDA>$|+9}R;Z_07;(ut8+#k2gd!6he4{bI*tV%R?l0AxWNN4`zDHtLVh? z!_<1Kpslm}_IUwjLbgQGHbRt@73)UJv-I$4Pz&?Ixpp|6MP=^H2=H7%8>WqR?8>DW z4%b0N^1&g|P`VDht-gH*1&z^MV#&3k!JBpg9Qc&GNKNe#xtpofPZkyA0wGp=grX_Thz?3^Np*DMHx zct4vSbE5?Wo9y6hnWlQv@c_^g3Z!bUyt1}-0U(t?CI!4QPt)&WjDm+3cedC&<0?=U zc8(&liD2Hm9PU@$oYSUv?A?=)a;6iID2TclJ0g7VdMs5O%-+wVxT(RkGkWej(?%T3 z#Dq9i;L8Fiu=iyI0RbmFduFzH%|O&B9R|~VB<*QgZN@|CM1SoD?qW-;aoNCDq+iA; zi_)wmV@Tj}{UCViJ@$Cf+rGUB9mbk$y|cCGaFdZ~j>1&b(xiq8H!EcQ^gT$WwVpdE zOLS~$r}+8WB#MU~Q1!RR1|0Rr3%@^Vy>XlXycs?$X9Wcc~w< zwyOCwsxIJ6;Yl%{wk5y*zc~DJpFo zA}!=W)+D{yttD+;?yS4M+Qg#cmR!K*b;LwKrKTQ3*2b{2~`V24zp; z$j`^UoO;BeyG7Y_c45>_nI{|9vrJ#1j|H;<^;8lCE3HHi1IxQ8%<@1ykBa0q@m}Cw z;IW`ElS@Jh(%fT*3@7tSPjy_mW|6#musvKXCmW@UeCc?7Any_gWyJ@ZiYbWFqT!N{ zU+_@5jT?iCq3^>}-DK`jd6PW{z}lQ`B<-QND&rw&-tp=|*TkZbCZPv1cHR%nY=B+kqKNFgEpq`pYd{&Fl~b!` z?$sd!iD>O!X+B8Goc=Qbf2SxZaOo8`^*o|+Vf@$Ug@iiaCeq)cD47b9C6KsG%*p>d zvT;*lodZd_$6edO^4D69*W~z@cB-K<2*70QRf`S>F|gm(V_EI1qcpTDG6xXMH+eO$ zxTWkUMxna^L^4?AvD6<4z4+EdV0krJ&jA0wrpUTLX!X0!5qS2w>TKzX;zBxN=JAZ3 z>Gx=Cx1*0r>#$;R{TbMQYVUxQyNaUdb9#mhCbdO@8{&tbCfO$J)KGNB2L>w-~-%%8?Q`)z+Ff2I0wW@!s;JP zu7^uA(cfkY8Bkm*H71n zHN`k>!Dq-r70gAr$h=W4H?HaO!V!CY-{mEc;s)FeQR#18uCb?sIktQJF;Gty?9SrQ zMVe}uk!`JPX|-_ZuKbbapzqWdlSF4a76aWkt6>_nda$o|H>#A;i^0s(;s)$-s|367 zqV({1<=30ZId5JV*j(f%WSagUY?`}c8gaNF9&>fiXH%HW*4B><{jvG28Y%2jV`753 z#u8Ufa~hm?C^4G%cEH21gMa7ots4Tm*5tv_V9P2{y>I2%)3GcLyK=Q36hlDH-l#m# z3}MAi`{0170(SEuAv?&uKIK!+2JYK2D?%E~XQ6ZNPFOw1k1e(5AeL>bs{@0t4+d8G zEX8=%J|k`&oaTl&nPN<_w$^OIjXy1j?J3fi~U_EHBb4OP!yRBkc3n6X=_v` zLCL6bstFXuQ-+EUy(8BAK#4qGVG&Uqv(4_B)mU@Kmv)7lVg?`yH2k}MXsI*6nVrc5 z$4UvohZm8fSL5xlm`1?;r3Mb6fl4=t7;KkeTsUU?LoIzv8B86+&UUQ*fwVWDLI6-*wAfY`jo3dZ-At0-Ks;^k{eH7Q1#puQ1s8urlM)&#-~__ zRW_KE4|O~4w;;R-I`06v!<>WiF4qDb?nN@sp&kscxkC zEqn9C(Kt3fw+yi>{YGzq?%X-caJ?bqPGvoHJf3311+=6+co~(xCrzfWqF^hmBq<`6 zJXymg5ePiAvR}p6o~4Xg9mo^u22{g|vrA z8FlyNY)ShuLrG7roRC^;^QD0n>P6+mAi;f&Y+mtUw7!*gx7Qx0sc!K{&1#$;h!$Pz zD|~Zg#-Szm!POxVJY2It+*z{W$ou++5ivDH`Qo?@Rq227vqMW;JSKJs;Wt_~QENYN z$Ge!tCoTVkU-2T|?TeAL5@U!;v-wj0ObBR%Ry?6tjdAVrll@}V&VBPBvjgcR4~}$% zwn+_l9Vs@~8hei;#rt-sa}Qjc*i^6rdgg@-(YPx_{PsYx+*xN~F2D&A7w4$fZ(2w# zX|*$jhEbbwgOG#Tt4r<~nspH3%=#M)@=y@5lp1Z$HFxq`Vt;_K4e^Z;Wqf~wMyf?| zp5vQLgL=?MO#5s+{$Mpgc?#eCf(!xjz?58?c<#8D**NA8{9V`q6ZFE>@zxV#dn1Z= zZdD$dq#D!C6)E%EFEYAp!a1^&w!o+L;R2>jzXkczn6<{`2>DN0kw#_32#~07<}Nr9 zPN*Q?2|9r|mM+FCRlMpO^#W8{gsSR$xT8ziiON~`DOZr~`7ez=H6_7F{vyPK0;kKg zF)`gAWClN|PzWaj{REVq?%k=dT*$$23$lZAd=I){>B8iJ?i_KbG1iOJ(s_8Q>AhzR z?sw#pl_{JV1?bcjvmi9>_&E=*4yYwKjQljI9-A5NbN$=_M7OyVXYYlWvU4g938T`} zgP~u0S|BzmCVh9`*Tvfz3nWuR1Adjj>hfJvZp%LnpXknVyRweOL9Pyd1@C=(@$`243oT@TFj;J_b&WZXN>NgpP-%K;yT zAyF@rwFnt?@t74z3KqdYb3-6onARn>U7fOft=yCLtqF{bZ{c2r)0dmR(|;iJPqF12 zu?T${i6l_3ar{KKAWUb- z#oV^C|3BDV*51JE!3O)gXVuQ1?R`HE6t3N0f74V@olT7m9wnSZ>rl#WkWbDVEE>k_ z?xWJc?&BNFBcD)46hoN+PB)$UHnm!jcGEQ<0QGvOipvaV!`RIfUu|r7<@g^4PhgX^ zr=*n!D%h6CGh`)Tyi&-KQ_|dCc++)&v24ovH3T=ZlqnG^&h#cSJG~l0#+JH|4m_dC z3{>;!F(~7KioQKElpjYaKLd(T^d0=gWC2uV$dRUCkJBYJJU3D|Iw2d{7gih#RD(7C zZO{YxCThcqiP~3f5vTY7$ny1-4ctIboi^NAX5iL~TKHeJ;YP4Sp-`S|F5>=UfA{%^ z(-(*9^2%%A3)SH3j)8D)FbxWWeqsNU^D|;tezEHXKq;?Ok{|rV+9Kfd8Ar0&w{=Co zZ*lxMhpO^=U#&X-wbY68U3|FM_L*(Qnm-kmqXD*LlV&Ds&$bE!5s4r{K5%l)(NGGN zx@?qvV?+T1c_L;&8%}b?YSDP|>CF6%ZDC^niQhIoJHEQhhonwT-dNN+JFC4_ehGDA zkz_V>hn!cV4~HVCOOP+Q{r<9oJZk-*K4o5pEr;_h1*ORd>Sq&y2+G((RjCi0X2PTV+i1S%oYvAB$Ln&?}FD_8C+#=r_iUAy4CiJGKS0 z4%+NfkFH1b^hE_#)WcQEf>bgCGrKepFPjiy|| z)AuPP3bvyG!7@(E=AZcf+HT4|Zwk|+h?+f|mByarc&1`)8uQXD29{OaJm+#Q-4DAB z8jtHnR8=@P=roi^O}OC3NNl?THG%Hsf)@$5xHS%7)CdgXLM-eHbK&!oX~omd#PQsK zw68U{olnj*Q3afg66!tUgH|zMckYeuN($yD*?HCGyGn%ZC49YDtwA=O4(y%KieU*?@ht6x8{{jWOT<#=oTCF0{fF4r$Jx&vGgW77T$xY=TY>yC%8?uA#2S>{ z@)Gu((QXPqt+aNxz5|ZP0(Lv7}y57~o zm`i4-LJcEm3l8fkoL!_r`tVJL`++GdfSPmKgLL6Sa_epYr=EN@2Gxt3GU z_0!!|>$~!XU)y9EirEgN2WEYDnhkI*nLil=Q;>6;f^W3AgZ3mfdFx=Q z2PQ5NUq?NeqKfc9X10x9Q4gk+Lsu0yoah2dvKom0Xq4s+A<>6Ms!z++74bp1uETOy*jn zwunqO5X_!A1CqF3n&H9Pvk8^PwdFAYBIXSOguv4h{QDXSH38va z^gjsOVuVB0XkWO8PnF@Pa1vMF3>!o!*#)x3y`I}gCQdA3h z&EvCZ{pi}#*!(dJ*^v{Wq(DbZNaACg!7?k}y8p=n=xEM)l>otvgl97mm?84h=35qU zy7%6WUs&*{o)NwSEqlXCy01T^V@ZJ}`JH^Wl1HjMU>Lut+hub_GVzOaC&d%O>!fNf za*=1ows`2$a~nGt=)P-xuX2v`MrE;-)=vi^md8t7@zms=8%3DWZ;4CpW}CYrO(=@0 ztAa-Rd{c?~!%UYh>g@E!wr~vKJYUjq?LjRG8zia}vng;C(O^$EiII`#DT@2PTqPuy zQn->f&0*vWHk>P(Hr~F$fLpnav5j26qAU$?Sset}t*K#NK+*? z6tJf==SBoOi=>MYSbGCS{l-&78%KnOU~D829&&NHQwyf@uwy4KP;UBD^7+pX06jp$ zzuSKv@naWIN2aGO1mlv;9Tp3`KGSM6@rhQ%QjHh!%8GgtAF3a;Fo~jV2-glhFh#L( zR5vXd--{(7U<5Wmxw@e6IB{Py!t&5zhNUz{tBm4BxrdfapYB8_3fml(pdf_N=Q(h!7C9k1ee7{HFNh8MfQZH@W$;lD2a41 z_}2EKFOZBnvMi#He$g)Jn}f9b$ks4!OnR=lz z6Yg7_Zn*05wZZU!;8vJeCOuJ<-Whx4D2is-$Jz!=jotrTs3=R%)-d*Aygfd5SnqDQ z7+yUVLf!^OGMUFq7>8(u;b%L}Uv0kr7=RJKBR;S6*zLI|Xcubbg6gOudc}}~8pc#$ zW>7+2btRI|JpqQ5Y~BY}2(?@sMm3Pg^-?3=KrLT-tVdc;l?KMxkC|4}>#=iCe|0cp z#;J;o@hM3oa{`$j+Er9#1B^;DB@8l+}v+CcZ;|^6+XZr z0+1z45iMe~nUxrIl(6=>Q{hN@6XKN*<1NW zjfQJn_(jWe+j@_Z2lW6T4fjqyy53B3waa~Ee;RFyX_O%l7%p!P@B*BO-tYFPMQXSQ z>}YX-@fSR@+F<64hAx!w-dCTy=Wb&71YLPFb^dhl9wtRscA_wLJahBoe#C$9?^eK+1l;siq6I$ z%r8f>ve0s*>>v-Eqs^y+M;p2#*aEQa{6;jBa;v27YSg7Op`gxwjI^1r1XB9OeAjtS5;}7Nj`xv`|^=pOssJ$KTyZVgg!X#maum<~mbhBV~Cy zcyD9`?f@}C0n|fadw=lVN8yqjPB&OoM(lP0mdkvrYP)RWRt*R=pnLqK3iUBwT7n-( zYE{y(kM)T*+Gz%;=2WnbIc{#Q&h61dkr#27`Byw1XWo zjb(FcKb|-0`^I1B%)iFSA6mY5;IJR%vVo5{_2(_&->U_auN$}1WV3Jo@C^~e`3g=8 zcXffQ-xv2_A7jcr$e&@LRibfQg3Lb&Us)cpta{ZZr2l|Tn1|5)ND7XZ1+G>7gdQYu zty-bWVnu^VC;PT2_BLdZ9per0UmSbR&&n(oVrUBx@Jxdl4EPDtk#9Rtng)rF_xGzC zrO}X;Cr6^sgLv|x6hmj&)X5_%_)J~)FNa?opQ!#puyTMKxY}PrNlIvE$wznNFLuim z*tuKsj*=9TEKvgRIquXk69Yg*`+3gQya&`Agmvo!qn(rc%RkB=8nV=-F64M=f%1@D zc<13a>3Jsh)4?c#0LUH1=4ck=Cq{(cQi?{}$C|KKjIrSdD0hCt=8b7f&7WD$9TV=U zE8?JRYON~7*UBGb9&ux`iHfYy>NKyRv-Wmi*Q}`IWj?9;0p%8Q0t;Z(f@3(i+&1as z*Nd2-UW;*vnUVQ^l$Gxt&q!W)+&20M;TDDxd2d5_Tcty5EkK{SeR^EJx`XI{M{gQd z`W(M)_So%cQNu$Knw{k(G|RsF2RLI*VcC*sN=Td$&s2xlY#1(uccCj#d2NB8`s0Z{ zI~P-6Qq_3|)e_y0pwRmg)CD!a7e7o<-<1TKQ%d7r-#&$D z6|q&=wh9rc>1PJuc^rn2zR*t`H82kWU`TC?a^ymA=`l{2$V46CqqLVQga$xUVvCd! z7b>-zbcgel;Gz%1vIWRFKR^Pt9x;&Zo21}c5Lb{%-4&U@L{jXys`#9tCJ^sz!+?^= zkQ9ehvQK_liqZX{?)F+vYnyr)p}LkSp$>fQrv|-8wPUgn$jntl%wnRMYUAGuA~_{Y zi?xiiX!8M}rg4WKp%VR5!=Tl-vbxD$7I6wi`Tf!H6L7{UoQthK=^5&$aSW9^X##9!3R*%XolS^;0nlcEZ!vj5tEh)RXR;W7{c6mUHvtN3aST~gTbGB>v2r|5wqvdBd(Og_CzX#r0iy>qv9Nt$ zV6UxG*0R^$i$^Dmq!{ET8uq*j0{GgsEYanJ>(t__TqrHdDBjFoRDm8?euXz0Dy9jP zO~ce>)@I}VuQ5uBJRH(Sywr+?ytNIBlu|6K4zK1WbhhuC4u!Ec&W{1Gz_yVl*M?ek z+UfWqPRX&4ta|5raXq;)Y`E{xf)&gzdDYc{O+{MGNie5w(LuDN{_M`or4)dqBsN8$ zDEc(aH)7B|HCZPC@=~M1JNra2w=8vse8BxAPzI)1+L7Bv`Q|S5V21&9`!G4n9tT|N zPq(9IW;2)uoNqlrb%)uSL-T+j(g1mamPg!=ftmkOmF)L%qKSmwy1ciSlK>T{G`evW z{C0jS&f*Rl<;A-Gsst7d2A5n)2H3AHKqeVF8op+^-a2G;F zAMs-JoBiVtgWy630O)zFv5KQ}*CHxY5ZQ&J3Kh;*Tyua4q*gW4z}1NGami~iUY0^^ z44+ixB|Xcj39UR$DJW9q*&^*Y+VA?RR4{#~#Xr%K+*)vrya9f#l-^)&Vc?oJE1RPh zUbjeEd6A90iouf^fd+e6^6YFiY(@@a1$vR;G@~iyHM3kO3xPtVbnSh=5vBWyts=Z@ zYA>(1n$IbiN!$e>KTL-_ik?~S zlg9o%ZQTK9yI9(*LELu9W*2OJ*G5}TPN6lr{K|OjNUdc$e?L+i`kyj%$gdCu z+r(U0sa_89Q#x~10CW((D#Wict6F-WwZ5k;OL z@`Y(&0-Igl@0p!gDu(zx4X7Z8ruRInm*AQ9z;XHPo%Uf34&WF@N--w}4yEA>tG7Bk zi!wBi_e8W4{k7iHo3+d)6gjVn2@|WVvp}twR{52G_#^?d~oCt-5;D!(wbTQHnxod^CxyaX*nDzW{zP?9ESnBKt!~P#&;l;;%OuDAr&WR z-SP1y`ns^6&q(5CXoAY(RBp0s6lNO3~FRDXkzy#s@x22R0`7`P)7jbn;ve4g$w95k5@xqki<76u$6 zo3rlBvRuq3L1jGk=h(%6ro(Q2MV-Gh9Bta)mq z13fo`d;iMvl3|cFU~SafdAngi5w;{Tek!r}N1>&_+LQdtF+gItO+f#`+c1A3R{c33U&3V&$rdA&kZbvsXUm-=2&0E z+Dp;aJmF~j4Z;SCtF#|?Z!Ms;cP|;SR1hvDjQP6#`-7-|>9)MkYU5Q58{eoCa9MJTcd!tM^YfXxC{()-MAu2s2jIAClAC_x8G;Hx6`J4w|77u+QpZurjbbM<1nK^67QDex$`mih$Qqr zEY|AMOOe4d;}LAT#~4=o8W^pJRW+CKlNrS`V%{MG-g%z$2s5i3lt>V-HAXiw=aP#3 zzK&38Z!ZPNKOLy4=|MQHXdNL0)|_aMqvnR7{*(-d+aL?l2B{rM_)DS7-^smME@ewj zQ`XyG8>w(>#)xl^-5V6;J1}-`#?Y8Hk`~g^*^*-I4p@Kvoo_{~5od#H;5s64?8NpZ zA`Q`&oVG16+QmV%FYj2C;ik7-^}LR)ZSBhT3-#0Y@P+u zG7V!MfMJs{Zs?$i>Ss&8FGl<==C<+5`^{Q=0&!(&!S3lNBUqhPWM5Qj41G|G$T~=32p-^hSFr}w`4zHZwJ2M-V+%9?RB%N=_NDF?I zm|-omZ4p@VNu$AUaPvsZoR#M?cJ_w>c7RX0`c1AVAV6#$94|h;59RZtLlBwpeh_dJ z(_^NA;Ctw>M!W~|na<0Sm8hw2*PS<2tv@-BU(bpM1>xbzA@K@7tJDGPe1oiI$I9C= ziz}H5XguX{r!Ke-Jm`L^>29&1Dtd?!g$yubsMqQZhknEk?)W6*xVJgtO8Q89JzG>{ ziWyzxQ7WadF@a5aONzSZ8AvF~5XJ?d+r~I#u@F{C25j5(^=jL%7`>%qfBUW*sGX%J zY$zvQkK2j)jis6fLleZ~5buPS!P+8)HyC8@=~IA;DA$=q2UI31wbJ`lfMw49oAk#= zxSStZ;g~1teCQE)jdVSw7SBK9jPW)&rq8xWo;qzF%n=t0(*nr*XL55ZrI)a}F#QGn zd%&{MEY?VoWA67Vd7+);w6j?i!C~M#K2xCv2SS}1^iFtIna8+1%+P&S?aD}#yfQ6I z9~^G3)Uy!#y@iF<#=Nz@izx~B5z;Mf=PrDWI+E_m}kdp#++~iG;)?nE%B55*egt8 z-kRE4`e6w}5iGR9gYzSl$;X5!J((>!*L96=H{tr+Mv@NIB2v_z$~sz)ib{2C-hi~4 zcD6~)nT(3|@!q(!vkffN?{i!f4UA!ep($4=WC-fBPhE)|Ds3#DWg@8(EtGtmT-rTTyAITrXw6P_r=@2g zt)1~Ms0t%>9FT}-P(1Mbg}j(>U18^fq|SB=#g59MgXS#q88#L$tH=Y2@UFRc$&YGc zg?fyJOiC=%vL}+dFvnIjF@N4MV&+6JL4BaY@V{0xYUQx!~Gx7q~>d^Y1Nr2q)x7}Z3r}|<9Enq;;`s{=w10(*Z$_yn5 zWXCOO&D&p*Jc?#DJuKqY=a8H?Q$5H6lx~Oy&EDH~^N#A-x3PG5jX!;ufAO+dT$p)> z$}D%1D>7DYHnjm-iK!q+TI8qBtjfmnK7sbyf+4jvNF1X$WKFR>Dpu4t5GPUpxRz_* z&sT={HCloi=V93*YTga9=kQ7Th`+336?1;Df5zcCm_JQWm-T9QNd8NC%{=4UnFI3g zj9I7lr~_Ue0b8&;L|5w)+~}tb*zjceQf~+0J(RKlsAbFkecU>z?2DI#pcpy>@yrg9 z7cXY3>P#7c?JsFK#2B;B}UU82G+xX0kWWCEl{VuU+ZWgc8^Ird0 z;!gXd%T^DbH7!xEa~gK=S{(59jjY-SY_~>@jF`c6fm@})IB;(fwtxjqLvlgZ1JKNn zYwX0RB4JJG=yU8p&j6$u;B5vgt!kG8(|d!NwV+V_A_$-p`$KuJ?)+G*M^hVQZl@!o z@*fi?VXom)E4u2^a2^wQzLe8bH0d$aaMw6V{9KT#5P+z)f<-m4%mxMNwvT&QS#U(E zN8DlrFX1ZFEA1E!x&V% zYF&^^w4WZyj5pM1iD=W+emG==_Y&!eNkJk3psa+S>Oq|(I@=HhBK(OmGe${1O41pvNo8N-XQy61!JQqznAE8=WQEQjVR6z|Pw3 zAbGvD=3p+-f&h(pqY%`RJsp`axFLy#G%B8A`;a#-Sqfeh)LRsXfjcks471#xY|`y^ zfx*7C)E<)taR`|TRYf@niZP8&x_<>d8CV-9wV(LBwT-C0NBk;aQK#JAU`okIGOc#U zqf3LE7$t60a3ZcOmVU&umxMEYk=m8*AhTb%oWr`+`767saraANywe7YkmcgpVXcTx zr)!!w$!9}0? z?PbRS8bSuF)42;qHKb7g$Py6q7UwwxvelsV)pay#7G29r`uAvcrgktaWZHA>InlB1JDc^5 zehkO7pKaw)-aA^ zLG#qOw}rKRH)6M;4%kI1N|(Z=onvJw9}Es~avNLga9}B*lL$jQkJ&?;DW%zS%?TIS zz9yn`K6i2}t^?x95MIXIg~CE9dB<^{EA|NS%?atXY$R7bN_%HUov$`ZF594iQ#$SS zg=nJ4y>X%-BKe#z>BZndyV1TOA~6spqbRJQJ^v3Qk^%N^9gdFgpSor+FU;#4N$-%5 z&ItjcK^5YTkNk=v8ykuYkRwB_&oh7v$}2w%5%#LR2W4Md!32OKeM~5?_+*Zc>xv#E zt^D3bJ4^8pQAKpw#XGUEG4i#$WdqxTlkz@DQ*H7zxP&K{y!E6JVm6_z8YX0^r<3L=CzM7p9Fz1FoQ=J`sFN!lCQLeYc-h(YK_cPlb!xW#%QEPmk zzI7GC_HrO2`3RRs7A~!T@VBXwSDm4C2=~fyBzgQ2hCx_}>|DQj!MY!i5GV|iP~{BQ6osx_RW2a+Ez!auJ?~xi=0d@2E~e{NRR=rY`CIkl zZq4$SWh7ishk)8*_F1lG>jtJ5?Za##cflFiwdtJyynk+V<)cBds;>6~VTB-zbbU0r z2=*?a+(>@l+s#C-ZsjdVt?xh;ao%ib8O3ul0VZRagXm{2))Ozmgo!mcOjOlYokgey zJn)1lDtMH|sv%sv&v8s zNr$H5heVrHAo{Wm8j73Npeq{8B9JiJ=&PL;!KE0JiY{%Q4!HB!hhGXZhUlzs9V>%` zC(A?&Efs?(@S?!lL;e?xl}AV*Uh@&zfG04({J(>IvyX4Iw=aN=L0nV{?E+Wm7O9*6 zmn5jXvu&2_tm4FW9b=Fg=Z8aCu`h0CHFyeLyZ$_1(SsIRBSXqu-++!kU*hgUwGIR& zOeh#g-pnd($*FS|{DqW}m8Se4R77eoAVjy5k@6YY(&kyazU@=u<}0H&g*^xi?qd^V zvUWx18j!LEg^$j4{#d zX1SXGfaiI61a+>+>`*@`&!O(hRZ>4l?w@So<}#g^IFbCPAU%}8DmlplXBiNB*>kR% zZ5K2ToP_nho8gH`!j3!_^UGx^r2pACt;?aLlU^tiwDQE~ZTWs&5F*oI?^d&RpX^(t zZcdv)c#bzA->S5}&N-(=YF1Xd<0Nm6oCx)I2~}?4+i_OSI_TfXSn{ngl7+=0{#qiy zb%d~@J-DqlHNglE25uqKo(Nt9P3SvG#`?PG(@K`Q7!HiEobM0(TH>bzp2lYUf_pA@ z-%j^pv5yfR1kG$R*ttP3*5=duVZfoLJwf7xlS0E=B5YLt>CQwU}9 zAVg|x1u?5GHB>wT0c5u-YbD3PFA=Z6Qq6#q(j?Vsb^{uWLrbZZ*EfCXuD>d$aAuaWLj@J2?YE|o*twUqL& zx5^o4`Ks0rRj|JkC6%etYGAJm2|4e|2NnT&K--^B1Wo-H%3{A;7Hdh)402urAG`+< z1AO#QMX%3SJJUJK%^AgWw;n6L0FyUgum7_fO=)2p3%3UL=+LD~YkB^BbncFC=qW1~ z*}(eRocR&hFXI$bPYJ{A*Hv4@*^^sTP`1}gQlOU|(;rS%j{}TP$gW4roFQl1G&9%t zox52lqLQ=-w&H?zp(o<0%W@@)yMi<5;IG1#hHfIkmM9`5?~#=nhTz-Y@H5pg5FY?JM#ofEU>A5UfrCTl=dpGF9EiM;&4^TS2 zf6zK|x0uEqfv9W23B;Rmh1ELKM{XSWnDYA;wWK^tEhNJHT`M-Z)9iMrpXcLG(q!Xy+fQ7fx)#4 z(mg4n1H7q<&!G4s?@eDk2TF9|v&F;UE9nmk=6cV|vz4ZoK|9 z$>swQ*|Mxkn2{RfM~N)1`!~Kf$2uN^gJ%7naYFNf zuBzfFG(CVPF|GS><}FNJX9T5kk!ck&O#>t`88Y_Po{N>_WKdSV#lV6GyUzomxle0) zE5?bJ&R}&z&dvY$_py&S=2bUA*#A4?NN{#I25R^wi*ez}?2*jQfe&NkU0q&Xw`&j6 zD9z_sKn^sT#+wLk#@7HQ$t9_M+I_O+d-B}LS59D6A{H7jTLyYol?!%x{(o7AmUHqR;*Z*~=kNBYtWar$Z>7HiL$4UoP$#0HxqK zNv2TYHdIMxmX5R-@H$X0i|-97B*EvYI0mm>U>5spS`D0{ZPVTanVjjgKmR!hJwc?k zKCnTqDVn{?yXIjKd`8MXxaUkr07ZKcFO+81AhbPEZ$2#@4N^o~KGn(c+{Cqx3JxMD zQ_~t>Tb?xgLNZ7U7pPc0yC|?T%p~cUW+1LNcdObOD-!@s3^2o9Wj0wC&~~ju4GgPG z6X303Y=CstS4PT^{-}Ql+lT9zWTH9wUCmn!g;zCvm4H^RARz}+LP^u2N@qesY3t)s zp1cde89R84j=-|qF~p#laP#q(xE${gT--Ljvtx#-vCNsz1{v=6kiz`kiO%k)o$X$X zrJV+APDzYEY+jt zpwDBeML;3Pz|gO%o&o0i%q-_f3y)K-);C|i{n9Lya`5|?)G<-_XUiZO>V(j>Tl9j) z42vKr`RQN7^5i@hkH2ktvqAwNNJmN;=gLC_imJ$!&dZ}?J}o8sqLCd}`tF!@&sDCU zIhZwOm6+naiUR#f+?&3il6bQ1442~zN4}ey z?6zjR0G_QJO-W!@Z*0`y$|H~Ww@jooMRpt{`BuASOH@P46Ev4RsXUe3N8eV ziwIT{2JTbF^YZ1mIa}g~RqYGG7L|4nuP>xTAQEEHgIApJ4?=7Y#@h;;u zziTR3I_XB3Q)f|5sb8T_EOT`K+69UzDu1a|F;w*;AZ*yaJF7T$dxIud3bQ)KChsv^ zl=48#2V)*K6tlZL2$gCn6)`at`q%iyXD1$ycl^-hUVBqsoV+yAVLey> zvcwtwwjx5E{(!zXNY;MC<83q263lC(8|UiWn-@DQ2DVhn;)qY!y^F-EKL3`f(e6qN zhPq3gpJy8ilvWr%pNl#Ss!luaxy2U4aHN$xo>cfJBn2@5$ zY{K}d)}TXMtfh6VQ|Xu*>@bz%c~~X#sT)NeEi7Wm(tYXFk1Hk)usJNbwQ2^r-!TPw zM{`%lE=}#DLT@?!_4LFK?BssjOJVC^zPXssL7O-FKIwP-RC91$y^vA!0I}QUwzm*! zQLKOq5>GG3+y<+6z?Ycz4wT*@2xb43ESACn>2$Z`1GMnaoQJ)yeWW+c=k8FwE7F&P z%S!&+9PBBOy>=Re{16{R667%c8Xp#l9l=6gxM4dMdxzqo%<_8y#q=J~L7F6GPi4fP zan>nG!^ic})%xndYsmV4aB{c$KIJNYub*#zG6jb4#KsPr9`~faGsr5YzOj@-pLF^C zXXm%UUE9`o2deOCeqy}NfH^>=PhJ5a{;CV&@Wnqi-YXM!`V7czk9k8jrCg_(EbDF$i9%L_Q(`dhIh0#&2{Nps z`V}?b_5EyBFnqO(l8qj%X|vle@*8q>Noi*0S*_|=S<*ijODQdxurGkq7-Eg7{><55 zI(!9vIo|98=ZHZ9N3Y}BC{kN6mX5BCJ3N(nw@#^&Yoq!q=r#3x_$aUfnHLPJE?Jim z=zlv2Hj_<)?{mZ#U*(?c!5%jEH?XkTweKUS7&Tv^&7#7+aJh2&1sotY1}`Kv^eF&; z7RwlvowL?Q%0lywQ$b>?sn1Yf4G;_&f$~g%4Dvr;j_C6D$%?!~bBgZWQkp5ZJ6+Tz z?%_L)g8RvL@!vI^B;#BhMM9iy_zi>5I*ft{g|`JCQG9$Tu~^Y&;&$ru4nv^{KoEEl zd*TguEiSwM;pqo#=JACA`GV5^_(w@$C8See>=se2vNQ8eznFKR=No_ZCj7KJd07}6 z@^EK4k!IVkzWhlvVp`T&Ju1=}_6WsZQp_`Sx180`taEjH(1}*1^E&{}Fq!Nsu^pn! z3F|jlzS~dWQ)HhlkIq3?9F54#D8t8~EWgm4Yo+6I5i`ZRNfyiQdy612JfY;$F)mo| z6sn-HhWe0wj%|75szdrUy6Skv&DVV;;Z$0L_3AVIDbM&-DCG7tg7sZGPk2n5$S{4F z^O(M6g|g|2FL6)+s$Hw#l+SZBeLd-{Df11iZ^tc1%~?DprL^)=ZY-VJ_; zcFk(s2|=}ZsRv_4#T;d1%_ zta_jJDXxVNu3v^A3k~^hWfKnbWa{&kbK)m zWfL$*%2i}!K9%6a15I_Ay`>8@Wa`uy0AYf@*A#=R{JX>4V1pax0uVI&yS@ zj66=Qho)+M2$e?a50AkH39tyqiyG{k+j|aJGLqYaHB}+nVeG+UAf>8TT0y;96)v~p z<-@gp=7qGN_n9}>@qxU7EpobWL_B>QBT10o*Ix#c#%}`^d*DMfy#7*5TWbVD-urrR zr}{c;ESjk*+3{!4KHwfhalP~^_uL*^ABTtj>2&b)J?UpHrrGjhqF{Hp`;C~6Hg~~G zdCY(tE%D8(M6F#6of6Drg*85~K0!7z32aS+Y%1#aUxc5=8fPx%qmgMa3k!kT&V%36 ztfbK+aWI5_q$p5pm;?ld0zfLPR9VvO3?b7s0nKrV0K!~h9bl0!$k0EqdyG4`{eH1; zJA_C4cziFW)lt$a#&PhyuYyS`zZdRWQu@(0ugc=vjmji$|jiYq%< zgDGN;%WS?S*E|-495?+nbv07wie>Gn(30OMzhdlIot~IJVtFtOcQPIw z!l3>_xQwH3|GQCpNMnLe{0+juLeuh}!eC`Po&v8KxrsqvG?%gq9>`zXlZ)Y_ zjnhtvy=fU_o3nFL{Z%r3>7*ltfd@#r;QJzk8{paM|5ggMlVks@(l0t!KzM0&uTm{j z)EipOh!-&8c7%o9Y9unNZ^(?81|u~)JO-NAtF1;IMTTCbo{?YnUJmo>G`&OlwNIMYaY0b<{#HkrlO?% zL8aQa)p7c1}g7h=bFWUS7X>WAAqvi9qT zegSN(UwE#ZYN)~|k-w_E;i*P;iV8MlYEB+|2uNX8*1{e@{^^vy$S76T5(b-es=i0@IFx*t5G-GC!nzpzs+PS1+LOx|xjXaEJZE;qw7@N3O;)H@vVIT%Z4TE-Gh65oA- zCJ?t)?RuUoj0rpaTX1E{wltHN&~CYj!X0{{a|Cb*fj>n1UYpupdDCsQfo>r+yZ|Q4 z-SpOS^PgK%yxy0lBdf)bwx01nW z(Qef73SmTJp@lhbt?iL<9G1KmikX@v%AmWgB>*AZl#9dWH+Na6&9t!k4YoLYT0r?7 zyo;}@6=;}yKs~08^FKixZIfR7d~G|s8Gp4I{_Ydjm=}oegFj*<( zGhRpNVP{e)_r89^ph$o>55)zC52brYJJIkQf9*+HQX!4E&${v0uxUOW-e0AePaiPP zspm$F#MoSh1I#lxR>taTiHJ2ke!f1 z5waGJZ-FtoNCr)VQidM&I``{>wP;PlYS*p?b6kj0%NQ#LEbnC&hAK78-(vVqM1L@F zJG=f!zatn}xyTBZLwa@r+=C>%W(_4a1)56`9u^fc89wFcNc(qnxDj(w0BRyd3|4xl zF)JUau(fppzrtw1fg7YgY)(w;e_Y!tx=)}GS<2Eeb zWn$XTFgj?74gaAY7D(^9c=q_|4f0&zpj!(FdC`?rr=h6QYCdJ`QD2oy2UF=_K%L(crbMu9k`zY828beR?ju{ew(qSPw4*DM= zSU7ie`&+gL(#$T;TDP7b6OZ} zVGpvoPkI7yX3F@1Wd8%}zCzC6%kA7|IhT5Bk^jxUw3}qKLhufd@XMY2lrQzwd<2fI z^`VGa$vGb;>6^BBX}b40LTL{G0j)ZMWaI!-$1qwAczGl4x&<{ zKY2|bL%%ku|C1VQjNGPDr~?jyfv*yx0)BsB`fP`vEt@#ns6VCY6ZK#RadiC#1j1c< zFQPn|MBQAP=oMuUBI|-v4K8atoA0S^qe&?PGnY zReeMQM+czG(ebkWTvbEZy{8trCr}zE^&PsbId)KzpP-pHW!N__*&6RPONX`x3{jpP z7iTa6v4meWfbt>lzujIXZTk9RBneaV7j^W}5XBiE?7u7xPqJs*-%U(fy^XCzjww^EiD;qu^%F!%8Rh7x12m}HLcGZXKKoqikErXBJGMI&~Gx6KO^s#$WNhij2c3B zQ*i&?7nr5{j2TxcKjl*Rf z>u69X&i#KurnsjeKSZ&0z*(Iaw30ok(W6oC_7JGM;Q8#oXd2LLX$rNb2+6lO_x3~8Y+z<8_jUd_K#Q$Hk+%}>4q!*K;pz4RlVT`qI@oVu>m>&13&Q5K^xQ;kCWfB*D9VD32$%_PG9C8@O9@`#Dewa60++Ck%BWBS>2E z?6yj$3y~Hi(fUq1lu2XpQtt%-=m^yDr9MZu{k0jbHsCG%%uB?4;76a zV#+BGnct?)*V;xrT$v}I>-n?d)o)iJtMqtuM*AK^Ij>ALYdb%6Y@w`qa*vio>iN5c z9eoH4Umj}6mNG+wX0w&D$1sjsTI>m3^pVGSZS&uv1E1kpdT_{m7MRK{3G5( znv$+3xpC%%P=?7Hp(j_?<#||RHB@u%4I&h{eoeBvTcfIG9)!WE!Q8(7{i$nn{4ap# zI#F^izE_TJ+0&NWz6DRclj$g!cYIxMUo!1)tblpJ5u&zv*#rDu67ZGy-15wC@`K9? zN3;E0I_1D}(gDvxIwLmt>2VpZ9XA@Hc)P?~TM9@sgRf!i5Y48Vn{=ryr?)9y9}(3w zD8)}JT?V9>oD3w^>DFGP&&9H4m}7|L$O)GA3%vf|J2Qis=<%9U=f%xmVnd-HeL=?k zs}#3wG9wXlsgIzHl;Ttl*X`ljt#WEz`RiJC%KvKg4boC^VZ(g08wsUJbJJm!n!Dy% zDz@I1^`xl;1%Z05%c)}cO$AMD+Lt76V8naU_JO=RjF&E7Y)?X)$@D&kFu-3)8Gos3 z;K&=zyI|Z#z!>yt3z#U%v!dA{LjYQ!+y2ey%x_pFIp)x79q~GdH=88prID1*eR{s) zf#Di}<~bRkF->B4bZSn%ezG_}hCO0t=SY^L*{9BxxYidwD8%G<3SpVV@yh};!uLNF zI!K8&SoCtJQ=+JtFYyus8f$wAjDKqi8+7i1`T4`KV&ni7&3B9|jtn=vIlT?6<)Ur- zoRy3dI1@j5^Trh<*{>r~JFR*-q>{6JR>pV&%-es}H1532-aMpKfqElz*E4bIsC%Qi z7%l^zbjSV=%M{tU>A%eqY7Hq2=sAMXz+y*F>0wU$=f|VJv6Ew@FPu>mGyM{Ex+?ua zhq}-Sq0sx>WE9bd&3`?>uN=oImWM`FomZINYft_qflXz7_E+)t;Hlwx)7x` zxtah+gtYDT;?&(QY(65=mGN+H&NU?m#i4K3$Jj@?yY&bjo{vZ6r^)CSgpmj|cjYz% zY0F=GD}dYaQspMIanU1$Y$vWpxYJ0>45Vm@%~LTzN!^2U%(cK1l)&V49VS)sy}7 z$BW>Zaz>MFqVrd#JgHSkqLXwHItxg7bDVVLjH~4*uqdbLbJw69THJ5A{lAwP@fS9V z#oH9<(7>*V$;7lPTc{z%Mj`G-dwy;hQV-rgCDa$8{CHoAY$f3Ifn_?*Mp~N^E&Yxg zj4Ayv(`#FGh`w8J{%YUW=)ze*-Lnc<{JbDZZFQzFE&uYaCGY*B@ z*o%B)=Yq|`Q9J2bo=g9Ij@&Fx2VO#HM&q0OGU(Yagk?(9x_3HUns-2q4JC9~zU{tm zs=0S4YZI20*B%7cY#9mV0n()Dei8d@?;D}^o|*o=`bChnAuf~#q5N!Uwf@>^^)U{0NyE5d()wichdvEYFf2aWvhX+)e%IcXj~$NW-%}?eLcnky0{a6>a8o5~A=?bSZmk)(J(QSMyJwsp^Z-7gax(Q(H5KC%2>U zgMp(Wbv)>%9=Kw;ZMKS|wERV~6-q^)mchuS*Z_7LEF{jEs5lF@sAcpB*U2Xcu8|JU zecrsS+6iz&!n&O>hJpg^L6IG_ivX5Zt;^Gl@kW6gDRqct8-4IxMLX-bcOS6^hdlul zeismcUqgd z;}R*qHiY3&(3anFNUO8sX z#iEvinZyDZrz6OcAWn!zKHCnc^Vh?#t^SI;m6ttS&L@uwdr^LrifijqXa3W4EAFt z!%ju_(B$x9YL`P9&C}01sF#C9@rsv)YIedKHkL<}){X3eZYBZwyk*_|+e`;9oVPX4 zd?l~0KJ0xeOle9Z-XXr=GEA;Aw#$1p;b`;9GyFneKVJ9Gs`A#Pzi(~N;5 z&vcDIopQ^1Phin^hf4})gx}l|YoSMaiyyuK5HV{pm%}wi8wiA4{C_N<6r#|AQf(3w zqF)VoI7CdCZdsQ1+{1b3d51l+m)rO(ohwa6tZzV ztN8*KYN&`Suu6e$P2Vh1D`9VE&)vN>jpV1eu~TNkECzD`PdHiCRoE=6< zrz9}uPlwG0zPVn^z;;NB+K+yo!nr?cjj3@$XSol(7I#|>%Gp~f5kayXrKa1y2CcoZ z7f@94#aMdjYCKHpVFma{C==)aIXPaI26~h$O3h8uQU&4`uSKhmSOOkp9E}?_EX@@G z9~VyXo{?Nf=Dt|W+UPo~M$LCs@%t26)^up>;F;&`96Mi{)6#D*2*sIVs40q{-qkuw zUGYEtvHPjzUIA^&eJkR5{5_Wrr@f>bW98O>ERURNnZTh7)yZc0MX}@xPZCA6*Jp~! zE{e_9Hu0jBr}Kr{NV}!SGG3Q0@8j+isiJ?;HrmYli}J*2oAF4caZh>hRozrYeg1O$ zn?;H@W zukDBIA@qqeW2Z?v^Koi*N{J*knTl_nu;^-Rq>6$_z>fX8^xMSZsyn$!x<)wWcWLR~ zGy@m{_%tPlAXA&>RAzyC&FCmaqE|thFs2`Xo_KW|hlL13gE=Aw4DQO79z8%<5 z5Xdw|rtJoztV^}r4Az$*ewV*49%4&Y0vd zJ>&>`iE8_}zxN~G7LF)R(U{NumFq_g+N=5mOAS-k;iz~jODUXp&qMY?o@IC*@W}wt z+IWuMDhn1rP^f!73!zaT=a3zWA~lA4i==NtMWvM9;=BQk27!aDYo-ANKhvH#kl{ew zN64XM83^B<^&>J#(Q0`~QL#GrL@6oWUSMxHDVj;jy*WnaOV5(f&P#JUWOjYw^pNLf z)34~zK^E8!5Q2qR4(T_RIw-cb_AbsiW=j5cjRzrhB#HIx^!g<$gP2t9>*1ZdCASUcG5oRgjr!c>u&Ek$Q^f3@9lBmIg`!!ha^h{g? zY8G41Ah-k(jt0e!-3qFW$x-AOxK&smS)jK?*76QQ3cxmJ|O!XO%{B5 zX#4t|(^FM5D1F9YkM9r%M{~JjHeZK5YtQfZPaskq17%mnkR=nOgjEdl^4isow_grp zQfqF}A3b-0=3J(!=$uKwC((^`cStx5u=kDcg$i~`kf6p6imd}G?}_qP|S4Eac6UY;L zG}qcn-!)9{EWvHK16(=uevR55Zsiy7$hF10_0lw9yilU;^ZTK`c0nJSvmP9RF-e^M z@+N1752Unau)T>=C36hZQZswTh#c#}*hP@_z={1v&c|A7k0yT3;M_6KV(v2NAiJ?E3jZ6o zdq$bsq%EGjs&EELS$5=V^GF2YG~{=k378+VM)sY8RsT3#-e`)NQ$$Y(Q#p{P;2a%T}@J2iG;~4xA8J zm8K3KQf@Tuzg_aU~qe8H8*2`44YAq|^tFiS# z(Ch051y_#!LW2y#U?oVzy#>w2-ivLY@g}iW4o#X72Q5b)zoKUkona2F>3ATgt3P^= zMv@JBknS4rPojKLK=f0B#{m20HRH7?uE34aMMi$XaJVF|t=k?i4m}Ah!$Bf3#Kj(% zIoq{V?b<=e@;0QK75O{i2>{bA6VGuc3ZhilY6M+Zj9m2`%!rY+>#`8FwbmkI3xpLT zr}6^1*TUyYG$M_m-FC1-oO2*oD&$)Zq*9P1$3R|& zoSppHi%QxDM^WwL&cPfJ1Jvk5r)FEM#PBHwbxj*NSk&NnaaO@9WVULx3pzGcf0Ssi zJ#U%ZOyfObJI#rf=pB|jmxT69X zGTMN>nwS7q)ol#Qkja-1_~i^o{zN6gMjJib3-8CiVH^z&%H6AP zidR5>vg=?dqiZs^O-tW`y3Pf1=R&%WIhO@?Va9zvH~*nMEW|Jk;^Gf{Q1ck5j3d+g z3#o1Z|7LrR=4Hpfylf>&qM?8*f}E{s=zc0a#Ncvre{W6_mR>Wll`$VxV4D!db8M;KJ@)!314sJGs-ifPP9(};7WLRL(; z(@mn6-0X^BdjCdfu$VJO^hp*0l=0f!Kdm#d(%IQh;?nO9dd}Gi)j+^ zA;8vaB|zm%sPOn9gCHUxgCM^;L@0MrvkL0!BB3@+PwRjTAqW4EuMx*p#edC>o4p@v zCvNH^FUfvtB&IK#%&5%7k=RZNb_k3(V_6%{y+Uwt0!-e!-aHPoh$~rYumlRoT>o@& zN}{uFYWIv?VSU{-I3)y$=#GwG=28*)`n!pjBuFT^oSd)eC%Eeh8QOW!45N@>((33? z);K#Fr=wfUDoIl0!xIpZbQ$-iQ9B}w5QLx}7$~oO4Zj_ej0VPi-f%+g(WlT3W0*~- z9-bg{p0{dzcfB@q4ZN zl6tfmH?A)_*@t7=5h?PTS_q#W81Q2~vi%->yYrJOotKpJ!%(>d=o&Lc4{NUUn9H!M zF42hIK-vWkv9AI!Ue***-^6vTUn%wLa1J}!6wg6SoKe1QyS3Rn#slyo9`MX4I%HPJm=mp!ZDfD!%2vG!ERBIxHewz9difz3$l|v*99u#UZiHSx4>`` zpX$I&D~|v&{u-Lsg{YjCEL~F9YfAHV@Xqz2G5H3CWCsvAJ`gbef@7!{QTQWluL~}> z$Q+HR%spLvUKV<2{|n`FP>x#^dFC@ffe_4vS&{u44fc%{gRoASA#~>9b5e0YSW&z8 zd$#IL2Y$Z_;dna2Qz&PAwTS^uMe#VzTMC>e;x#-ag;TZ{KvNWO6n-TUI!^yzemxPLP5@EHOH> zo-tVa2x|!F7akM|Q{OX@mcuD)UxfPtSLrlhCc*0|OkUf@W`4-0rq6#Jl9;XG0?6M73-jPY~{TMnhyRII28q}5#O7%K(M`3{rY#({Fk|5lCGptqwvs&JHAzvaG`q7BXA6?x2QU|dPyUyOiQvLPP z;(dbV(5~YkyA_rMvpVH1hE+`It`^F_FVszt{>+nsu>I!bB&8^wN@X5DYw$bHtPy851xk=3o1(0Y=v7Z3nj`GE^0nO(Ub;y`<$KVGYTT2Xwubs zL~mSk!~V6gIaj1iAk6353EJu$?yw3+hMZ9%sE4{nCH~#GiZv+s{G2-+)tjH3K=Gaxq+H5Xv4kkbE8C%3v0}k|OUNyP_uXLoqyp$J~ux za?{S}CYeLi@x{rwwkZ#M9B}t{@hL&YV%UzF#~)e+eVts(>$ko_&_qi{+t|4_onlG+ z=z9%|TTodOgQqEw0ik4)troy_ z?)vafIzk>PI9^xQpRZf@N^RLsdgs}sXnQ<~1|FR-*Bvxqp}6fLK9WVZ&u}Y>64erk zw6w4C^*9wC*Qdi}|5;YujZr0@tTo+1GxT;~8frAtb1-qq!H9&=gGan=JCxJmY7 zWlmbkO^M$-*5;S?H<6&knJX+b3u~NNmmnc{CFNK9w)V`la9yDhao?Z3+3rQvD1flAY^O-~ zIh%3#q)}PZYv|;P(Nev0_gmZI`EWxrlzo~xDNfQ3tQ{+r*BNM(3V-VskB018_$xQ& z17qcZNIu-8bVsW@4BAI|>hTv~cBc5yuoKk#%qx_mg(89N`N^RWhv87*=@xnIq&28A zgrgGU*+-i?VQ@A*C9_A*MT04Bjwy%rHOal(U3A8}C1yCaazZ1%ARua`kE3MpdK_8q zS-aOO2DeTUX8A4;cR)n=kz^~I97jaMa6koDb5KGR1L?!p!lF2t2p_c~ZXIXUB#qBb z7Y7&(d^M8W9O2{$ZazfG!fp2T@N(A((>?!DJ^9_38S~38jXj%n^Q}_9is|$HFZ^wo z-+v|lCjACn_I=vg6$5kN8EfPN`^$hDp1vA4!l8}h0j2|THuLWavUnDK6_{1uNGOB; zXv|wt73~NurnZS?IM3q~l(mu8&2@{@ax{m?aRR`q?QhamJ$6}AN7g!x4E{}>l#vd>@oOC&hEl@%V2?S1>AK%U4( zRgILg^jyM*=$j9KKxKfY-v|b*+!N?%$G+$iXUTF*6u?1@lzqCUddYm*r+qcty80Py zkEkRp_N@pxVc#b1J#>`>99*VVSt6<<_JH4y>Fv3smN?w>YwAS0%b~`YIkqY9iduR# zEv*iCn}MO93ZZdG=Ag4o*130PA3=iQ%M1wQJzMJBj*Ly0B(Z&G0>`xL?OBv-w4s8= zmb`K_gT(@sV7#8JtDKJ_b<(0~Vs*hPdo!~}Pm&I4j3ZL99($d%QtK(o>(yC?zbvl6 z&8pFWK&O^AGtRX*_7H0x0Wg&AG|1NC0yO>O-q+qT7rWDZ~fmUi?vUa{Z?P7kPV$G9g zn9HcdMIhJx*;5ZL32u9ab~I4Jz_M4$p$Rfn^k#%ThF|ejjkxba7*A62DK3u}xf4oE zp0LqAgZ0iD#?0Q-#nsu&$nH5sCpES0=(s+3R46f0{u0}<*HD-N?#Rs4Xy-RKEynEEWmKl!)Ig)= zDv1C8p>zC&#KOq(4?NTV2mdGMe}#`}m+0ke+9h+oK!+?Zz?wQ35gs+xtTj$*Jd}F) zTr!Lc$%TKIoK->tUTL(>k=}h=$>H`SbC;B-Mab^^>A97DmSl4`*!#6{tPQzWcg1kd zP{9150^OHI9&{@<|>Rm ztM~P4<@Qchg(|KsK}uK@l0_*nA9XMW`K8Dt;_31O6Ihq@dCDf8<|eF|K!38&kbJ|! zzQbSPBw5K0>l8$)G0g>$cep(9O$rIN$-gi8spe6iLmyLESAenp=Bc02rXboIEwQFh z1QFLM-7o{nS3e(RazpulHNwRCkM0>%y&TOL6x>{Gt?bQQU>HOk-0WQe?0+cW?BWVw z`WJPSKN({58DnPrLnP%tRQM0IIRB$Zn19IvFo+nr8reEn02maFEX-U0e-!QI0KtDP97gtqW zjqFX0oK0aElmV=tc$B&^z@${v>Qj^= zfR2fgLVzJkci-V;*3c_(4}mjJ*tBF7y7kY^Yxd2=qOAnIT1u zSV~{y?eKhQhs?L$G_mhS0aPyBZzz#Bk)rCM_cuBu7qTHLGDt>J5CjILvt50m%gQxy zCeSC5AnjCoc1+$ITF4p~Miik!6vsRgUsN@Vr%YN1%9x^pA!kr!K(Hue5MoXm!M_Kx z22QxHaJUb^^fC*{r9~0zrM!Z3Y=$0V|AakBqr_oNoYOC`6kc}N&PDKYV&W7ISW5lk zVI48~GpU>sZ}}H`ColPn)gG9~Rt9{L$1As6nTLC#61wZ8%n*~Pwq1g)lRJfY;Z-0d zJoK#;aN@R;O$`QD4jEOj%L_0~RfOL>1j@O2n$vH0VDzX4jYXTaXF<-@gkf**3ol+5 za*7cIY{r16X9ZKJbZbsG+=x<3;Q+)gtVH^AiZ9*KkdNYbXw;?2uW_Dq3sG)73i zma%*~TZ2T6R9aGgp$)p{u{k2G0q-Ou#cu#<+C*$QI&g2_Yeo6aZ@-lH;Z4 zMv6vLfClsbwnNNZe>WaX9L!AraPIH^;!iF3(>wtf{^1-8d$J?T`6q6wp-zKM@nVN|QiDGeGJ8Ia92SbLPKSzK#|2&PgYXr^X+rfMQ z#^|x+@H;1F;GI)KSt_VHTD0H_WJHrTHYy*+VmrZvwb|TPu_jREEm7ps&kg7};9k}g zS2G#}CtsUH7TU8PU^)V1wHbyWd)54PmjPqD?4n;$OUAE%#GBR6{~k!(cE;_w%Hjhy zLwLQ;tD666{F6PKoA#V$;PN8J)(%%Rzv!)!aUuR(kT(}DyLMiTXn3K1l4+`Az|qDL zPJ;6wsljLOIhjqXBOzkdxhJhXNzhzl=Oo?Z?t21F z%H+BGHh4_ov|yz26%-BOa?PR7srqX&Xzjz2$#eD0{swh{55AC)g%6KI2#NdzZB(LI zRG1F(vK+X&=HW*sv)vf}-@T{W5>+>@*S#F0(w?Zs51F%UAWORkr2>|Yc<1;_GxKZ( zb1@YkOtZCUPO>>zHTI(G{F!JYL*y;xghICo+I}Qmz$e-VWU{~%1HMSif!Qv4DoZ^R zD$cPYCP2GGB=X|b(}(eyGdA8rXo z%K=Pl!P8&2->LI6E%4qcgjgP zUF`#|@2+Cz@3+`~hK5;zB#W*UhXoJ2t&NkRGx9p`bszhN(qY<=1`BnyEHsWX)k!gA z{UgR*CLLj6a*5+@`j}8&`~=t<5A>s;hnISz*qRhhDKqC@rO~+M5<>vIS4*2LpZfZ= z?SPnFGW1SZ#8*!sz!o9THmU{hv9;%n8=`=FX5>d5PJ1UZ)XIBJ-d$i}5IaK&e<;ZQ zKEJGR@=Ti zY}Fw#Nuoa4YT*s$wS%a_`5dLU>}8W~JZq%ffu2DZeXX}-g^ zmWq{UqQP+)6VK|`0Ak|jK+$CnGuIet>kL&(C9-~bU$T0W#1Dal2AgD^yhSp0Go5uf zlEN6`^(~eAV{lo-$`alKLqwo5O(wj>Q|SYbZys%?hI~5%vIkz_0RadkKe~9~_*$F} zo_`Y85wYE(M8^cFO5?4nsetFcv%h0rdxt@D3OKl@+wULlMg6WPGAp07qtCNd<&JYY z!LI0YmW)+Ag>qU4;w+k;0>?HH5H9e^Udq^c8OZSvUzBam79)q1MV@B_o-B`3>V<8J zb|ZuS5qy0)>3AZ}c$~RwLoeym&uMW=ILVKdNed30SW}C0)x&8^*quEU8Rs6quBt?D zdl%n#HAD-`jZm!uK5_ul0S?o>>gBnVjlDzT6#-QsP@AUOyl}K`CYLAImQzG}UIu`HtKWrEXUL9rX1YU)Ep4WxZ5Uqnmr|u)OLwZ{86$BJ-x88gQ{? z#n%FvAhiq(c+*UuD{urqL070bpkE5*D2M!LptJC*grr_T-fRq@G)cy0uz#d3FEazLSNK@vkv3J3HGyUFV-s^B+U+|LZzGyUV`@^`C>qzlLl77V}>_&MpkW zlZK{xcfFnSw!TgBP>Bk~eeS8#c$w=jTIWn*ThQ$#qt%va^GrM#dXN*B-@x@mn8(7E z_(Pdsyl*kj0hVn25?YSSIucv*`%0qEb(I6+Sje5~MzpyW)t}43UHEeD@x?Q8JQ*Ir zntlZrF9zrri4Iw^3JEHlp%!IjycAqk*kZN}PH6(ab01g1=(brWAPm<<%*?}Bd4k`O z0ZEmjs4(5mY+a*sTMQ zM>@1ab5e~R3w3_FmaDd6L;2-8TYX=^V#AHTi_1AA(@Jm{57M@1;h!|FD@v^x>(=zj ze!$>wpOuWv-VfbZd76uuwTEDTk_2zdpp-N&)F{$bq1xXN4QG}q2S2{%vGO(purM+M7^Lh?%{+A&|3vfvf1>6N0A?8i}2 zp~D1V0Wj(PW4`|Hsg}QMCnpEjAN%dEX&29*_$gYpa!P1n58NV^+CNWuq3vVYiayT~ zDu+b;3K^^4SUxHTwFqPHqT=v*Zj=FH?#yU5Eu<(9U@9F|v*BA5afBTd zf}h_wLw+5az#q>K2WGsH|kpLFN?%g7}qDvaY`_W(lNwy z5woJ)i9#{JnTuw$iDT<<#Hja1)#{`r?tB%COQ4CIwVwx@mj!R(9v~E~3#ITxJZsj& zpJ4<5azVzIfMf`mNlFa0W2~4;hSD*9w_*AoB++QQ#GyM&FF1cRZ#Oft4Bg`sc*ntc4Ny3JaVyrdAy z3jbG0mranK_k0it&+%jN*>E%$FO=Js3;O52LDqaL!TCTA{HqesP1l65p_W7^S9&HP zJ+$@I;-LTiGON^Vj{5uJ9yv)`A7LBZW$qH88;m$|7=5A}vzwzP{+jv~89x9x`xxBY zvuDFgur}fm%oQI&0xkN2xRf6}}!rv(LYS5_cPb?*~yFIRVAgNWdk!L~7* z<4##O33A__>6ar9s+?1WkhUDr?8mAK3g;GO5(CmkT;Yh*oHJ1l#}?H^RVV8THXJf% z#4e(TT2PBkwp}zu7X8K9-P?dgO1Up}u`q+x!?13ZN^|&{q7&ras&ps}{BniHPLMhPxLwF?yEai*kZU|OnIQwEVxXFdOo`x+m5fp%V6&|?-kqy5Sk6~mXJ&M ntRKLyB&$LHw`p;4HF9?KbT%`GVPRuoVrPXRBNI~)hllweEQg+c literal 0 HcmV?d00001 diff --git a/Security Algo Accelerator/logical/maia/verilog/MAIA.v b/Security Algo Accelerator/logical/maia/verilog/MAIA.v new file mode 100644 index 0000000000..49910c358c --- /dev/null +++ b/Security Algo Accelerator/logical/maia/verilog/MAIA.v @@ -0,0 +1,4802 @@ +//----------------------------------------------------------------------------- +// The confidential and proprietary information contained in this file may +// only be used by a person authorised under and to the extent permitted +// by a subsisting licensing agreement from ARM Limited. +// +// (C) COPYRIGHT 2013-2014 ARM Limited. +// ALL RIGHTS RESERVED +// +// This entire notice must be reproduced on all copies of this file +// and copies of this file may only be made by a person if such person is +// permitted to do so under the terms of a subsisting license agreement +// from ARM Limited. +// +// Filename : $RCSfile: MAIA.v $ +// Checked In : $Date: 2014-10-14 15:20:06 -0500 (Tue, 14 Oct 2014) $ +// Revision : $Revision: 71806 $ +// Release Information : Cortex-A72-r1p0-00rel0 +// +//----------------------------------------------------------------------------- +// Verilog-2001 (IEEE Std 1364-2001) +//----------------------------------------------------------------------------- + +//# +//# Overview +//# ======== +//# + +// +// This is top-level interconnect layer for the MAIA top-level. +// + +//# +//# Module Declaration +//# ================== +//# + +`include "maia_header.v" + +`define MAIA_CN 3 + +module MAIA ( + CLK, + CLKEN, + nCPUPORESET, + nCORERESET, + nL2RESET, + L2RSTDISABLE, + WARMRSTREQ, + CFGEND, + VINITHI, + CFGTE, + CP15SDISABLE, + CLUSTERIDAFF1, + CLUSTERIDAFF2, + AA64nAA32, + RVBARADDR0, +// BEGIN INCLUDE FOR CPU1 + RVBARADDR1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + RVBARADDR2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + RVBARADDR3, +// END INCLUDE FOR CPU3 + CRYPTODISABLE, + nFIQ, + nIRQ, + nSEI, + nREI, + nVFIQ, + nVIRQ, + nVSEI, +// BEGIN NO-GIC pins + nVCPUMNTIRQ, +// END NO-GIC pins + PERIPHBASE, +// BEGIN NO-GIC pins + GICCDISABLE, + ICDTVALID, + ICDTREADY, + ICDTDATA, + ICDTLAST, + ICDTDEST, + ICCTVALID, + ICCTREADY, + ICCTDATA, + ICCTLAST, + ICCTID, +// END NO-GIC pins + CNTVALUEB, + CNTCLKEN, + nCNTPNSIRQ, + nCNTPSIRQ, + nCNTVIRQ, + nCNTHPIRQ, + CLREXMONREQ, + CLREXMONACK, + EVENTI, + EVENTO, + STANDBYWFI, + STANDBYWFE, + STANDBYWFIL2, + SMPEN, + CPUQACTIVE, + CPUQREQn, + CPUQACCEPTn, + CPUQDENY, + L2QACTIVE, + L2QREQn, + L2QACCEPTn, + L2QDENY, + L2FLUSHREQ, + L2FLUSHDONE, + nINTERRIRQ, + nEXTERRIRQ, + SYSBARDISABLE, + BROADCASTINNER, + BROADCASTOUTER, + BROADCASTCACHEMAINT, + ACLKENM, + ACINACTM, + AWREADYM, + AWVALIDM, + AWIDM, + AWADDRM, + AWLENM, + AWSIZEM, + AWBURSTM, + AWBARM, + AWDOMAINM, + AWLOCKM, + AWCACHEM, + AWPROTM, + AWSNOOPM, + AWUNIQUEM, + WRMEMATTR, + WREADYM, + WVALIDM, + WDATAM, + WSTRBM, + WIDM, + WLASTM, + BREADYM, + BVALIDM, + BIDM, + BRESPM, + ARREADYM, + ARVALIDM, + ARIDM, + ARADDRM, + ARLENM, + ARSIZEM, + ARBURSTM, + ARBARM, + ARDOMAINM, + ARLOCKM, + ARCACHEM, + ARPROTM, + ARSNOOPM, + RDMEMATTR, + RREADYM, + RVALIDM, + RIDM, + RDATAM, + RRESPM, + RLASTM, + ACREADYM, + ACVALIDM, + ACADDRM, + ACPROTM, + ACSNOOPM, + CRREADYM, + CRVALIDM, + CRRESPM, + CDREADYM, + CDVALIDM, + CDDATAM, + CDLASTM, + RACKM, + WACKM, +// BEGIN NO-ACP pins + ACLKENS, + AINACTS, + AWREADYS, + AWVALIDS, + AWIDS, + AWADDRS, + AWLENS, + AWCACHES, + AWUSERS, + AWPROTS, + WREADYS, + WVALIDS, + WDATAS, + WSTRBS, + WLASTS, + BREADYS, + BVALIDS, + BIDS, + BRESPS, + ARREADYS, + ARVALIDS, + ARIDS, + ARADDRS, + ARLENS, + ARCACHES, + ARUSERS, + ARPROTS, + RREADYS, + RVALIDS, + RIDS, + RDATAS, + RRESPS, + RLASTS, +// END NO-ACP pins + DBGROMADDR, + DBGROMADDRV, + DBGACK, + nCOMMIRQ, + COMMRX, + COMMTX, + DBGRSTREQ, + DBGNOPWRDWN, + DBGL1RSTDISABLE, + nPMUIRQ, + PMUEVENT0, +// BEGIN INCLUDE FOR CPU1 + PMUEVENT1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + PMUEVENT2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + PMUEVENT3, +// END INCLUDE FOR CPU3 + ATCLKEN, + TSVALUEB, + ATREADYM0, + AFVALIDM0, + ATDATAM0, + ATVALIDM0, + ATBYTESM0, + AFREADYM0, + ATIDM0, + SYNCREQM0, +// BEGIN INCLUDE FOR CPU1 + ATREADYM1, + AFVALIDM1, + ATDATAM1, + ATVALIDM1, + ATBYTESM1, + AFREADYM1, + ATIDM1, + SYNCREQM1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ATREADYM2, + AFVALIDM2, + ATDATAM2, + ATVALIDM2, + ATBYTESM2, + AFREADYM2, + ATIDM2, + SYNCREQM2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ATREADYM3, + AFVALIDM3, + ATDATAM3, + ATVALIDM3, + ATBYTESM3, + AFREADYM3, + ATIDM3, + SYNCREQM3, +// END INCLUDE FOR CPU3 + PCLKDBG, + PCLKENDBG, + nPRESETDBG, + PSELDBG, + PADDRDBG, + PADDRDBG31, + PENABLEDBG, + PWRITEDBG, + PWDATADBG, + PRDATADBG, + PREADYDBG, + PSLVERRDBG, + EDBGRQ, + PMUSNAPSHOTREQ, + PMUSNAPSHOTACK, + DBGPWRDUP, + DBGPWRUPREQ, + CTICHIN, + CTICHOUTACK, + CTICHOUT, + CTICHINACK, + CISBYPASS, + CIHSBYPASS, + CTIIRQ, + CTIIRQACK, + DBGEN, + NIDEN, + SPIDEN, + SPNIDEN, + DFTSE, + DFTRSTDISABLE, + DFTCRCLKDISABLE, + DFTL2CLKDISABLE, + DFTRAMHOLD, + DFTCLKBYPASS, + DFTMCPHOLD, + nMBISTRESET, + MBISTREQ +); + +//# +//# Interface Signals +//# ================= +//# + +//----------------------------------------------------------------------------- +// Clock and Reset Signals +//----------------------------------------------------------------------------- + input CLK; // Fast Clock + input CLKEN; // Fast Clock Enable + + input [`MAIA_CN:0] nCPUPORESET; // CPU Power-on reset + input [`MAIA_CN:0] nCORERESET; // CPU reset (excluding DBG & ETM) + input nL2RESET; // L2 reset + input L2RSTDISABLE; // L2 RAMs hardware reset disable + output [`MAIA_CN:0] WARMRSTREQ; // CPU Warm reset request +//See also nPRESETDBG; // Debug APB reset (PCLK) + +//----------------------------------------------------------------------------- +// Static Configuration Signals +//----------------------------------------------------------------------------- +// Static configuration signals that should be tied off and not change dynamically. +// Many of the initial values specified by these inputs +// may be overridden in software using CP15 registers. + + input [`MAIA_CN:0] CFGEND; // Endianness EE bit (1:big endian) + input [`MAIA_CN:0] VINITHI; // 1: start up using high vectors + input [`MAIA_CN:0] CFGTE; // Exception handling state (0:ARM/1:Thumb) + input [`MAIA_CN:0] CP15SDISABLE; // Disable write access to some secure CP15 registers + + input [7:0] CLUSTERIDAFF1; // Value read in ClusterID Affinity1 field, MPIDR bits[15:8] + input [7:0] CLUSTERIDAFF2; // Value read in ClusterID Affinity2 field, MPIDR bits[23:16] + + input [`MAIA_CN:0] AA64nAA32; // Register Width (1:AArch64/0:AArch32) + input [43:2] RVBARADDR0; // RVBAR address +// BEGIN INCLUDE FOR CPU1 + input [43:2] RVBARADDR1; // RVBAR address +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input [43:2] RVBARADDR2; // RVBAR address +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input [43:2] RVBARADDR3; // RVBAR address +// END INCLUDE FOR CPU3 + input [`MAIA_CN:0] CRYPTODISABLE; // Disable Cryptography Extension + +//----------------------------------------------------------------------------- +// Interrupt Controller Signals +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] nFIQ; // Fast Interrupt request + input [`MAIA_CN:0] nIRQ; // Interrupt request + input [`MAIA_CN:0] nSEI; // System Error Interrupt + input [`MAIA_CN:0] nREI; // RAM Error Interrupt + input [`MAIA_CN:0] nVFIQ; // Virtual Fast Interrupt request + input [`MAIA_CN:0] nVIRQ; // Virtual Interrupt request + input [`MAIA_CN:0] nVSEI; // Virtual System Error Interrupt +// BEGIN NO-GIC pins + output [`MAIA_CN:0] nVCPUMNTIRQ; // Virtual Maintenance Interrupt output +// END NO-GIC pins + + input [43:18] PERIPHBASE; // Base address for IC memory-mapped registers +// BEGIN NO-GIC pins + input GICCDISABLE; // Put GIC into bypass mode + + input ICDTVALID; // Distrubuter AXI4 SP Message Valid + output ICDTREADY; // GIC Ready for Distrubuter AXI4 SP Message + input [15:0] ICDTDATA; // Distrubuter AXI4 SP Message Data + input ICDTLAST; // Distrubuter AXI4 SP Message Last Packet + input [1:0] ICDTDEST; // Distrubuter AXI4 SP Message CPU ID + + output ICCTVALID; // GIC to Distributer AXI4 SP Message Valid + input ICCTREADY; // Distributer Ready for GIC AXI4 SP Message + output [15:0] ICCTDATA; // GIC to Distributer AXI4 SP Message Data + output ICCTLAST; // GIC to Distributer AXI4 SP Message Last Packet + output [1:0] ICCTID; // GIC to Distributer AXI4 SP Message CPU ID +// END NO-GIC pins + +//----------------------------------------------------------------------------- +// Timer Signals +//----------------------------------------------------------------------------- + input [63:0] CNTVALUEB; // Counter value in binary + input CNTCLKEN; // Counter clock enable + output [`MAIA_CN:0] nCNTPNSIRQ; // NS Physical Timer event + output [`MAIA_CN:0] nCNTPSIRQ; // S Physical Timer event + output [`MAIA_CN:0] nCNTVIRQ; // Virtual Timer event + output [`MAIA_CN:0] nCNTHPIRQ; // Hyp Physical Timer event + +//----------------------------------------------------------------------------- +// Power Management Signals +//----------------------------------------------------------------------------- + input CLREXMONREQ; // Clearing of external global exclusive monitor (REQ) + output CLREXMONACK; // Clearing of external global exclusive monitor (ACK) + input EVENTI; // Event input for processor wake-up from WFE state + output EVENTO; // Event output, signal is active when SEV instruction is executed + output [`MAIA_CN:0] STANDBYWFI; // WFI mode + output [`MAIA_CN:0] STANDBYWFE; // WFE mode + output STANDBYWFIL2; // WFI mode for L2 + output [`MAIA_CN:0] SMPEN; // CPU SMP bit + + output [`MAIA_CN:0] CPUQACTIVE; // CPU Q-channel QACTIVE + input [`MAIA_CN:0] CPUQREQn; // CPU Q-channel QREQn + output [`MAIA_CN:0] CPUQACCEPTn; // CPU Q-channel QACCEPTn + output [`MAIA_CN:0] CPUQDENY; // CPU Q-channel QDENY + + output L2QACTIVE; // L2 Q-channel QACTIVE + input L2QREQn; // L2 Q-channel QREQn + output L2QACCEPTn; // L2 Q-channel QACCEPTn + output L2QDENY; // L2 Q-channel QDENY + + input L2FLUSHREQ; // L2 hardware flush request + output L2FLUSHDONE; // L2 hardware flush done + +//----------------------------------------------------------------------------- +// Asynchronous Error Signals +//----------------------------------------------------------------------------- + output nINTERRIRQ; // L2 RAM dbl-bit ECC error + output nEXTERRIRQ; // Write transaction error + +//----------------------------------------------------------------------------- +// Bus Configuration Signals +//----------------------------------------------------------------------------- + input SYSBARDISABLE; // Disable broadcast of barriers + input BROADCASTINNER; // Extend Inner Shared Domain + input BROADCASTOUTER; // Extend Outer Shared Domain + input BROADCASTCACHEMAINT; // Broadcast cache maint ops + +//----------------------------------------------------------------------------- +// AMBA4 ACE Master (AXI with Coherency extensions) +//----------------------------------------------------------------------------- + input ACLKENM; // AXI Master clock enable + input ACINACTM; // ACE Snoop interface no longer active or accepting requests + +// Write Address channel signals + input AWREADYM; // Write Address ready (slave ready to accept write address) + output AWVALIDM; // Write Address valid + output [6:0] AWIDM; // Write Address ID + output [43:0] AWADDRM; // Write Address + output [7:0] AWLENM; // Write Burst Length + output [2:0] AWSIZEM; // Write Burst Size + output [1:0] AWBURSTM; // Write Burst type + output [1:0] AWBARM; // Barrier + output [1:0] AWDOMAINM; // Domain + output AWLOCKM; // Write Lock type + output [3:0] AWCACHEM; // Write Cache type + output [2:0] AWPROTM; // Write Protection type + output [2:0] AWSNOOPM; // Write Snoop Request type + output AWUNIQUEM; // Write Unique state + output [7:0] WRMEMATTR; // Write raw memory attributes + +// Write Data channel signals + input WREADYM; // Write Data ready (slave ready to accept data) + output WVALIDM; // Write Data valid + output [127:0] WDATAM; // Write Data + output [15:0] WSTRBM; // Write byte-lane strobes + output [6:0] WIDM; // Write id + output WLASTM; // Write Data last transfer indicator + +// Write Response channel signals + output BREADYM; // Write Response ready (master ready to accept response) + input BVALIDM; // Write Response Valid + input [6:0] BIDM; // Write Response ID + input [1:0] BRESPM; // Write Response + +// Read Address channel signals + input ARREADYM; // Read Address ready (slave ready to accept read address) + output ARVALIDM; // Read Address valid + output [6:0] ARIDM; // Read Address ID + output [43:0] ARADDRM; // Read Address + output [7:0] ARLENM; // Read Burst Length + output [2:0] ARSIZEM; // Read Burst Size + output [1:0] ARBURSTM; // Read Burst type + output [1:0] ARBARM; // Barrier + output [1:0] ARDOMAINM; // Domain + output ARLOCKM; // Read Lock type + output [3:0] ARCACHEM; // Read Cache type + output [2:0] ARPROTM; // Read Protection type + output [3:0] ARSNOOPM; // Read Snoop Request type + output [7:0] RDMEMATTR; // Read raw memory attributes + +// Read Data channel signals + output RREADYM; // Read Data ready (master ready to accept data) + input RVALIDM; // Read Data valid + input [6:0] RIDM; // Read Data ID + input [127:0] RDATAM; // Read Data + input [3:0] RRESPM; // Read Data response + input RLASTM; // Read Data last transfer indicator + +// Coherency Address channel signals + output ACREADYM; // master ready to accept snoop address + input ACVALIDM; // Snoop Address valid + input [43:0] ACADDRM; // Snoop Address + input [2:0] ACPROTM; // Snoop Protection type + input [3:0] ACSNOOPM; // Snoop Request type + +// Coherency Response channel signals + input CRREADYM; // slave ready to accept snoop response + output CRVALIDM; // Snoop Response valid + output [4:0] CRRESPM; // Snoop Response + +// Coherency Data handshake channel signals + input CDREADYM; // slave ready to accept snoop data + output CDVALIDM; // Snoop Data valid + output [127:0] CDDATAM; // Snoop Data + output CDLASTM; // Snoop Data last transfer indicator + +// Read/Write Acknowledge signals + output RACKM; // Read Acknowledge + output WACKM; // Write Acknowledge + +// BEGIN NO-ACP pins +//----------------------------------------------------------------------------- +// ACP AXI Slave +//----------------------------------------------------------------------------- + input ACLKENS; // AXI slave clock enable + input AINACTS; // AXI slave interface no longer active or accepting requests +// Write Address channel signals + output AWREADYS; // Write Address ready (slave ready to accept write address) + input AWVALIDS; // Write Address valid + input [4:0] AWIDS; // Write Address ID + input [43:0] AWADDRS; // Write Address + input [7:0] AWLENS; // Write Burst Length + input [3:0] AWCACHES; // Write Cache type + input [1:0] AWUSERS; // Write inner & outer shareability + input [2:0] AWPROTS; // Write Protection type + +// Write Data channel signals + output WREADYS; // Write Data ready (slave ready to accept data) + input WVALIDS; // Write Data valid + input [127:0] WDATAS; // Write Data + input [15:0] WSTRBS; // Write byte-lane strobes + input WLASTS; // Write Data last transfer indicator + +// Write Response channel signals + input BREADYS; // Write Response ready (master ready to accept response) + output BVALIDS; // Write Response Valid + output [4:0] BIDS; // Write Response ID tag + output [1:0] BRESPS; // Write Response + +// Read Address channel signals + output ARREADYS; // Read Address ready (slave ready to accept read address) + input ARVALIDS; // Read Address valid + input [4:0] ARIDS; // Read Address ID + input [43:0] ARADDRS; // Read Address + input [7:0] ARLENS; // Read Burst Length + input [3:0] ARCACHES; // Read Cache type + input [1:0] ARUSERS; // Read inner & outer shareability + input [2:0] ARPROTS; // Read Protection type + +// Read Data channel signals + input RREADYS; // Read Data ready (master ready to accept data) + output RVALIDS; // Read Data valid + output [4:0] RIDS; // Read Data ID + output [127:0] RDATAS; // Read Data + output [1:0] RRESPS; // Read Data response + output RLASTS; // Read Data last transfer indicator +// END NO-ACP pins +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (CLK) +//----------------------------------------------------------------------------- +// Debug CLK interface + input [43:12] DBGROMADDR; // Debug ROM base address + input DBGROMADDRV; // Debug ROM base address valid + + output [`MAIA_CN:0] DBGACK; // Debug acknowledge + output [`MAIA_CN:0] nCOMMIRQ; // Comms channel receive/transmit interrupt + output [`MAIA_CN:0] COMMRX; // Comms channel receive + output [`MAIA_CN:0] COMMTX; // Comms channel transmit + + output [`MAIA_CN:0] DBGRSTREQ; // Warm reset request + output [`MAIA_CN:0] DBGNOPWRDWN; // No power-down request + + input DBGL1RSTDISABLE; // L1 DCache hardware reset disable + +// PMU CLK interface + output [`MAIA_CN:0] nPMUIRQ; // PMU IRQ request + output [24:0] PMUEVENT0; // PMU Event bus +// BEGIN INCLUDE FOR CPU1 + output [24:0] PMUEVENT1; // PMU Event bus +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + output [24:0] PMUEVENT2; // PMU Event bus +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + output [24:0] PMUEVENT3; // PMU Event bus +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (ATCLK) +//----------------------------------------------------------------------------- +// ETM ATB interface and Misc signals + input ATCLKEN; // ATB Clock Enable + input [63:0] TSVALUEB; // ATB Timestamp in binary + + input ATREADYM0; // ATDATA can be accepted + input AFVALIDM0; // ATB Fifo Flush Request + output [31:0] ATDATAM0; // ATB Data + output ATVALIDM0; // ATB Data Valid + output [1:0] ATBYTESM0; // ATB Data Size + output AFREADYM0; // ATB Fifo Flush Finished + output [6:0] ATIDM0; // ATB Trace Source ID + input SYNCREQM0; // ATB External synchronization request + +// BEGIN INCLUDE FOR CPU1 + input ATREADYM1; // ATDATA can be accepted + input AFVALIDM1; // ATB Fifo Flush Request + output [31:0] ATDATAM1; // ATB Data + output ATVALIDM1; // ATB Data Valid + output [1:0] ATBYTESM1; // ATB Data Size + output AFREADYM1; // ATB Fifo Flush Finished + output [6:0] ATIDM1; // ATB Trace Source ID + input SYNCREQM1; // ATB External synchronization request +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ATREADYM2; // ATDATA can be accepted + input AFVALIDM2; // ATB Fifo Flush Request + output [31:0] ATDATAM2; // ATB Data + output ATVALIDM2; // ATB Data Valid + output [1:0] ATBYTESM2; // ATB Data Size + output AFREADYM2; // ATB Fifo Flush Finished + output [6:0] ATIDM2; // ATB Trace Source ID + input SYNCREQM2; // ATB External synchronization request +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ATREADYM3; // ATDATA can be accepted + input AFVALIDM3; // ATB Fifo Flush Request + output [31:0] ATDATAM3; // ATB Data + output ATVALIDM3; // ATB Data Valid + output [1:0] ATBYTESM3; // ATB Data Size + output AFREADYM3; // ATB Fifo Flush Finished + output [6:0] ATIDM3; // ATB Trace Source ID + input SYNCREQM3; // ATB External synchronization request +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (PCLK) +//----------------------------------------------------------------------------- +// Debug-APBv3 port (APB) + input PCLKDBG; // APB Clock + input PCLKENDBG; // APB Clock Enable + input nPRESETDBG; // APB Reset + input PSELDBG; // Debug bus access + input [21:2] PADDRDBG; // APB address + input PADDRDBG31; // APB address bit[31] + input PENABLEDBG; // APB transfer complete flag + input PWRITEDBG; // APB read/write indicator + input [31:0] PWDATADBG; // APB write data + output [31:0] PRDATADBG; // APB read data + output PREADYDBG; // APB slave ready, used to extend a transfer + output PSLVERRDBG; // APB slave transfer error + +// Misc interface + input [`MAIA_CN:0] EDBGRQ; // External debug request + +// PMU Snapshot interface + input [`MAIA_CN:0] PMUSNAPSHOTREQ; // PMU snapshot trigger request + output [`MAIA_CN:0] PMUSNAPSHOTACK; // PMU snapshot trigger acknowledge + +// Power-related interface + input [`MAIA_CN:0] DBGPWRDUP; // Processor power-up status + output [`MAIA_CN:0] DBGPWRUPREQ; // Processor power-up request + +// CTI interface + input [3:0] CTICHIN; // Channel In + input [3:0] CTICHOUTACK; // Channel Out acknowledge + output [3:0] CTICHOUT; // Channel Out + output [3:0] CTICHINACK; // Channel In acknowledge + input CISBYPASS; // Channel interface sync bypass + input [3:0] CIHSBYPASS; // Channel interface H/S bypass + output [`MAIA_CN:0] CTIIRQ; // CTI Interrupt + input [`MAIA_CN:0] CTIIRQACK; // CTI Interrupt acknowledge + +//----------------------------------------------------------------------------- +// Debug Authentication Interface (CLK & PCLK) +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] DBGEN; // Invasive debug enable + input [`MAIA_CN:0] NIDEN; // Non-invasive debug enable + input [`MAIA_CN:0] SPIDEN; // Secure Priviledge invasive debug enable + input [`MAIA_CN:0] SPNIDEN; // Secure Priviledge non-invasive debug enable + +//----------------------------------------------------------------------------- +// DFT Signals +//----------------------------------------------------------------------------- + input DFTSE; // Scan enable + input DFTRSTDISABLE; // Disable reset to cells during scan shift + input [`MAIA_CN:0] DFTCRCLKDISABLE; // Clock grid control for ck_gclkcr + input DFTL2CLKDISABLE; // Clock grid control for ck_gclkl2 + input DFTRAMHOLD; // Holds data in RAMs + input DFTCLKBYPASS; // L2 RAM strobe clock bypass + input DFTMCPHOLD; // Disable multi-cycle RAM paths + +//----------------------------------------------------------------------------- +// MBIST Interface +//----------------------------------------------------------------------------- + input nMBISTRESET; // MBIST reset + input MBISTREQ; // MBIST mode request + + + // wires + wire aa64naa32_cpu0_o; + wire aa64naa32_cpu1_o; + wire aa64naa32_cpu2_o; + wire aa64naa32_cpu3_o; + wire afreadym_cpu0_i; + wire afreadym_cpu1_i; + wire afreadym_cpu2_i; + wire afreadym_cpu3_i; + wire afvalidm_cpu0_o; + wire afvalidm_cpu1_o; + wire afvalidm_cpu2_o; + wire afvalidm_cpu3_o; + wire [1:0] atbytesm_cpu0_i; + wire [1:0] atbytesm_cpu1_i; + wire [1:0] atbytesm_cpu2_i; + wire [1:0] atbytesm_cpu3_i; + wire atclken_cpu0_o; + wire atclken_cpu1_o; + wire atclken_cpu2_o; + wire atclken_cpu3_o; + wire [31:0] atdatam_cpu0_i; + wire [31:0] atdatam_cpu1_i; + wire [31:0] atdatam_cpu2_i; + wire [31:0] atdatam_cpu3_i; + wire [6:0] atidm_cpu0_i; + wire [6:0] atidm_cpu1_i; + wire [6:0] atidm_cpu2_i; + wire [6:0] atidm_cpu3_i; + wire atreadym_cpu0_o; + wire atreadym_cpu1_o; + wire atreadym_cpu2_o; + wire atreadym_cpu3_o; + wire atvalidm_cpu0_i; + wire atvalidm_cpu1_i; + wire atvalidm_cpu2_i; + wire atvalidm_cpu3_i; + wire cfgend_cpu0_o; + wire cfgend_cpu1_o; + wire cfgend_cpu2_o; + wire cfgend_cpu3_o; + wire cfgte_cpu0_o; + wire cfgte_cpu1_o; + wire cfgte_cpu2_o; + wire cfgte_cpu3_o; + wire ck_cpu0_crcx_clk_en_n; + wire ck_cpu0_event_reg; + wire ck_cpu0_wfe_ack; + wire ck_cpu0_wfi_ack; + wire ck_cpu1_crcx_clk_en_n; + wire ck_cpu1_event_reg; + wire ck_cpu1_wfe_ack; + wire ck_cpu1_wfi_ack; + wire ck_cpu2_crcx_clk_en_n; + wire ck_cpu2_event_reg; + wire ck_cpu2_wfe_ack; + wire ck_cpu2_wfi_ack; + wire ck_cpu3_crcx_clk_en_n; + wire ck_cpu3_event_reg; + wire ck_cpu3_wfe_ack; + wire ck_cpu3_wfi_ack; + wire [`MAIA_CN:0] ck_gclkt; + wire [7:0] clusteridaff1_cpu0_o; + wire [7:0] clusteridaff1_cpu1_o; + wire [7:0] clusteridaff1_cpu2_o; + wire [7:0] clusteridaff1_cpu3_o; + wire [7:0] clusteridaff2_cpu0_o; + wire [7:0] clusteridaff2_cpu1_o; + wire [7:0] clusteridaff2_cpu2_o; + wire [7:0] clusteridaff2_cpu3_o; + wire commrx_cpu0_i; + wire commrx_cpu1_i; + wire commrx_cpu2_i; + wire commrx_cpu3_i; + wire commtx_cpu0_i; + wire commtx_cpu1_i; + wire commtx_cpu2_i; + wire commtx_cpu3_i; + wire cp15sdisable_cpu0_o; + wire cp15sdisable_cpu1_o; + wire cp15sdisable_cpu2_o; + wire cp15sdisable_cpu3_o; + wire [1:0] cpuid_cpu0_o; + wire [1:0] cpuid_cpu1_o; + wire [1:0] cpuid_cpu2_o; + wire [1:0] cpuid_cpu3_o; + wire cryptodisable_cpu0_o; + wire cryptodisable_cpu1_o; + wire cryptodisable_cpu2_o; + wire cryptodisable_cpu3_o; + wire dbgack_cpu0_i; + wire dbgack_cpu1_i; + wire dbgack_cpu2_i; + wire dbgack_cpu3_i; + wire dbgen_cpu0_o; + wire dbgen_cpu1_o; + wire dbgen_cpu2_o; + wire dbgen_cpu3_o; + wire dbgl1rstdisable_cpu0_o; + wire dbgl1rstdisable_cpu1_o; + wire dbgl1rstdisable_cpu2_o; + wire dbgl1rstdisable_cpu3_o; + wire dbgnopwrdwn_cpu0_i; + wire dbgnopwrdwn_cpu1_i; + wire dbgnopwrdwn_cpu2_i; + wire dbgnopwrdwn_cpu3_i; + wire [43:12] dbgromaddr_cpu0_o; + wire [43:12] dbgromaddr_cpu1_o; + wire [43:12] dbgromaddr_cpu2_o; + wire [43:12] dbgromaddr_cpu3_o; + wire dbgromaddrv_cpu0_o; + wire dbgromaddrv_cpu1_o; + wire dbgromaddrv_cpu2_o; + wire dbgromaddrv_cpu3_o; + wire dbgrstreq_cpu0_i; + wire dbgrstreq_cpu1_i; + wire dbgrstreq_cpu2_i; + wire dbgrstreq_cpu3_i; + wire dftcrclkdisable_cpu0_o; + wire dftcrclkdisable_cpu1_o; + wire dftcrclkdisable_cpu2_o; + wire dftcrclkdisable_cpu3_o; + wire dftramhold_cpu0_o; + wire dftramhold_cpu1_o; + wire dftramhold_cpu2_o; + wire dftramhold_cpu3_o; + wire dftrstdisable_cpu0_o; + wire dftrstdisable_cpu1_o; + wire dftrstdisable_cpu2_o; + wire dftrstdisable_cpu3_o; + wire dftse_cpu0_o; + wire dftse_cpu1_o; + wire dftse_cpu2_o; + wire dftse_cpu3_o; + wire [2:0] ds_cpu0_cpuectlr_ret; + wire ds_cpu0_cpuectlr_smp; + wire ds_cpu0_fiq_wfe_qual; + wire ds_cpu0_fiq_wfi_qual; + wire ds_cpu0_flush; + wire [5:0] ds_cpu0_flush_type; + wire ds_cpu0_hcr_va; + wire ds_cpu0_hcr_vf; + wire ds_cpu0_hcr_vi; + wire ds_cpu0_ic_aa64naa32; + wire [4:0] ds_cpu0_ic_cpsr_mode; + wire ds_cpu0_ic_hcr_change; + wire ds_cpu0_ic_sample_spr; + wire ds_cpu0_ic_scr_change; + wire ds_cpu0_imp_abrt_wfe_qual; + wire ds_cpu0_imp_abrt_wfi_qual; + wire ds_cpu0_irq_wfe_qual; + wire ds_cpu0_irq_wfi_qual; + wire [8:0] ds_cpu0_l2_spr_addr; + wire ds_cpu0_l2_spr_dw; + wire ds_cpu0_l2_spr_en; + wire ds_cpu0_l2_spr_rd; + wire ds_cpu0_l2_spr_wr; + wire [63:0] ds_cpu0_l2_spr_wr_data; + wire ds_cpu0_reset_req; + wire ds_cpu0_sev_req; + wire ds_cpu0_sevl_req; + wire ds_cpu0_vfiq_wfe_qual; + wire ds_cpu0_vfiq_wfi_qual; + wire ds_cpu0_vimp_abrt_wfe_qual; + wire ds_cpu0_vimp_abrt_wfi_qual; + wire ds_cpu0_virq_wfe_qual; + wire ds_cpu0_virq_wfi_qual; + wire ds_cpu0_wfe_req; + wire ds_cpu0_wfi_req; + wire [2:0] ds_cpu1_cpuectlr_ret; + wire ds_cpu1_cpuectlr_smp; + wire ds_cpu1_fiq_wfe_qual; + wire ds_cpu1_fiq_wfi_qual; + wire ds_cpu1_flush; + wire [5:0] ds_cpu1_flush_type; + wire ds_cpu1_hcr_va; + wire ds_cpu1_hcr_vf; + wire ds_cpu1_hcr_vi; + wire ds_cpu1_ic_aa64naa32; + wire [4:0] ds_cpu1_ic_cpsr_mode; + wire ds_cpu1_ic_hcr_change; + wire ds_cpu1_ic_sample_spr; + wire ds_cpu1_ic_scr_change; + wire ds_cpu1_imp_abrt_wfe_qual; + wire ds_cpu1_imp_abrt_wfi_qual; + wire ds_cpu1_irq_wfe_qual; + wire ds_cpu1_irq_wfi_qual; + wire [8:0] ds_cpu1_l2_spr_addr; + wire ds_cpu1_l2_spr_dw; + wire ds_cpu1_l2_spr_en; + wire ds_cpu1_l2_spr_rd; + wire ds_cpu1_l2_spr_wr; + wire [63:0] ds_cpu1_l2_spr_wr_data; + wire ds_cpu1_reset_req; + wire ds_cpu1_sev_req; + wire ds_cpu1_sevl_req; + wire ds_cpu1_vfiq_wfe_qual; + wire ds_cpu1_vfiq_wfi_qual; + wire ds_cpu1_vimp_abrt_wfe_qual; + wire ds_cpu1_vimp_abrt_wfi_qual; + wire ds_cpu1_virq_wfe_qual; + wire ds_cpu1_virq_wfi_qual; + wire ds_cpu1_wfe_req; + wire ds_cpu1_wfi_req; + wire [2:0] ds_cpu2_cpuectlr_ret; + wire ds_cpu2_cpuectlr_smp; + wire ds_cpu2_fiq_wfe_qual; + wire ds_cpu2_fiq_wfi_qual; + wire ds_cpu2_flush; + wire [5:0] ds_cpu2_flush_type; + wire ds_cpu2_hcr_va; + wire ds_cpu2_hcr_vf; + wire ds_cpu2_hcr_vi; + wire ds_cpu2_ic_aa64naa32; + wire [4:0] ds_cpu2_ic_cpsr_mode; + wire ds_cpu2_ic_hcr_change; + wire ds_cpu2_ic_sample_spr; + wire ds_cpu2_ic_scr_change; + wire ds_cpu2_imp_abrt_wfe_qual; + wire ds_cpu2_imp_abrt_wfi_qual; + wire ds_cpu2_irq_wfe_qual; + wire ds_cpu2_irq_wfi_qual; + wire [8:0] ds_cpu2_l2_spr_addr; + wire ds_cpu2_l2_spr_dw; + wire ds_cpu2_l2_spr_en; + wire ds_cpu2_l2_spr_rd; + wire ds_cpu2_l2_spr_wr; + wire [63:0] ds_cpu2_l2_spr_wr_data; + wire ds_cpu2_reset_req; + wire ds_cpu2_sev_req; + wire ds_cpu2_sevl_req; + wire ds_cpu2_vfiq_wfe_qual; + wire ds_cpu2_vfiq_wfi_qual; + wire ds_cpu2_vimp_abrt_wfe_qual; + wire ds_cpu2_vimp_abrt_wfi_qual; + wire ds_cpu2_virq_wfe_qual; + wire ds_cpu2_virq_wfi_qual; + wire ds_cpu2_wfe_req; + wire ds_cpu2_wfi_req; + wire [2:0] ds_cpu3_cpuectlr_ret; + wire ds_cpu3_cpuectlr_smp; + wire ds_cpu3_fiq_wfe_qual; + wire ds_cpu3_fiq_wfi_qual; + wire ds_cpu3_flush; + wire [5:0] ds_cpu3_flush_type; + wire ds_cpu3_hcr_va; + wire ds_cpu3_hcr_vf; + wire ds_cpu3_hcr_vi; + wire ds_cpu3_ic_aa64naa32; + wire [4:0] ds_cpu3_ic_cpsr_mode; + wire ds_cpu3_ic_hcr_change; + wire ds_cpu3_ic_sample_spr; + wire ds_cpu3_ic_scr_change; + wire ds_cpu3_imp_abrt_wfe_qual; + wire ds_cpu3_imp_abrt_wfi_qual; + wire ds_cpu3_irq_wfe_qual; + wire ds_cpu3_irq_wfi_qual; + wire [8:0] ds_cpu3_l2_spr_addr; + wire ds_cpu3_l2_spr_dw; + wire ds_cpu3_l2_spr_en; + wire ds_cpu3_l2_spr_rd; + wire ds_cpu3_l2_spr_wr; + wire [63:0] ds_cpu3_l2_spr_wr_data; + wire ds_cpu3_reset_req; + wire ds_cpu3_sev_req; + wire ds_cpu3_sevl_req; + wire ds_cpu3_vfiq_wfe_qual; + wire ds_cpu3_vfiq_wfi_qual; + wire ds_cpu3_vimp_abrt_wfe_qual; + wire ds_cpu3_vimp_abrt_wfi_qual; + wire ds_cpu3_virq_wfe_qual; + wire ds_cpu3_virq_wfi_qual; + wire ds_cpu3_wfe_req; + wire ds_cpu3_wfi_req; + wire dt_cpu0_coredbg_in_reset_gclk; + wire [1:0] dt_cpu0_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu0_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu0_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu0_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu0_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu0_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu0_cti_trigoutack_7to4_gclk; + wire dt_cpu0_cti_trigoutack_bit1_gclk; + wire dt_cpu0_dbif_ack_gclk; + wire [14:2] dt_cpu0_dbif_addr_pclk; + wire dt_cpu0_dbif_err_gclk; + wire dt_cpu0_dbif_locked_pclk; + wire [31:0] dt_cpu0_dbif_rddata_gclk; + wire dt_cpu0_dbif_req_pclk; + wire [31:0] dt_cpu0_dbif_wrdata_pclk; + wire dt_cpu0_dbif_write_pclk; + wire dt_cpu0_edacr_frc_idleack_pclk; + wire dt_cpu0_edbgrq_pclk; + wire dt_cpu0_edecr_osuce_pclk; + wire dt_cpu0_edecr_rce_pclk; + wire dt_cpu0_edecr_ss_pclk; + wire dt_cpu0_edprcr_corepurq_pclk; + wire dt_cpu0_et_oslock_gclk; + wire dt_cpu0_halt_ack_gclk; + wire dt_cpu0_hlt_dbgevt_ok_gclk; + wire dt_cpu0_noclkstop_pclk; + wire dt_cpu0_os_double_lock_gclk; + wire dt_cpu0_pmusnapshot_ack_gclk; + wire dt_cpu0_pmusnapshot_req_pclk; + wire dt_cpu0_wfx_dbg_req_gclk; + wire dt_cpu0_wfx_wakeup_pclk; + wire dt_cpu1_coredbg_in_reset_gclk; + wire [1:0] dt_cpu1_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu1_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu1_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu1_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu1_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu1_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu1_cti_trigoutack_7to4_gclk; + wire dt_cpu1_cti_trigoutack_bit1_gclk; + wire dt_cpu1_dbif_ack_gclk; + wire [14:2] dt_cpu1_dbif_addr_pclk; + wire dt_cpu1_dbif_err_gclk; + wire dt_cpu1_dbif_locked_pclk; + wire [31:0] dt_cpu1_dbif_rddata_gclk; + wire dt_cpu1_dbif_req_pclk; + wire [31:0] dt_cpu1_dbif_wrdata_pclk; + wire dt_cpu1_dbif_write_pclk; + wire dt_cpu1_edacr_frc_idleack_pclk; + wire dt_cpu1_edbgrq_pclk; + wire dt_cpu1_edecr_osuce_pclk; + wire dt_cpu1_edecr_rce_pclk; + wire dt_cpu1_edecr_ss_pclk; + wire dt_cpu1_edprcr_corepurq_pclk; + wire dt_cpu1_et_oslock_gclk; + wire dt_cpu1_halt_ack_gclk; + wire dt_cpu1_hlt_dbgevt_ok_gclk; + wire dt_cpu1_noclkstop_pclk; + wire dt_cpu1_os_double_lock_gclk; + wire dt_cpu1_pmusnapshot_ack_gclk; + wire dt_cpu1_pmusnapshot_req_pclk; + wire dt_cpu1_wfx_dbg_req_gclk; + wire dt_cpu1_wfx_wakeup_pclk; + wire dt_cpu2_coredbg_in_reset_gclk; + wire [1:0] dt_cpu2_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu2_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu2_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu2_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu2_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu2_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu2_cti_trigoutack_7to4_gclk; + wire dt_cpu2_cti_trigoutack_bit1_gclk; + wire dt_cpu2_dbif_ack_gclk; + wire [14:2] dt_cpu2_dbif_addr_pclk; + wire dt_cpu2_dbif_err_gclk; + wire dt_cpu2_dbif_locked_pclk; + wire [31:0] dt_cpu2_dbif_rddata_gclk; + wire dt_cpu2_dbif_req_pclk; + wire [31:0] dt_cpu2_dbif_wrdata_pclk; + wire dt_cpu2_dbif_write_pclk; + wire dt_cpu2_edacr_frc_idleack_pclk; + wire dt_cpu2_edbgrq_pclk; + wire dt_cpu2_edecr_osuce_pclk; + wire dt_cpu2_edecr_rce_pclk; + wire dt_cpu2_edecr_ss_pclk; + wire dt_cpu2_edprcr_corepurq_pclk; + wire dt_cpu2_et_oslock_gclk; + wire dt_cpu2_halt_ack_gclk; + wire dt_cpu2_hlt_dbgevt_ok_gclk; + wire dt_cpu2_noclkstop_pclk; + wire dt_cpu2_os_double_lock_gclk; + wire dt_cpu2_pmusnapshot_ack_gclk; + wire dt_cpu2_pmusnapshot_req_pclk; + wire dt_cpu2_wfx_dbg_req_gclk; + wire dt_cpu2_wfx_wakeup_pclk; + wire dt_cpu3_coredbg_in_reset_gclk; + wire [1:0] dt_cpu3_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu3_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu3_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu3_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu3_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu3_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu3_cti_trigoutack_7to4_gclk; + wire dt_cpu3_cti_trigoutack_bit1_gclk; + wire dt_cpu3_dbif_ack_gclk; + wire [14:2] dt_cpu3_dbif_addr_pclk; + wire dt_cpu3_dbif_err_gclk; + wire dt_cpu3_dbif_locked_pclk; + wire [31:0] dt_cpu3_dbif_rddata_gclk; + wire dt_cpu3_dbif_req_pclk; + wire [31:0] dt_cpu3_dbif_wrdata_pclk; + wire dt_cpu3_dbif_write_pclk; + wire dt_cpu3_edacr_frc_idleack_pclk; + wire dt_cpu3_edbgrq_pclk; + wire dt_cpu3_edecr_osuce_pclk; + wire dt_cpu3_edecr_rce_pclk; + wire dt_cpu3_edecr_ss_pclk; + wire dt_cpu3_edprcr_corepurq_pclk; + wire dt_cpu3_et_oslock_gclk; + wire dt_cpu3_halt_ack_gclk; + wire dt_cpu3_hlt_dbgevt_ok_gclk; + wire dt_cpu3_noclkstop_pclk; + wire dt_cpu3_os_double_lock_gclk; + wire dt_cpu3_pmusnapshot_ack_gclk; + wire dt_cpu3_pmusnapshot_req_pclk; + wire dt_cpu3_wfx_dbg_req_gclk; + wire dt_cpu3_wfx_wakeup_pclk; + wire etclken_cpu0_i; + wire etclken_cpu1_i; + wire etclken_cpu2_i; + wire etclken_cpu3_i; + wire giccdisable_cpu0_o; + wire giccdisable_cpu1_o; + wire giccdisable_cpu2_o; + wire giccdisable_cpu3_o; + wire [`MAIA_CN:0] ic_block_eoi_sgi_wr; + wire [`MAIA_CN:0] ic_el_change_complete; + wire [`MAIA_CN:0] ic_hcr_change_complete; + wire [`MAIA_CN:0] ic_ich_el2_tall0; + wire [`MAIA_CN:0] ic_ich_el2_tall1; + wire [`MAIA_CN:0] ic_ich_el2_tc; + wire [`MAIA_CN:0] ic_nfiq; + wire [`MAIA_CN:0] ic_nirq; + wire [`MAIA_CN:0] ic_nsei; + wire [`MAIA_CN:0] ic_nvfiq; + wire [`MAIA_CN:0] ic_nvirq; + wire [`MAIA_CN:0] ic_nvsei; + wire [`MAIA_CN:0] ic_p_valid; + wire [`MAIA_CN:0] ic_sample_spr; + wire [`MAIA_CN:0] ic_scr_change_complete; + wire [`MAIA_CN:0] ic_sra_el1ns_en; + wire [`MAIA_CN:0] ic_sra_el1s_en; + wire [`MAIA_CN:0] ic_sra_el2_en; + wire [`MAIA_CN:0] ic_sra_el3_en; + wire [`MAIA_CN:0] ic_sre_el1ns_hyp_trap; + wire [`MAIA_CN:0] ic_sre_el1ns_mon_trap; + wire [`MAIA_CN:0] ic_sre_el1s_mon_trap; + wire [`MAIA_CN:0] ic_sre_el2_mon_trap; + wire l2_cpu0_arb_thrshld_timeout_en; + wire l2_cpu0_barrier_done; + wire l2_cpu0_blk_non_evict_wr; + wire l2_cpu0_ccb_dbg_req_c3; + wire [48:0] l2_cpu0_ccb_req_addr_c3; + wire [4:0] l2_cpu0_ccb_req_id_c3; + wire [23:0] l2_cpu0_ccb_req_info_c3; + wire [8:0] l2_cpu0_ccb_req_type_c3; + wire l2_cpu0_cfg_ecc_en; + wire [2:0] l2_cpu0_dbufid_r1; + wire [129:0] l2_cpu0_ddata_r2; + wire l2_cpu0_ddlb_ecc_err_r3; + wire l2_cpu0_dext_err_r2; + wire l2_cpu0_dext_err_type_r2; + wire l2_cpu0_disable_clean_evict_opt; + wire l2_cpu0_dlast_r1; + wire l2_cpu0_dsngl_ecc_err_r3; + wire [3:0] l2_cpu0_dsq_clr_id_q; + wire l2_cpu0_dsq_clr_vld_q; + wire [3:0] l2_cpu0_dsq_rd_buf_id; + wire [15:0] l2_cpu0_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu0_dsq_rd_data_q; + wire l2_cpu0_dsq_rd_en; + wire l2_cpu0_dsq_rd_en_x2; + wire l2_cpu0_dt_pmu_evt_en; + wire l2_cpu0_dvalid_r1; + wire l2_cpu0_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu0_flsh_if_rd_id_l4_dly; + wire l2_cpu0_flsh_if_rd_l4_dly; + wire l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu0_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu0_flsh_ls_rd_id_l4_dly; + wire l2_cpu0_flsh_ls_rd_l2_dly; + wire l2_cpu0_flsh_ls_rd_l4_dly; + wire l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu0_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu0_flsh_ls_wr_id_l4_dly; + wire l2_cpu0_flsh_ls_wr_l2_dly; + wire l2_cpu0_flsh_ls_wr_l4_dly; + wire l2_cpu0_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu0_ibufid_r1; + wire [15:0] l2_cpu0_ic_addr_arb_set; + wire l2_cpu0_ic_arb_fast; + wire l2_cpu0_ic_barrier_stall_q; + wire [43:18] l2_cpu0_ic_base; + wire [31:0] l2_cpu0_ic_data_arb_set; + wire [2:0] l2_cpu0_ic_elem_size_arb_set; + wire l2_cpu0_ic_excl_arb_set; + wire [2:0] l2_cpu0_ic_id_arb_set; + wire l2_cpu0_ic_ns_arb_set; + wire l2_cpu0_ic_vld_skid; + wire l2_cpu0_ic_write_arb_set; + wire [127:0] l2_cpu0_idata_r2; + wire l2_cpu0_idlb_ecc_err_r3; + wire l2_cpu0_idle_block_reqs_q; + wire l2_cpu0_idle_wakeup_q; + wire l2_cpu0_iext_err_r2; + wire l2_cpu0_iext_err_type_r2; + wire l2_cpu0_if_ccb_clken_c3; + wire l2_cpu0_if_ccb_req_c3; + wire l2_cpu0_if_ccb_resp; + wire [4:0] l2_cpu0_if_ccb_resp_id; + wire l2_cpu0_if_sync_done_q; + wire l2_cpu0_if_sync_req; + wire l2_cpu0_ifq_haz_pending; + wire l2_cpu0_isngl_ecc_err_r3; + wire l2_cpu0_ivalid_r1; + wire [1:0] l2_cpu0_l2_cache_size; + wire [5:0] l2_cpu0_lrq_haz_clr_id_dcd_q; + wire l2_cpu0_lrq_haz_pending; + wire l2_cpu0_ls_ccb_clken_c3; + wire l2_cpu0_ls_ccb_data_wr; + wire l2_cpu0_ls_ccb_req_c3; + wire l2_cpu0_ls_ccb_resp; + wire [4:0] l2_cpu0_ls_ccb_resp_id; + wire l2_cpu0_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu0_ls_rd_haz_id_arb_q; + wire l2_cpu0_ls_rd_haz_vld_arb_q; + wire l2_cpu0_ls_sync_req; + wire [4:0] l2_cpu0_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu0_ls_wr_data_w2a; + wire l2_cpu0_ls_wr_dirty_w2a; + wire l2_cpu0_ls_wr_err_w2a; + wire [2:0] l2_cpu0_ls_wr_haz_id_arb_q; + wire l2_cpu0_ls_wr_haz_vld_arb_q; + wire l2_cpu0_ls_wr_last_w2a; + wire l2_cpu0_ls_wr_req_w2a; + wire [2:0] l2_cpu0_ls_wr_type_w2a; + wire [12:0] l2_cpu0_mbist1_addr_b1; + wire l2_cpu0_mbist1_all_b1; + wire [3:0] l2_cpu0_mbist1_array_b1; + wire [7:0] l2_cpu0_mbist1_be_b1; + wire l2_cpu0_mbist1_en_b1; + wire l2_cpu0_mbist1_rd_en_b1; + wire l2_cpu0_mbist1_wr_en_b1; + wire l2_cpu0_no_intctrl; + wire l2_cpu0_pf_rd_vld_skid_popped; + wire l2_cpu0_pf_throttle_q; + wire [33:0] l2_cpu0_pmu_events; + wire [2:0] l2_cpu0_rbufid; + wire l2_cpu0_rd_aarch64_arb_set; + wire [44:0] l2_cpu0_rd_addr_arb_set; + wire l2_cpu0_rd_arb; + wire l2_cpu0_rd_arb_fast; + wire [15:8] l2_cpu0_rd_asid_arb_set; + wire l2_cpu0_rd_bypass_arb_set; + wire [2:0] l2_cpu0_rd_bypass_bufid_e5; + wire [2:0] l2_cpu0_rd_bypass_lrq_id_e5; + wire l2_cpu0_rd_bypass_req_can_e5; + wire l2_cpu0_rd_bypass_way_e5; + wire [2:0] l2_cpu0_rd_cache_attr_arb_set; + wire [2:0] l2_cpu0_rd_elem_size_arb_set; + wire l2_cpu0_rd_excl_arb_set; + wire [4:0] l2_cpu0_rd_id_arb_set; + wire [2:0] l2_cpu0_rd_lrq_id_arb_set; + wire [7:0] l2_cpu0_rd_page_attr_arb_set; + wire l2_cpu0_rd_prfm_arb_set; + wire l2_cpu0_rd_priv_arb_set; + wire l2_cpu0_rd_replayed_arb_set; + wire [1:0] l2_cpu0_rd_shared_arb_set; + wire [6:0] l2_cpu0_rd_type_arb_set; + wire l2_cpu0_rd_va48_arb_set; + wire l2_cpu0_rd_vld_skid; + wire l2_cpu0_rd_way_arb_set; + wire l2_cpu0_rexfail; + wire [1:0] l2_cpu0_rstate; + wire l2_cpu0_rvalid; + wire [2:0] l2_cpu0_spec_bufid; + wire l2_cpu0_spec_valid; + wire [63:0] l2_cpu0_spr_rd_data; + wire l2_cpu0_tbw_dbl_ecc_err; + wire [63:0] l2_cpu0_tbw_desc_data; + wire l2_cpu0_tbw_desc_vld; + wire l2_cpu0_tbw_ext_err; + wire l2_cpu0_tbw_ext_err_type; + wire l2_cpu0_tlb_ccb_clken_c3; + wire l2_cpu0_tlb_ccb_req_c3; + wire l2_cpu0_tlb_sync_complete; + wire l2_cpu0_tlb_sync_done_q; + wire l2_cpu0_tlb_sync_req; + wire l2_cpu0_trq_haz_pending; + wire l2_cpu0_tw_ccb_resp; + wire [4:0] l2_cpu0_tw_ccb_resp_id; + wire l2_cpu0_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu0_wr_addr_arb_set; + wire l2_cpu0_wr_arb; + wire l2_cpu0_wr_arb_fast; + wire [2:0] l2_cpu0_wr_cache_attr_arb_set; + wire [11:0] l2_cpu0_wr_cl_id_arb_set; + wire l2_cpu0_wr_clean_evict_arb_set; + wire [143:0] l2_cpu0_wr_data; + wire l2_cpu0_wr_data_stall; + wire l2_cpu0_wr_data_vld_x1_q; + wire l2_cpu0_wr_dirty_arb_set; + wire [2:0] l2_cpu0_wr_elem_size_arb_set; + wire l2_cpu0_wr_err_arb_set; + wire l2_cpu0_wr_evict_x1_q; + wire l2_cpu0_wr_ex_fail; + wire l2_cpu0_wr_ex_resp; + wire [3:0] l2_cpu0_wr_id_arb_set; + wire l2_cpu0_wr_last_arb_set; + wire [7:0] l2_cpu0_wr_page_attr_arb_set; + wire [3:0] l2_cpu0_wr_partial_dw_arb_set; + wire l2_cpu0_wr_priv_arb_set; + wire [1:0] l2_cpu0_wr_shared_arb_set; + wire [2:0] l2_cpu0_wr_type_arb_set; + wire l2_cpu0_wr_vld_skid; + wire l2_cpu0_wr_way_arb_set; + wire l2_cpu0_wrq_almost_full; + wire [15:0] l2_cpu0_wrq_haz_clr_id_dcd_q; + wire l2_cpu0_wrq_haz_pending; + wire l2_cpu1_arb_thrshld_timeout_en; + wire l2_cpu1_barrier_done; + wire l2_cpu1_blk_non_evict_wr; + wire l2_cpu1_ccb_dbg_req_c3; + wire [48:0] l2_cpu1_ccb_req_addr_c3; + wire [4:0] l2_cpu1_ccb_req_id_c3; + wire [23:0] l2_cpu1_ccb_req_info_c3; + wire [8:0] l2_cpu1_ccb_req_type_c3; + wire l2_cpu1_cfg_ecc_en; + wire [2:0] l2_cpu1_dbufid_r1; + wire [129:0] l2_cpu1_ddata_r2; + wire l2_cpu1_ddlb_ecc_err_r3; + wire l2_cpu1_dext_err_r2; + wire l2_cpu1_dext_err_type_r2; + wire l2_cpu1_disable_clean_evict_opt; + wire l2_cpu1_dlast_r1; + wire l2_cpu1_dsngl_ecc_err_r3; + wire [3:0] l2_cpu1_dsq_clr_id_q; + wire l2_cpu1_dsq_clr_vld_q; + wire [3:0] l2_cpu1_dsq_rd_buf_id; + wire [15:0] l2_cpu1_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu1_dsq_rd_data_q; + wire l2_cpu1_dsq_rd_en; + wire l2_cpu1_dsq_rd_en_x2; + wire l2_cpu1_dt_pmu_evt_en; + wire l2_cpu1_dvalid_r1; + wire l2_cpu1_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu1_flsh_if_rd_id_l4_dly; + wire l2_cpu1_flsh_if_rd_l4_dly; + wire l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu1_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu1_flsh_ls_rd_id_l4_dly; + wire l2_cpu1_flsh_ls_rd_l2_dly; + wire l2_cpu1_flsh_ls_rd_l4_dly; + wire l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu1_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu1_flsh_ls_wr_id_l4_dly; + wire l2_cpu1_flsh_ls_wr_l2_dly; + wire l2_cpu1_flsh_ls_wr_l4_dly; + wire l2_cpu1_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu1_ibufid_r1; + wire [15:0] l2_cpu1_ic_addr_arb_set; + wire l2_cpu1_ic_arb_fast; + wire l2_cpu1_ic_barrier_stall_q; + wire [43:18] l2_cpu1_ic_base; + wire [31:0] l2_cpu1_ic_data_arb_set; + wire [2:0] l2_cpu1_ic_elem_size_arb_set; + wire l2_cpu1_ic_excl_arb_set; + wire [2:0] l2_cpu1_ic_id_arb_set; + wire l2_cpu1_ic_ns_arb_set; + wire l2_cpu1_ic_vld_skid; + wire l2_cpu1_ic_write_arb_set; + wire [127:0] l2_cpu1_idata_r2; + wire l2_cpu1_idlb_ecc_err_r3; + wire l2_cpu1_idle_block_reqs_q; + wire l2_cpu1_idle_wakeup_q; + wire l2_cpu1_iext_err_r2; + wire l2_cpu1_iext_err_type_r2; + wire l2_cpu1_if_ccb_clken_c3; + wire l2_cpu1_if_ccb_req_c3; + wire l2_cpu1_if_ccb_resp; + wire [4:0] l2_cpu1_if_ccb_resp_id; + wire l2_cpu1_if_sync_done_q; + wire l2_cpu1_if_sync_req; + wire l2_cpu1_ifq_haz_pending; + wire l2_cpu1_isngl_ecc_err_r3; + wire l2_cpu1_ivalid_r1; + wire [1:0] l2_cpu1_l2_cache_size; + wire [5:0] l2_cpu1_lrq_haz_clr_id_dcd_q; + wire l2_cpu1_lrq_haz_pending; + wire l2_cpu1_ls_ccb_clken_c3; + wire l2_cpu1_ls_ccb_data_wr; + wire l2_cpu1_ls_ccb_req_c3; + wire l2_cpu1_ls_ccb_resp; + wire [4:0] l2_cpu1_ls_ccb_resp_id; + wire l2_cpu1_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu1_ls_rd_haz_id_arb_q; + wire l2_cpu1_ls_rd_haz_vld_arb_q; + wire l2_cpu1_ls_sync_req; + wire [4:0] l2_cpu1_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu1_ls_wr_data_w2a; + wire l2_cpu1_ls_wr_dirty_w2a; + wire l2_cpu1_ls_wr_err_w2a; + wire [2:0] l2_cpu1_ls_wr_haz_id_arb_q; + wire l2_cpu1_ls_wr_haz_vld_arb_q; + wire l2_cpu1_ls_wr_last_w2a; + wire l2_cpu1_ls_wr_req_w2a; + wire [2:0] l2_cpu1_ls_wr_type_w2a; + wire [12:0] l2_cpu1_mbist1_addr_b1; + wire l2_cpu1_mbist1_all_b1; + wire [3:0] l2_cpu1_mbist1_array_b1; + wire [7:0] l2_cpu1_mbist1_be_b1; + wire l2_cpu1_mbist1_en_b1; + wire l2_cpu1_mbist1_rd_en_b1; + wire l2_cpu1_mbist1_wr_en_b1; + wire l2_cpu1_no_intctrl; + wire l2_cpu1_pf_rd_vld_skid_popped; + wire l2_cpu1_pf_throttle_q; + wire [33:0] l2_cpu1_pmu_events; + wire [2:0] l2_cpu1_rbufid; + wire l2_cpu1_rd_aarch64_arb_set; + wire [44:0] l2_cpu1_rd_addr_arb_set; + wire l2_cpu1_rd_arb; + wire l2_cpu1_rd_arb_fast; + wire [15:8] l2_cpu1_rd_asid_arb_set; + wire l2_cpu1_rd_bypass_arb_set; + wire [2:0] l2_cpu1_rd_bypass_bufid_e5; + wire [2:0] l2_cpu1_rd_bypass_lrq_id_e5; + wire l2_cpu1_rd_bypass_req_can_e5; + wire l2_cpu1_rd_bypass_way_e5; + wire [2:0] l2_cpu1_rd_cache_attr_arb_set; + wire [2:0] l2_cpu1_rd_elem_size_arb_set; + wire l2_cpu1_rd_excl_arb_set; + wire [4:0] l2_cpu1_rd_id_arb_set; + wire [2:0] l2_cpu1_rd_lrq_id_arb_set; + wire [7:0] l2_cpu1_rd_page_attr_arb_set; + wire l2_cpu1_rd_prfm_arb_set; + wire l2_cpu1_rd_priv_arb_set; + wire l2_cpu1_rd_replayed_arb_set; + wire [1:0] l2_cpu1_rd_shared_arb_set; + wire [6:0] l2_cpu1_rd_type_arb_set; + wire l2_cpu1_rd_va48_arb_set; + wire l2_cpu1_rd_vld_skid; + wire l2_cpu1_rd_way_arb_set; + wire l2_cpu1_rexfail; + wire [1:0] l2_cpu1_rstate; + wire l2_cpu1_rvalid; + wire [2:0] l2_cpu1_spec_bufid; + wire l2_cpu1_spec_valid; + wire [63:0] l2_cpu1_spr_rd_data; + wire l2_cpu1_tbw_dbl_ecc_err; + wire [63:0] l2_cpu1_tbw_desc_data; + wire l2_cpu1_tbw_desc_vld; + wire l2_cpu1_tbw_ext_err; + wire l2_cpu1_tbw_ext_err_type; + wire l2_cpu1_tlb_ccb_clken_c3; + wire l2_cpu1_tlb_ccb_req_c3; + wire l2_cpu1_tlb_sync_complete; + wire l2_cpu1_tlb_sync_done_q; + wire l2_cpu1_tlb_sync_req; + wire l2_cpu1_trq_haz_pending; + wire l2_cpu1_tw_ccb_resp; + wire [4:0] l2_cpu1_tw_ccb_resp_id; + wire l2_cpu1_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu1_wr_addr_arb_set; + wire l2_cpu1_wr_arb; + wire l2_cpu1_wr_arb_fast; + wire [2:0] l2_cpu1_wr_cache_attr_arb_set; + wire [11:0] l2_cpu1_wr_cl_id_arb_set; + wire l2_cpu1_wr_clean_evict_arb_set; + wire [143:0] l2_cpu1_wr_data; + wire l2_cpu1_wr_data_stall; + wire l2_cpu1_wr_data_vld_x1_q; + wire l2_cpu1_wr_dirty_arb_set; + wire [2:0] l2_cpu1_wr_elem_size_arb_set; + wire l2_cpu1_wr_err_arb_set; + wire l2_cpu1_wr_evict_x1_q; + wire l2_cpu1_wr_ex_fail; + wire l2_cpu1_wr_ex_resp; + wire [3:0] l2_cpu1_wr_id_arb_set; + wire l2_cpu1_wr_last_arb_set; + wire [7:0] l2_cpu1_wr_page_attr_arb_set; + wire [3:0] l2_cpu1_wr_partial_dw_arb_set; + wire l2_cpu1_wr_priv_arb_set; + wire [1:0] l2_cpu1_wr_shared_arb_set; + wire [2:0] l2_cpu1_wr_type_arb_set; + wire l2_cpu1_wr_vld_skid; + wire l2_cpu1_wr_way_arb_set; + wire l2_cpu1_wrq_almost_full; + wire [15:0] l2_cpu1_wrq_haz_clr_id_dcd_q; + wire l2_cpu1_wrq_haz_pending; + wire l2_cpu2_arb_thrshld_timeout_en; + wire l2_cpu2_barrier_done; + wire l2_cpu2_blk_non_evict_wr; + wire l2_cpu2_ccb_dbg_req_c3; + wire [48:0] l2_cpu2_ccb_req_addr_c3; + wire [4:0] l2_cpu2_ccb_req_id_c3; + wire [23:0] l2_cpu2_ccb_req_info_c3; + wire [8:0] l2_cpu2_ccb_req_type_c3; + wire l2_cpu2_cfg_ecc_en; + wire [2:0] l2_cpu2_dbufid_r1; + wire [129:0] l2_cpu2_ddata_r2; + wire l2_cpu2_ddlb_ecc_err_r3; + wire l2_cpu2_dext_err_r2; + wire l2_cpu2_dext_err_type_r2; + wire l2_cpu2_disable_clean_evict_opt; + wire l2_cpu2_dlast_r1; + wire l2_cpu2_dsngl_ecc_err_r3; + wire [3:0] l2_cpu2_dsq_clr_id_q; + wire l2_cpu2_dsq_clr_vld_q; + wire [3:0] l2_cpu2_dsq_rd_buf_id; + wire [15:0] l2_cpu2_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu2_dsq_rd_data_q; + wire l2_cpu2_dsq_rd_en; + wire l2_cpu2_dsq_rd_en_x2; + wire l2_cpu2_dt_pmu_evt_en; + wire l2_cpu2_dvalid_r1; + wire l2_cpu2_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu2_flsh_if_rd_id_l4_dly; + wire l2_cpu2_flsh_if_rd_l4_dly; + wire l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu2_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu2_flsh_ls_rd_id_l4_dly; + wire l2_cpu2_flsh_ls_rd_l2_dly; + wire l2_cpu2_flsh_ls_rd_l4_dly; + wire l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu2_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu2_flsh_ls_wr_id_l4_dly; + wire l2_cpu2_flsh_ls_wr_l2_dly; + wire l2_cpu2_flsh_ls_wr_l4_dly; + wire l2_cpu2_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu2_ibufid_r1; + wire [15:0] l2_cpu2_ic_addr_arb_set; + wire l2_cpu2_ic_arb_fast; + wire l2_cpu2_ic_barrier_stall_q; + wire [43:18] l2_cpu2_ic_base; + wire [31:0] l2_cpu2_ic_data_arb_set; + wire [2:0] l2_cpu2_ic_elem_size_arb_set; + wire l2_cpu2_ic_excl_arb_set; + wire [2:0] l2_cpu2_ic_id_arb_set; + wire l2_cpu2_ic_ns_arb_set; + wire l2_cpu2_ic_vld_skid; + wire l2_cpu2_ic_write_arb_set; + wire [127:0] l2_cpu2_idata_r2; + wire l2_cpu2_idlb_ecc_err_r3; + wire l2_cpu2_idle_block_reqs_q; + wire l2_cpu2_idle_wakeup_q; + wire l2_cpu2_iext_err_r2; + wire l2_cpu2_iext_err_type_r2; + wire l2_cpu2_if_ccb_clken_c3; + wire l2_cpu2_if_ccb_req_c3; + wire l2_cpu2_if_ccb_resp; + wire [4:0] l2_cpu2_if_ccb_resp_id; + wire l2_cpu2_if_sync_done_q; + wire l2_cpu2_if_sync_req; + wire l2_cpu2_ifq_haz_pending; + wire l2_cpu2_isngl_ecc_err_r3; + wire l2_cpu2_ivalid_r1; + wire [1:0] l2_cpu2_l2_cache_size; + wire [5:0] l2_cpu2_lrq_haz_clr_id_dcd_q; + wire l2_cpu2_lrq_haz_pending; + wire l2_cpu2_ls_ccb_clken_c3; + wire l2_cpu2_ls_ccb_data_wr; + wire l2_cpu2_ls_ccb_req_c3; + wire l2_cpu2_ls_ccb_resp; + wire [4:0] l2_cpu2_ls_ccb_resp_id; + wire l2_cpu2_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu2_ls_rd_haz_id_arb_q; + wire l2_cpu2_ls_rd_haz_vld_arb_q; + wire l2_cpu2_ls_sync_req; + wire [4:0] l2_cpu2_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu2_ls_wr_data_w2a; + wire l2_cpu2_ls_wr_dirty_w2a; + wire l2_cpu2_ls_wr_err_w2a; + wire [2:0] l2_cpu2_ls_wr_haz_id_arb_q; + wire l2_cpu2_ls_wr_haz_vld_arb_q; + wire l2_cpu2_ls_wr_last_w2a; + wire l2_cpu2_ls_wr_req_w2a; + wire [2:0] l2_cpu2_ls_wr_type_w2a; + wire [12:0] l2_cpu2_mbist1_addr_b1; + wire l2_cpu2_mbist1_all_b1; + wire [3:0] l2_cpu2_mbist1_array_b1; + wire [7:0] l2_cpu2_mbist1_be_b1; + wire l2_cpu2_mbist1_en_b1; + wire l2_cpu2_mbist1_rd_en_b1; + wire l2_cpu2_mbist1_wr_en_b1; + wire l2_cpu2_no_intctrl; + wire l2_cpu2_pf_rd_vld_skid_popped; + wire l2_cpu2_pf_throttle_q; + wire [33:0] l2_cpu2_pmu_events; + wire [2:0] l2_cpu2_rbufid; + wire l2_cpu2_rd_aarch64_arb_set; + wire [44:0] l2_cpu2_rd_addr_arb_set; + wire l2_cpu2_rd_arb; + wire l2_cpu2_rd_arb_fast; + wire [15:8] l2_cpu2_rd_asid_arb_set; + wire l2_cpu2_rd_bypass_arb_set; + wire [2:0] l2_cpu2_rd_bypass_bufid_e5; + wire [2:0] l2_cpu2_rd_bypass_lrq_id_e5; + wire l2_cpu2_rd_bypass_req_can_e5; + wire l2_cpu2_rd_bypass_way_e5; + wire [2:0] l2_cpu2_rd_cache_attr_arb_set; + wire [2:0] l2_cpu2_rd_elem_size_arb_set; + wire l2_cpu2_rd_excl_arb_set; + wire [4:0] l2_cpu2_rd_id_arb_set; + wire [2:0] l2_cpu2_rd_lrq_id_arb_set; + wire [7:0] l2_cpu2_rd_page_attr_arb_set; + wire l2_cpu2_rd_prfm_arb_set; + wire l2_cpu2_rd_priv_arb_set; + wire l2_cpu2_rd_replayed_arb_set; + wire [1:0] l2_cpu2_rd_shared_arb_set; + wire [6:0] l2_cpu2_rd_type_arb_set; + wire l2_cpu2_rd_va48_arb_set; + wire l2_cpu2_rd_vld_skid; + wire l2_cpu2_rd_way_arb_set; + wire l2_cpu2_rexfail; + wire [1:0] l2_cpu2_rstate; + wire l2_cpu2_rvalid; + wire [2:0] l2_cpu2_spec_bufid; + wire l2_cpu2_spec_valid; + wire [63:0] l2_cpu2_spr_rd_data; + wire l2_cpu2_tbw_dbl_ecc_err; + wire [63:0] l2_cpu2_tbw_desc_data; + wire l2_cpu2_tbw_desc_vld; + wire l2_cpu2_tbw_ext_err; + wire l2_cpu2_tbw_ext_err_type; + wire l2_cpu2_tlb_ccb_clken_c3; + wire l2_cpu2_tlb_ccb_req_c3; + wire l2_cpu2_tlb_sync_complete; + wire l2_cpu2_tlb_sync_done_q; + wire l2_cpu2_tlb_sync_req; + wire l2_cpu2_trq_haz_pending; + wire l2_cpu2_tw_ccb_resp; + wire [4:0] l2_cpu2_tw_ccb_resp_id; + wire l2_cpu2_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu2_wr_addr_arb_set; + wire l2_cpu2_wr_arb; + wire l2_cpu2_wr_arb_fast; + wire [2:0] l2_cpu2_wr_cache_attr_arb_set; + wire [11:0] l2_cpu2_wr_cl_id_arb_set; + wire l2_cpu2_wr_clean_evict_arb_set; + wire [143:0] l2_cpu2_wr_data; + wire l2_cpu2_wr_data_stall; + wire l2_cpu2_wr_data_vld_x1_q; + wire l2_cpu2_wr_dirty_arb_set; + wire [2:0] l2_cpu2_wr_elem_size_arb_set; + wire l2_cpu2_wr_err_arb_set; + wire l2_cpu2_wr_evict_x1_q; + wire l2_cpu2_wr_ex_fail; + wire l2_cpu2_wr_ex_resp; + wire [3:0] l2_cpu2_wr_id_arb_set; + wire l2_cpu2_wr_last_arb_set; + wire [7:0] l2_cpu2_wr_page_attr_arb_set; + wire [3:0] l2_cpu2_wr_partial_dw_arb_set; + wire l2_cpu2_wr_priv_arb_set; + wire [1:0] l2_cpu2_wr_shared_arb_set; + wire [2:0] l2_cpu2_wr_type_arb_set; + wire l2_cpu2_wr_vld_skid; + wire l2_cpu2_wr_way_arb_set; + wire l2_cpu2_wrq_almost_full; + wire [15:0] l2_cpu2_wrq_haz_clr_id_dcd_q; + wire l2_cpu2_wrq_haz_pending; + wire l2_cpu3_arb_thrshld_timeout_en; + wire l2_cpu3_barrier_done; + wire l2_cpu3_blk_non_evict_wr; + wire l2_cpu3_ccb_dbg_req_c3; + wire [48:0] l2_cpu3_ccb_req_addr_c3; + wire [4:0] l2_cpu3_ccb_req_id_c3; + wire [23:0] l2_cpu3_ccb_req_info_c3; + wire [8:0] l2_cpu3_ccb_req_type_c3; + wire l2_cpu3_cfg_ecc_en; + wire [2:0] l2_cpu3_dbufid_r1; + wire [129:0] l2_cpu3_ddata_r2; + wire l2_cpu3_ddlb_ecc_err_r3; + wire l2_cpu3_dext_err_r2; + wire l2_cpu3_dext_err_type_r2; + wire l2_cpu3_disable_clean_evict_opt; + wire l2_cpu3_dlast_r1; + wire l2_cpu3_dsngl_ecc_err_r3; + wire [3:0] l2_cpu3_dsq_clr_id_q; + wire l2_cpu3_dsq_clr_vld_q; + wire [3:0] l2_cpu3_dsq_rd_buf_id; + wire [15:0] l2_cpu3_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu3_dsq_rd_data_q; + wire l2_cpu3_dsq_rd_en; + wire l2_cpu3_dsq_rd_en_x2; + wire l2_cpu3_dt_pmu_evt_en; + wire l2_cpu3_dvalid_r1; + wire l2_cpu3_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu3_flsh_if_rd_id_l4_dly; + wire l2_cpu3_flsh_if_rd_l4_dly; + wire l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu3_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu3_flsh_ls_rd_id_l4_dly; + wire l2_cpu3_flsh_ls_rd_l2_dly; + wire l2_cpu3_flsh_ls_rd_l4_dly; + wire l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu3_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu3_flsh_ls_wr_id_l4_dly; + wire l2_cpu3_flsh_ls_wr_l2_dly; + wire l2_cpu3_flsh_ls_wr_l4_dly; + wire l2_cpu3_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu3_ibufid_r1; + wire [15:0] l2_cpu3_ic_addr_arb_set; + wire l2_cpu3_ic_arb_fast; + wire l2_cpu3_ic_barrier_stall_q; + wire [43:18] l2_cpu3_ic_base; + wire [31:0] l2_cpu3_ic_data_arb_set; + wire [2:0] l2_cpu3_ic_elem_size_arb_set; + wire l2_cpu3_ic_excl_arb_set; + wire [2:0] l2_cpu3_ic_id_arb_set; + wire l2_cpu3_ic_ns_arb_set; + wire l2_cpu3_ic_vld_skid; + wire l2_cpu3_ic_write_arb_set; + wire [127:0] l2_cpu3_idata_r2; + wire l2_cpu3_idlb_ecc_err_r3; + wire l2_cpu3_idle_block_reqs_q; + wire l2_cpu3_idle_wakeup_q; + wire l2_cpu3_iext_err_r2; + wire l2_cpu3_iext_err_type_r2; + wire l2_cpu3_if_ccb_clken_c3; + wire l2_cpu3_if_ccb_req_c3; + wire l2_cpu3_if_ccb_resp; + wire [4:0] l2_cpu3_if_ccb_resp_id; + wire l2_cpu3_if_sync_done_q; + wire l2_cpu3_if_sync_req; + wire l2_cpu3_ifq_haz_pending; + wire l2_cpu3_isngl_ecc_err_r3; + wire l2_cpu3_ivalid_r1; + wire [1:0] l2_cpu3_l2_cache_size; + wire [5:0] l2_cpu3_lrq_haz_clr_id_dcd_q; + wire l2_cpu3_lrq_haz_pending; + wire l2_cpu3_ls_ccb_clken_c3; + wire l2_cpu3_ls_ccb_data_wr; + wire l2_cpu3_ls_ccb_req_c3; + wire l2_cpu3_ls_ccb_resp; + wire [4:0] l2_cpu3_ls_ccb_resp_id; + wire l2_cpu3_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu3_ls_rd_haz_id_arb_q; + wire l2_cpu3_ls_rd_haz_vld_arb_q; + wire l2_cpu3_ls_sync_req; + wire [4:0] l2_cpu3_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu3_ls_wr_data_w2a; + wire l2_cpu3_ls_wr_dirty_w2a; + wire l2_cpu3_ls_wr_err_w2a; + wire [2:0] l2_cpu3_ls_wr_haz_id_arb_q; + wire l2_cpu3_ls_wr_haz_vld_arb_q; + wire l2_cpu3_ls_wr_last_w2a; + wire l2_cpu3_ls_wr_req_w2a; + wire [2:0] l2_cpu3_ls_wr_type_w2a; + wire [12:0] l2_cpu3_mbist1_addr_b1; + wire l2_cpu3_mbist1_all_b1; + wire [3:0] l2_cpu3_mbist1_array_b1; + wire [7:0] l2_cpu3_mbist1_be_b1; + wire l2_cpu3_mbist1_en_b1; + wire l2_cpu3_mbist1_rd_en_b1; + wire l2_cpu3_mbist1_wr_en_b1; + wire l2_cpu3_no_intctrl; + wire l2_cpu3_pf_rd_vld_skid_popped; + wire l2_cpu3_pf_throttle_q; + wire [33:0] l2_cpu3_pmu_events; + wire [2:0] l2_cpu3_rbufid; + wire l2_cpu3_rd_aarch64_arb_set; + wire [44:0] l2_cpu3_rd_addr_arb_set; + wire l2_cpu3_rd_arb; + wire l2_cpu3_rd_arb_fast; + wire [15:8] l2_cpu3_rd_asid_arb_set; + wire l2_cpu3_rd_bypass_arb_set; + wire [2:0] l2_cpu3_rd_bypass_bufid_e5; + wire [2:0] l2_cpu3_rd_bypass_lrq_id_e5; + wire l2_cpu3_rd_bypass_req_can_e5; + wire l2_cpu3_rd_bypass_way_e5; + wire [2:0] l2_cpu3_rd_cache_attr_arb_set; + wire [2:0] l2_cpu3_rd_elem_size_arb_set; + wire l2_cpu3_rd_excl_arb_set; + wire [4:0] l2_cpu3_rd_id_arb_set; + wire [2:0] l2_cpu3_rd_lrq_id_arb_set; + wire [7:0] l2_cpu3_rd_page_attr_arb_set; + wire l2_cpu3_rd_prfm_arb_set; + wire l2_cpu3_rd_priv_arb_set; + wire l2_cpu3_rd_replayed_arb_set; + wire [1:0] l2_cpu3_rd_shared_arb_set; + wire [6:0] l2_cpu3_rd_type_arb_set; + wire l2_cpu3_rd_va48_arb_set; + wire l2_cpu3_rd_vld_skid; + wire l2_cpu3_rd_way_arb_set; + wire l2_cpu3_rexfail; + wire [1:0] l2_cpu3_rstate; + wire l2_cpu3_rvalid; + wire [2:0] l2_cpu3_spec_bufid; + wire l2_cpu3_spec_valid; + wire [63:0] l2_cpu3_spr_rd_data; + wire l2_cpu3_tbw_dbl_ecc_err; + wire [63:0] l2_cpu3_tbw_desc_data; + wire l2_cpu3_tbw_desc_vld; + wire l2_cpu3_tbw_ext_err; + wire l2_cpu3_tbw_ext_err_type; + wire l2_cpu3_tlb_ccb_clken_c3; + wire l2_cpu3_tlb_ccb_req_c3; + wire l2_cpu3_tlb_sync_complete; + wire l2_cpu3_tlb_sync_done_q; + wire l2_cpu3_tlb_sync_req; + wire l2_cpu3_trq_haz_pending; + wire l2_cpu3_tw_ccb_resp; + wire [4:0] l2_cpu3_tw_ccb_resp_id; + wire l2_cpu3_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu3_wr_addr_arb_set; + wire l2_cpu3_wr_arb; + wire l2_cpu3_wr_arb_fast; + wire [2:0] l2_cpu3_wr_cache_attr_arb_set; + wire [11:0] l2_cpu3_wr_cl_id_arb_set; + wire l2_cpu3_wr_clean_evict_arb_set; + wire [143:0] l2_cpu3_wr_data; + wire l2_cpu3_wr_data_stall; + wire l2_cpu3_wr_data_vld_x1_q; + wire l2_cpu3_wr_dirty_arb_set; + wire [2:0] l2_cpu3_wr_elem_size_arb_set; + wire l2_cpu3_wr_err_arb_set; + wire l2_cpu3_wr_evict_x1_q; + wire l2_cpu3_wr_ex_fail; + wire l2_cpu3_wr_ex_resp; + wire [3:0] l2_cpu3_wr_id_arb_set; + wire l2_cpu3_wr_last_arb_set; + wire [7:0] l2_cpu3_wr_page_attr_arb_set; + wire [3:0] l2_cpu3_wr_partial_dw_arb_set; + wire l2_cpu3_wr_priv_arb_set; + wire [1:0] l2_cpu3_wr_shared_arb_set; + wire [2:0] l2_cpu3_wr_type_arb_set; + wire l2_cpu3_wr_vld_skid; + wire l2_cpu3_wr_way_arb_set; + wire l2_cpu3_wrq_almost_full; + wire [15:0] l2_cpu3_wrq_haz_clr_id_dcd_q; + wire l2_cpu3_wrq_haz_pending; + wire [2:0] l2_tbnk0_cpu0_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu0_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu0_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu0_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu1_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu1_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu1_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu1_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu2_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu2_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu2_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu2_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu3_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu3_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu3_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu3_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu0_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu0_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu0_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu0_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu1_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu1_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu1_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu1_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu2_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu2_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu2_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu2_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu3_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu3_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu3_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu3_wrq_clr_l4_dly2_q; + wire ls_cpu0_clrexmon; + wire ls_cpu0_imp_abort_containable; + wire ls_cpu0_imp_abort_dec; + wire ls_cpu0_imp_abort_ecc; + wire ls_cpu0_imp_abort_slv; + wire ls_cpu0_raw_eae_nonsec; + wire ls_cpu0_raw_eae_secure; + wire ls_cpu1_clrexmon; + wire ls_cpu1_imp_abort_containable; + wire ls_cpu1_imp_abort_dec; + wire ls_cpu1_imp_abort_ecc; + wire ls_cpu1_imp_abort_slv; + wire ls_cpu1_raw_eae_nonsec; + wire ls_cpu1_raw_eae_secure; + wire ls_cpu2_clrexmon; + wire ls_cpu2_imp_abort_containable; + wire ls_cpu2_imp_abort_dec; + wire ls_cpu2_imp_abort_ecc; + wire ls_cpu2_imp_abort_slv; + wire ls_cpu2_raw_eae_nonsec; + wire ls_cpu2_raw_eae_secure; + wire ls_cpu3_clrexmon; + wire ls_cpu3_imp_abort_containable; + wire ls_cpu3_imp_abort_dec; + wire ls_cpu3_imp_abort_ecc; + wire ls_cpu3_imp_abort_slv; + wire ls_cpu3_raw_eae_nonsec; + wire ls_cpu3_raw_eae_secure; + wire ncommirq_cpu0_i; + wire ncommirq_cpu1_i; + wire ncommirq_cpu2_i; + wire ncommirq_cpu3_i; + wire ncorereset_cpu0_o; + wire ncorereset_cpu1_o; + wire ncorereset_cpu2_o; + wire ncorereset_cpu3_o; + wire ncpuporeset_cpu0_o; + wire ncpuporeset_cpu1_o; + wire ncpuporeset_cpu2_o; + wire ncpuporeset_cpu3_o; + wire niden_cpu0_o; + wire niden_cpu1_o; + wire niden_cpu2_o; + wire niden_cpu3_o; + wire nmbistreset_cpu0_o; + wire nmbistreset_cpu1_o; + wire nmbistreset_cpu2_o; + wire nmbistreset_cpu3_o; + wire npmuirq_cpu0_i; + wire npmuirq_cpu1_i; + wire npmuirq_cpu2_i; + wire npmuirq_cpu3_i; + wire pm_export_cpu0_i; + wire pm_export_cpu1_i; + wire pm_export_cpu2_i; + wire pm_export_cpu3_i; + wire [24:0] pmuevent_cpu0_i; + wire [24:0] pmuevent_cpu1_i; + wire [24:0] pmuevent_cpu2_i; + wire [24:0] pmuevent_cpu3_i; + wire [43:2] rvbaraddr_cpu0_o; + wire [43:2] rvbaraddr_cpu1_o; + wire [43:2] rvbaraddr_cpu2_o; + wire [43:2] rvbaraddr_cpu3_o; + wire spiden_cpu0_o; + wire spiden_cpu1_o; + wire spiden_cpu2_o; + wire spiden_cpu3_o; + wire spniden_cpu0_o; + wire spniden_cpu1_o; + wire spniden_cpu2_o; + wire spniden_cpu3_o; + wire syncreqm_cpu0_o; + wire syncreqm_cpu1_o; + wire syncreqm_cpu2_o; + wire syncreqm_cpu3_o; + wire [1:0] tm_cpu0_cnthctl_kernel; + wire [3:0] tm_cpu0_cntkctl_usr; + wire [1:0] tm_cpu1_cnthctl_kernel; + wire [3:0] tm_cpu1_cntkctl_usr; + wire [1:0] tm_cpu2_cnthctl_kernel; + wire [3:0] tm_cpu2_cntkctl_usr; + wire [1:0] tm_cpu3_cnthctl_kernel; + wire [3:0] tm_cpu3_cntkctl_usr; + wire [63:0] tsvalueb_cpu0_o; + wire [63:0] tsvalueb_cpu1_o; + wire [63:0] tsvalueb_cpu2_o; + wire [63:0] tsvalueb_cpu3_o; + wire vinithi_cpu0_o; + wire vinithi_cpu1_o; + wire vinithi_cpu2_o; + wire vinithi_cpu3_o; + + maia_cpu ucpu0( // outputs + .afreadym_cpu (afreadym_cpu0_i), + .atbytesm_cpu (atbytesm_cpu0_i[1:0]), + .atdatam_cpu (atdatam_cpu0_i[31:0]), + .atidm_cpu (atidm_cpu0_i[6:0]), + .atvalidm_cpu (atvalidm_cpu0_i), + .commrx_cpu (commrx_cpu0_i), + .commtx_cpu (commtx_cpu0_i), + .dbgack_cpu (dbgack_cpu0_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu0_i), + .dbgrstreq_cpu (dbgrstreq_cpu0_i), + .ds_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_flush (ds_cpu0_flush), + .ds_flush_type (ds_cpu0_flush_type[5:0]), + .ds_hcr_va (ds_cpu0_hcr_va), + .ds_hcr_vf (ds_cpu0_hcr_vf), + .ds_hcr_vi (ds_cpu0_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu0_reset_req), + .ds_sev_req (ds_cpu0_sev_req), + .ds_sevl_req (ds_cpu0_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_wfe_req (ds_cpu0_wfe_req), + .ds_wfi_req (ds_cpu0_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu0_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu0_clrexmon), + .ls_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu0_i), + .npmuirq_cpu (npmuirq_cpu0_i), + .pm_export_cpu (pm_export_cpu0_i), + .pmuevent_cpu (pmuevent_cpu0_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu0_o), + .afvalidm_cpu (afvalidm_cpu0_o), + .atclken_cpu (atclken_cpu0_o), + .atreadym_cpu (atreadym_cpu0_o), + .cfgend_cpu (cfgend_cpu0_o), + .cfgte_cpu (cfgte_cpu0_o), + .ck_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_event_reg (ck_cpu0_event_reg), + .ck_gclkt (ck_gclkt[0]), + .ck_wfe_ack (ck_cpu0_wfe_ack), + .ck_wfi_ack (ck_cpu0_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu0_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu0_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu0_o), + .cpuid (cpuid_cpu0_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu0_o), + .dbgen_cpu (dbgen_cpu0_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu0_o), + .dbgromaddr_cpu (dbgromaddr_cpu0_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu0_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu0_o), + .dftramhold_cpu (dftramhold_cpu0_o), + .dftrstdisable_cpu (dftrstdisable_cpu0_o), + .dftse_cpu (dftse_cpu0_o), + .dt_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu0_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[0]), + .ic_el_change_complete (ic_el_change_complete[0]), + .ic_hcr_change_complete (ic_hcr_change_complete[0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[0]), + .ic_ich_el2_tc (ic_ich_el2_tc[0]), + .ic_nfiq (ic_nfiq[0]), + .ic_nirq (ic_nirq[0]), + .ic_nsei (ic_nsei[0]), + .ic_nvfiq (ic_nvfiq[0]), + .ic_nvirq (ic_nvirq[0]), + .ic_nvsei (ic_nvsei[0]), + .ic_p_valid (ic_p_valid[0]), + .ic_sample_spr (ic_sample_spr[0]), + .ic_scr_change_complete (ic_scr_change_complete[0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[0]), + .ic_sra_el1s_en (ic_sra_el1s_en[0]), + .ic_sra_el2_en (ic_sra_el2_en[0]), + .ic_sra_el3_en (ic_sra_el3_en[0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[0]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu0_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu0_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu0_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu0_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu0_rexfail), + .l2_cpu_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu0_rvalid), + .l2_cpu_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu0_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu0_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu0_o), + .ncpuporeset_cpu (ncpuporeset_cpu0_o), + .niden_cpu (niden_cpu0_o), + .nmbistreset_cpu (nmbistreset_cpu0_o), + .rvbaraddr_cpu (rvbaraddr_cpu0_o[43:2]), + .spiden_cpu (spiden_cpu0_o), + .spniden_cpu (spniden_cpu0_o), + .syncreqm_cpu (syncreqm_cpu0_o), + .tm_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu0_o[63:0]), + .vinithi_cpu (vinithi_cpu0_o) + ); // ucpu0 + + maia_cpu ucpu1( // outputs + .afreadym_cpu (afreadym_cpu1_i), + .atbytesm_cpu (atbytesm_cpu1_i[1:0]), + .atdatam_cpu (atdatam_cpu1_i[31:0]), + .atidm_cpu (atidm_cpu1_i[6:0]), + .atvalidm_cpu (atvalidm_cpu1_i), + .commrx_cpu (commrx_cpu1_i), + .commtx_cpu (commtx_cpu1_i), + .dbgack_cpu (dbgack_cpu1_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu1_i), + .dbgrstreq_cpu (dbgrstreq_cpu1_i), + .ds_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_flush (ds_cpu1_flush), + .ds_flush_type (ds_cpu1_flush_type[5:0]), + .ds_hcr_va (ds_cpu1_hcr_va), + .ds_hcr_vf (ds_cpu1_hcr_vf), + .ds_hcr_vi (ds_cpu1_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu1_reset_req), + .ds_sev_req (ds_cpu1_sev_req), + .ds_sevl_req (ds_cpu1_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_wfe_req (ds_cpu1_wfe_req), + .ds_wfi_req (ds_cpu1_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu1_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu1_clrexmon), + .ls_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu1_i), + .npmuirq_cpu (npmuirq_cpu1_i), + .pm_export_cpu (pm_export_cpu1_i), + .pmuevent_cpu (pmuevent_cpu1_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu1_o), + .afvalidm_cpu (afvalidm_cpu1_o), + .atclken_cpu (atclken_cpu1_o), + .atreadym_cpu (atreadym_cpu1_o), + .cfgend_cpu (cfgend_cpu1_o), + .cfgte_cpu (cfgte_cpu1_o), + .ck_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_event_reg (ck_cpu1_event_reg), + .ck_gclkt (ck_gclkt[1]), + .ck_wfe_ack (ck_cpu1_wfe_ack), + .ck_wfi_ack (ck_cpu1_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu1_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu1_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu1_o), + .cpuid (cpuid_cpu1_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu1_o), + .dbgen_cpu (dbgen_cpu1_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu1_o), + .dbgromaddr_cpu (dbgromaddr_cpu1_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu1_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu1_o), + .dftramhold_cpu (dftramhold_cpu1_o), + .dftrstdisable_cpu (dftrstdisable_cpu1_o), + .dftse_cpu (dftse_cpu1_o), + .dt_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu1_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[1]), + .ic_el_change_complete (ic_el_change_complete[1]), + .ic_hcr_change_complete (ic_hcr_change_complete[1]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[1]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[1]), + .ic_ich_el2_tc (ic_ich_el2_tc[1]), + .ic_nfiq (ic_nfiq[1]), + .ic_nirq (ic_nirq[1]), + .ic_nsei (ic_nsei[1]), + .ic_nvfiq (ic_nvfiq[1]), + .ic_nvirq (ic_nvirq[1]), + .ic_nvsei (ic_nvsei[1]), + .ic_p_valid (ic_p_valid[1]), + .ic_sample_spr (ic_sample_spr[1]), + .ic_scr_change_complete (ic_scr_change_complete[1]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[1]), + .ic_sra_el1s_en (ic_sra_el1s_en[1]), + .ic_sra_el2_en (ic_sra_el2_en[1]), + .ic_sra_el3_en (ic_sra_el3_en[1]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[1]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[1]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[1]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[1]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu1_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu1_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu1_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu1_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu1_rexfail), + .l2_cpu_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu1_rvalid), + .l2_cpu_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu1_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu1_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu1_o), + .ncpuporeset_cpu (ncpuporeset_cpu1_o), + .niden_cpu (niden_cpu1_o), + .nmbistreset_cpu (nmbistreset_cpu1_o), + .rvbaraddr_cpu (rvbaraddr_cpu1_o[43:2]), + .spiden_cpu (spiden_cpu1_o), + .spniden_cpu (spniden_cpu1_o), + .syncreqm_cpu (syncreqm_cpu1_o), + .tm_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu1_o[63:0]), + .vinithi_cpu (vinithi_cpu1_o) + ); // ucpu1 + + maia_cpu ucpu2( // outputs + .afreadym_cpu (afreadym_cpu2_i), + .atbytesm_cpu (atbytesm_cpu2_i[1:0]), + .atdatam_cpu (atdatam_cpu2_i[31:0]), + .atidm_cpu (atidm_cpu2_i[6:0]), + .atvalidm_cpu (atvalidm_cpu2_i), + .commrx_cpu (commrx_cpu2_i), + .commtx_cpu (commtx_cpu2_i), + .dbgack_cpu (dbgack_cpu2_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu2_i), + .dbgrstreq_cpu (dbgrstreq_cpu2_i), + .ds_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_flush (ds_cpu2_flush), + .ds_flush_type (ds_cpu2_flush_type[5:0]), + .ds_hcr_va (ds_cpu2_hcr_va), + .ds_hcr_vf (ds_cpu2_hcr_vf), + .ds_hcr_vi (ds_cpu2_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu2_reset_req), + .ds_sev_req (ds_cpu2_sev_req), + .ds_sevl_req (ds_cpu2_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_wfe_req (ds_cpu2_wfe_req), + .ds_wfi_req (ds_cpu2_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu2_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu2_clrexmon), + .ls_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu2_i), + .npmuirq_cpu (npmuirq_cpu2_i), + .pm_export_cpu (pm_export_cpu2_i), + .pmuevent_cpu (pmuevent_cpu2_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu2_o), + .afvalidm_cpu (afvalidm_cpu2_o), + .atclken_cpu (atclken_cpu2_o), + .atreadym_cpu (atreadym_cpu2_o), + .cfgend_cpu (cfgend_cpu2_o), + .cfgte_cpu (cfgte_cpu2_o), + .ck_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_event_reg (ck_cpu2_event_reg), + .ck_gclkt (ck_gclkt[2]), + .ck_wfe_ack (ck_cpu2_wfe_ack), + .ck_wfi_ack (ck_cpu2_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu2_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu2_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu2_o), + .cpuid (cpuid_cpu2_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu2_o), + .dbgen_cpu (dbgen_cpu2_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu2_o), + .dbgromaddr_cpu (dbgromaddr_cpu2_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu2_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu2_o), + .dftramhold_cpu (dftramhold_cpu2_o), + .dftrstdisable_cpu (dftrstdisable_cpu2_o), + .dftse_cpu (dftse_cpu2_o), + .dt_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu2_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[2]), + .ic_el_change_complete (ic_el_change_complete[2]), + .ic_hcr_change_complete (ic_hcr_change_complete[2]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[2]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[2]), + .ic_ich_el2_tc (ic_ich_el2_tc[2]), + .ic_nfiq (ic_nfiq[2]), + .ic_nirq (ic_nirq[2]), + .ic_nsei (ic_nsei[2]), + .ic_nvfiq (ic_nvfiq[2]), + .ic_nvirq (ic_nvirq[2]), + .ic_nvsei (ic_nvsei[2]), + .ic_p_valid (ic_p_valid[2]), + .ic_sample_spr (ic_sample_spr[2]), + .ic_scr_change_complete (ic_scr_change_complete[2]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[2]), + .ic_sra_el1s_en (ic_sra_el1s_en[2]), + .ic_sra_el2_en (ic_sra_el2_en[2]), + .ic_sra_el3_en (ic_sra_el3_en[2]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[2]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[2]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[2]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[2]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu2_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu2_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu2_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu2_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu2_rexfail), + .l2_cpu_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu2_rvalid), + .l2_cpu_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu2_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu2_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu2_o), + .ncpuporeset_cpu (ncpuporeset_cpu2_o), + .niden_cpu (niden_cpu2_o), + .nmbistreset_cpu (nmbistreset_cpu2_o), + .rvbaraddr_cpu (rvbaraddr_cpu2_o[43:2]), + .spiden_cpu (spiden_cpu2_o), + .spniden_cpu (spniden_cpu2_o), + .syncreqm_cpu (syncreqm_cpu2_o), + .tm_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu2_o[63:0]), + .vinithi_cpu (vinithi_cpu2_o) + ); // ucpu2 + + maia_cpu ucpu3( // outputs + .afreadym_cpu (afreadym_cpu3_i), + .atbytesm_cpu (atbytesm_cpu3_i[1:0]), + .atdatam_cpu (atdatam_cpu3_i[31:0]), + .atidm_cpu (atidm_cpu3_i[6:0]), + .atvalidm_cpu (atvalidm_cpu3_i), + .commrx_cpu (commrx_cpu3_i), + .commtx_cpu (commtx_cpu3_i), + .dbgack_cpu (dbgack_cpu3_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu (dbgrstreq_cpu3_i), + .ds_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_flush (ds_cpu3_flush), + .ds_flush_type (ds_cpu3_flush_type[5:0]), + .ds_hcr_va (ds_cpu3_hcr_va), + .ds_hcr_vf (ds_cpu3_hcr_vf), + .ds_hcr_vi (ds_cpu3_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_ic_scr_change (ds_cpu3_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu3_reset_req), + .ds_sev_req (ds_cpu3_sev_req), + .ds_sevl_req (ds_cpu3_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_wfe_req (ds_cpu3_wfe_req), + .ds_wfi_req (ds_cpu3_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu3_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu3_clrexmon), + .ls_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu3_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu3_i), + .npmuirq_cpu (npmuirq_cpu3_i), + .pm_export_cpu (pm_export_cpu3_i), + .pmuevent_cpu (pmuevent_cpu3_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu3_o), + .afvalidm_cpu (afvalidm_cpu3_o), + .atclken_cpu (atclken_cpu3_o), + .atreadym_cpu (atreadym_cpu3_o), + .cfgend_cpu (cfgend_cpu3_o), + .cfgte_cpu (cfgte_cpu3_o), + .ck_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_event_reg (ck_cpu3_event_reg), + .ck_gclkt (ck_gclkt[3]), + .ck_wfe_ack (ck_cpu3_wfe_ack), + .ck_wfi_ack (ck_cpu3_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu3_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu3_o), + .cpuid (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu3_o), + .dbgen_cpu (dbgen_cpu3_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu3_o), + .dbgromaddr_cpu (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu3_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu3_o), + .dftramhold_cpu (dftramhold_cpu3_o), + .dftrstdisable_cpu (dftrstdisable_cpu3_o), + .dftse_cpu (dftse_cpu3_o), + .dt_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu3_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[3]), + .ic_el_change_complete (ic_el_change_complete[3]), + .ic_hcr_change_complete (ic_hcr_change_complete[3]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[3]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[3]), + .ic_ich_el2_tc (ic_ich_el2_tc[3]), + .ic_nfiq (ic_nfiq[3]), + .ic_nirq (ic_nirq[3]), + .ic_nsei (ic_nsei[3]), + .ic_nvfiq (ic_nvfiq[3]), + .ic_nvirq (ic_nvirq[3]), + .ic_nvsei (ic_nvsei[3]), + .ic_p_valid (ic_p_valid[3]), + .ic_sample_spr (ic_sample_spr[3]), + .ic_scr_change_complete (ic_scr_change_complete[3]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[3]), + .ic_sra_el1s_en (ic_sra_el1s_en[3]), + .ic_sra_el2_en (ic_sra_el2_en[3]), + .ic_sra_el3_en (ic_sra_el3_en[3]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[3]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[3]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[3]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[3]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu3_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu3_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu3_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu3_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu3_rexfail), + .l2_cpu_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu3_rvalid), + .l2_cpu_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu3_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu3_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu3_o), + .ncpuporeset_cpu (ncpuporeset_cpu3_o), + .niden_cpu (niden_cpu3_o), + .nmbistreset_cpu (nmbistreset_cpu3_o), + .rvbaraddr_cpu (rvbaraddr_cpu3_o[43:2]), + .spiden_cpu (spiden_cpu3_o), + .spniden_cpu (spniden_cpu3_o), + .syncreqm_cpu (syncreqm_cpu3_o), + .tm_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu3_o[63:0]), + .vinithi_cpu (vinithi_cpu3_o) + ); // ucpu3 + + maia_noncpu unoncpu( // outputs + .ACREADYM (ACREADYM), + .AFREADYM0 (AFREADYM0), + .AFREADYM1 (AFREADYM1), + .AFREADYM2 (AFREADYM2), + .AFREADYM3 (AFREADYM3), + .ARADDRM (ARADDRM[43:0]), + .ARBARM (ARBARM[1:0]), + .ARBURSTM (ARBURSTM[1:0]), + .ARCACHEM (ARCACHEM[3:0]), + .ARDOMAINM (ARDOMAINM[1:0]), + .ARIDM (ARIDM[6:0]), + .ARLENM (ARLENM[7:0]), + .ARLOCKM (ARLOCKM), + .ARPROTM (ARPROTM[2:0]), + .ARREADYS (ARREADYS), + .ARSIZEM (ARSIZEM[2:0]), + .ARSNOOPM (ARSNOOPM[3:0]), + .ARVALIDM (ARVALIDM), + .ATBYTESM0 (ATBYTESM0[1:0]), + .ATBYTESM1 (ATBYTESM1[1:0]), + .ATBYTESM2 (ATBYTESM2[1:0]), + .ATBYTESM3 (ATBYTESM3[1:0]), + .ATDATAM0 (ATDATAM0[31:0]), + .ATDATAM1 (ATDATAM1[31:0]), + .ATDATAM2 (ATDATAM2[31:0]), + .ATDATAM3 (ATDATAM3[31:0]), + .ATIDM0 (ATIDM0[6:0]), + .ATIDM1 (ATIDM1[6:0]), + .ATIDM2 (ATIDM2[6:0]), + .ATIDM3 (ATIDM3[6:0]), + .ATVALIDM0 (ATVALIDM0), + .ATVALIDM1 (ATVALIDM1), + .ATVALIDM2 (ATVALIDM2), + .ATVALIDM3 (ATVALIDM3), + .AWADDRM (AWADDRM[43:0]), + .AWBARM (AWBARM[1:0]), + .AWBURSTM (AWBURSTM[1:0]), + .AWCACHEM (AWCACHEM[3:0]), + .AWDOMAINM (AWDOMAINM[1:0]), + .AWIDM (AWIDM[6:0]), + .AWLENM (AWLENM[7:0]), + .AWLOCKM (AWLOCKM), + .AWPROTM (AWPROTM[2:0]), + .AWREADYS (AWREADYS), + .AWSIZEM (AWSIZEM[2:0]), + .AWSNOOPM (AWSNOOPM[2:0]), + .AWUNIQUEM (AWUNIQUEM), + .AWVALIDM (AWVALIDM), + .BIDS (BIDS[4:0]), + .BREADYM (BREADYM), + .BRESPS (BRESPS[1:0]), + .BVALIDS (BVALIDS), + .CDDATAM (CDDATAM[127:0]), + .CDLASTM (CDLASTM), + .CDVALIDM (CDVALIDM), + .CLREXMONACK (CLREXMONACK), + .COMMRX (COMMRX[`MAIA_CN:0]), + .COMMTX (COMMTX[`MAIA_CN:0]), + .CPUQACCEPTn (CPUQACCEPTn[`MAIA_CN:0]), + .CPUQACTIVE (CPUQACTIVE[`MAIA_CN:0]), + .CPUQDENY (CPUQDENY[`MAIA_CN:0]), + .CRRESPM (CRRESPM[4:0]), + .CRVALIDM (CRVALIDM), + .CTICHINACK (CTICHINACK[3:0]), + .CTICHOUT (CTICHOUT[3:0]), + .CTIIRQ (CTIIRQ[`MAIA_CN:0]), + .DBGACK (DBGACK[`MAIA_CN:0]), + .DBGNOPWRDWN (DBGNOPWRDWN[`MAIA_CN:0]), + .DBGPWRUPREQ (DBGPWRUPREQ[`MAIA_CN:0]), + .DBGRSTREQ (DBGRSTREQ[`MAIA_CN:0]), + .EVENTO (EVENTO), + .ICCTDATA (ICCTDATA[15:0]), + .ICCTID (ICCTID[1:0]), + .ICCTLAST (ICCTLAST), + .ICCTVALID (ICCTVALID), + .ICDTREADY (ICDTREADY), + .L2FLUSHDONE (L2FLUSHDONE), + .L2QACCEPTn (L2QACCEPTn), + .L2QACTIVE (L2QACTIVE), + .L2QDENY (L2QDENY), + .PMUEVENT0 (PMUEVENT0[24:0]), + .PMUEVENT1 (PMUEVENT1[24:0]), + .PMUEVENT2 (PMUEVENT2[24:0]), + .PMUEVENT3 (PMUEVENT3[24:0]), + .PMUSNAPSHOTACK (PMUSNAPSHOTACK[`MAIA_CN:0]), + .PRDATADBG (PRDATADBG[31:0]), + .PREADYDBG (PREADYDBG), + .PSLVERRDBG (PSLVERRDBG), + .RACKM (RACKM), + .RDATAS (RDATAS[127:0]), + .RDMEMATTR (RDMEMATTR[7:0]), + .RIDS (RIDS[4:0]), + .RLASTS (RLASTS), + .RREADYM (RREADYM), + .RRESPS (RRESPS[1:0]), + .RVALIDS (RVALIDS), + .SMPEN (SMPEN[`MAIA_CN:0]), + .STANDBYWFE (STANDBYWFE[`MAIA_CN:0]), + .STANDBYWFI (STANDBYWFI[`MAIA_CN:0]), + .STANDBYWFIL2 (STANDBYWFIL2), + .WACKM (WACKM), + .WARMRSTREQ (WARMRSTREQ[`MAIA_CN:0]), + .WDATAM (WDATAM[127:0]), + .WIDM (WIDM[6:0]), + .WLASTM (WLASTM), + .WREADYS (WREADYS), + .WRMEMATTR (WRMEMATTR[7:0]), + .WSTRBM (WSTRBM[15:0]), + .WVALIDM (WVALIDM), + .aa64naa32_cpu0_o (aa64naa32_cpu0_o), + .aa64naa32_cpu1_o (aa64naa32_cpu1_o), + .aa64naa32_cpu2_o (aa64naa32_cpu2_o), + .aa64naa32_cpu3_o (aa64naa32_cpu3_o), + .afvalidm_cpu0_o (afvalidm_cpu0_o), + .afvalidm_cpu1_o (afvalidm_cpu1_o), + .afvalidm_cpu2_o (afvalidm_cpu2_o), + .afvalidm_cpu3_o (afvalidm_cpu3_o), + .atclken_cpu0_o (atclken_cpu0_o), + .atclken_cpu1_o (atclken_cpu1_o), + .atclken_cpu2_o (atclken_cpu2_o), + .atclken_cpu3_o (atclken_cpu3_o), + .atreadym_cpu0_o (atreadym_cpu0_o), + .atreadym_cpu1_o (atreadym_cpu1_o), + .atreadym_cpu2_o (atreadym_cpu2_o), + .atreadym_cpu3_o (atreadym_cpu3_o), + .cfgend_cpu0_o (cfgend_cpu0_o), + .cfgend_cpu1_o (cfgend_cpu1_o), + .cfgend_cpu2_o (cfgend_cpu2_o), + .cfgend_cpu3_o (cfgend_cpu3_o), + .cfgte_cpu0_o (cfgte_cpu0_o), + .cfgte_cpu1_o (cfgte_cpu1_o), + .cfgte_cpu2_o (cfgte_cpu2_o), + .cfgte_cpu3_o (cfgte_cpu3_o), + .ck_cpu0_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_cpu0_event_reg (ck_cpu0_event_reg), + .ck_cpu0_wfe_ack (ck_cpu0_wfe_ack), + .ck_cpu0_wfi_ack (ck_cpu0_wfi_ack), + .ck_cpu1_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_cpu1_event_reg (ck_cpu1_event_reg), + .ck_cpu1_wfe_ack (ck_cpu1_wfe_ack), + .ck_cpu1_wfi_ack (ck_cpu1_wfi_ack), + .ck_cpu2_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_cpu2_event_reg (ck_cpu2_event_reg), + .ck_cpu2_wfe_ack (ck_cpu2_wfe_ack), + .ck_cpu2_wfi_ack (ck_cpu2_wfi_ack), + .ck_cpu3_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_cpu3_event_reg (ck_cpu3_event_reg), + .ck_cpu3_wfe_ack (ck_cpu3_wfe_ack), + .ck_cpu3_wfi_ack (ck_cpu3_wfi_ack), + .ck_gclkt (ck_gclkt[`MAIA_CN:0]), + .clusteridaff1_cpu0_o (clusteridaff1_cpu0_o[7:0]), + .clusteridaff1_cpu1_o (clusteridaff1_cpu1_o[7:0]), + .clusteridaff1_cpu2_o (clusteridaff1_cpu2_o[7:0]), + .clusteridaff1_cpu3_o (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu0_o (clusteridaff2_cpu0_o[7:0]), + .clusteridaff2_cpu1_o (clusteridaff2_cpu1_o[7:0]), + .clusteridaff2_cpu2_o (clusteridaff2_cpu2_o[7:0]), + .clusteridaff2_cpu3_o (clusteridaff2_cpu3_o[7:0]), + .cp15sdisable_cpu0_o (cp15sdisable_cpu0_o), + .cp15sdisable_cpu1_o (cp15sdisable_cpu1_o), + .cp15sdisable_cpu2_o (cp15sdisable_cpu2_o), + .cp15sdisable_cpu3_o (cp15sdisable_cpu3_o), + .cpuid_cpu0_o (cpuid_cpu0_o[1:0]), + .cpuid_cpu1_o (cpuid_cpu1_o[1:0]), + .cpuid_cpu2_o (cpuid_cpu2_o[1:0]), + .cpuid_cpu3_o (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu0_o (cryptodisable_cpu0_o), + .cryptodisable_cpu1_o (cryptodisable_cpu1_o), + .cryptodisable_cpu2_o (cryptodisable_cpu2_o), + .cryptodisable_cpu3_o (cryptodisable_cpu3_o), + .dbgen_cpu0_o (dbgen_cpu0_o), + .dbgen_cpu1_o (dbgen_cpu1_o), + .dbgen_cpu2_o (dbgen_cpu2_o), + .dbgen_cpu3_o (dbgen_cpu3_o), + .dbgl1rstdisable_cpu0_o (dbgl1rstdisable_cpu0_o), + .dbgl1rstdisable_cpu1_o (dbgl1rstdisable_cpu1_o), + .dbgl1rstdisable_cpu2_o (dbgl1rstdisable_cpu2_o), + .dbgl1rstdisable_cpu3_o (dbgl1rstdisable_cpu3_o), + .dbgromaddr_cpu0_o (dbgromaddr_cpu0_o[43:12]), + .dbgromaddr_cpu1_o (dbgromaddr_cpu1_o[43:12]), + .dbgromaddr_cpu2_o (dbgromaddr_cpu2_o[43:12]), + .dbgromaddr_cpu3_o (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu0_o (dbgromaddrv_cpu0_o), + .dbgromaddrv_cpu1_o (dbgromaddrv_cpu1_o), + .dbgromaddrv_cpu2_o (dbgromaddrv_cpu2_o), + .dbgromaddrv_cpu3_o (dbgromaddrv_cpu3_o), + .dftcrclkdisable_cpu0_o (dftcrclkdisable_cpu0_o), + .dftcrclkdisable_cpu1_o (dftcrclkdisable_cpu1_o), + .dftcrclkdisable_cpu2_o (dftcrclkdisable_cpu2_o), + .dftcrclkdisable_cpu3_o (dftcrclkdisable_cpu3_o), + .dftramhold_cpu0_o (dftramhold_cpu0_o), + .dftramhold_cpu1_o (dftramhold_cpu1_o), + .dftramhold_cpu2_o (dftramhold_cpu2_o), + .dftramhold_cpu3_o (dftramhold_cpu3_o), + .dftrstdisable_cpu0_o (dftrstdisable_cpu0_o), + .dftrstdisable_cpu1_o (dftrstdisable_cpu1_o), + .dftrstdisable_cpu2_o (dftrstdisable_cpu2_o), + .dftrstdisable_cpu3_o (dftrstdisable_cpu3_o), + .dftse_cpu0_o (dftse_cpu0_o), + .dftse_cpu1_o (dftse_cpu1_o), + .dftse_cpu2_o (dftse_cpu2_o), + .dftse_cpu3_o (dftse_cpu3_o), + .dt_cpu0_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cpu0_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cpu0_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cpu0_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_cpu0_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_cpu0_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_cpu0_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_cpu0_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_cpu0_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_cpu0_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_cpu0_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_cpu0_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_cpu0_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_cpu0_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_cpu0_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_cpu0_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_cpu0_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cpu1_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cpu1_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cpu1_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_cpu1_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_cpu1_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_cpu1_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_cpu1_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_cpu1_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_cpu1_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_cpu1_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_cpu1_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_cpu1_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_cpu1_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_cpu1_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_cpu1_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_cpu1_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cpu2_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cpu2_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cpu2_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_cpu2_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_cpu2_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_cpu2_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_cpu2_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_cpu2_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_cpu2_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_cpu2_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_cpu2_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_cpu2_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_cpu2_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_cpu2_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_cpu2_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_cpu2_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cpu3_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cpu3_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cpu3_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_cpu3_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_cpu3_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_cpu3_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_cpu3_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_cpu3_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_cpu3_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_cpu3_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_cpu3_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_cpu3_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_cpu3_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_cpu3_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_cpu3_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_cpu3_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .giccdisable_cpu0_o (giccdisable_cpu0_o), + .giccdisable_cpu1_o (giccdisable_cpu1_o), + .giccdisable_cpu2_o (giccdisable_cpu2_o), + .giccdisable_cpu3_o (giccdisable_cpu3_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[`MAIA_CN:0]), + .ic_el_change_complete (ic_el_change_complete[`MAIA_CN:0]), + .ic_hcr_change_complete (ic_hcr_change_complete[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq[`MAIA_CN:0]), + .ic_nirq (ic_nirq[`MAIA_CN:0]), + .ic_nsei (ic_nsei[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei[`MAIA_CN:0]), + .ic_p_valid (ic_p_valid[`MAIA_CN:0]), + .ic_sample_spr (ic_sample_spr[`MAIA_CN:0]), + .ic_scr_change_complete (ic_scr_change_complete[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[`MAIA_CN:0]), + .l2_cpu0_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu0_barrier_done (l2_cpu0_barrier_done), + .l2_cpu0_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu0_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu0_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu0_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu0_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu0_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu0_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu0_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu0_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu0_ddbl_ecc_err_r3 (l2_cpu0_ddlb_ecc_err_r3), + .l2_cpu0_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu0_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu0_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu0_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu0_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu0_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu0_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu0_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu0_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu0_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu0_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu0_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu0_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu0_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu0_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu0_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu0_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu0_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu0_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu0_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu0_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu0_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu0_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu0_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu0_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu0_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu0_idbl_ecc_err_r3 (l2_cpu0_idlb_ecc_err_r3), + .l2_cpu0_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu0_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu0_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu0_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu0_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu0_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu0_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu0_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu0_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu0_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu0_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu0_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu0_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu0_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu0_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu0_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu0_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu0_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu0_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu0_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu0_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu0_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu0_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu0_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu0_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu0_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu0_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu0_rd_arb (l2_cpu0_rd_arb), + .l2_cpu0_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu0_rexfail (l2_cpu0_rexfail), + .l2_cpu0_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu0_rvalid (l2_cpu0_rvalid), + .l2_cpu0_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu0_spec_valid (l2_cpu0_spec_valid), + .l2_cpu0_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu0_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu0_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu0_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu0_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu0_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu0_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu0_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu0_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu0_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu0_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu0_wr_arb (l2_cpu0_wr_arb), + .l2_cpu0_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu0_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu0_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu0_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu0_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_cpu1_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu1_barrier_done (l2_cpu1_barrier_done), + .l2_cpu1_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu1_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu1_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu1_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu1_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu1_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu1_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu1_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu1_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu1_ddbl_ecc_err_r3 (l2_cpu1_ddlb_ecc_err_r3), + .l2_cpu1_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu1_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu1_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu1_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu1_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu1_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu1_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu1_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu1_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu1_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu1_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu1_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu1_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu1_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu1_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu1_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu1_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu1_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu1_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu1_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu1_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu1_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu1_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu1_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu1_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu1_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu1_idbl_ecc_err_r3 (l2_cpu1_idlb_ecc_err_r3), + .l2_cpu1_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu1_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu1_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu1_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu1_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu1_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu1_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu1_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu1_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu1_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu1_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu1_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu1_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu1_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu1_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu1_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu1_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu1_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu1_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu1_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu1_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu1_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu1_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu1_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu1_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu1_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu1_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu1_rd_arb (l2_cpu1_rd_arb), + .l2_cpu1_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu1_rexfail (l2_cpu1_rexfail), + .l2_cpu1_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu1_rvalid (l2_cpu1_rvalid), + .l2_cpu1_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu1_spec_valid (l2_cpu1_spec_valid), + .l2_cpu1_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu1_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu1_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu1_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu1_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu1_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu1_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu1_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu1_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu1_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu1_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu1_wr_arb (l2_cpu1_wr_arb), + .l2_cpu1_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu1_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu1_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu1_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu1_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_cpu2_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu2_barrier_done (l2_cpu2_barrier_done), + .l2_cpu2_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu2_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu2_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu2_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu2_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu2_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu2_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu2_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu2_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu2_ddbl_ecc_err_r3 (l2_cpu2_ddlb_ecc_err_r3), + .l2_cpu2_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu2_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu2_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu2_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu2_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu2_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu2_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu2_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu2_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu2_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu2_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu2_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu2_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu2_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu2_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu2_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu2_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu2_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu2_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu2_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu2_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu2_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu2_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu2_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu2_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu2_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu2_idbl_ecc_err_r3 (l2_cpu2_idlb_ecc_err_r3), + .l2_cpu2_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu2_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu2_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu2_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu2_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu2_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu2_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu2_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu2_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu2_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu2_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu2_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu2_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu2_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu2_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu2_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu2_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu2_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu2_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu2_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu2_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu2_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu2_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu2_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu2_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu2_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu2_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu2_rd_arb (l2_cpu2_rd_arb), + .l2_cpu2_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu2_rexfail (l2_cpu2_rexfail), + .l2_cpu2_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu2_rvalid (l2_cpu2_rvalid), + .l2_cpu2_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu2_spec_valid (l2_cpu2_spec_valid), + .l2_cpu2_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu2_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu2_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu2_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu2_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu2_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu2_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu2_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu2_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu2_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu2_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu2_wr_arb (l2_cpu2_wr_arb), + .l2_cpu2_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu2_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu2_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu2_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu2_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_cpu3_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu3_barrier_done (l2_cpu3_barrier_done), + .l2_cpu3_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu3_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu3_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu3_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu3_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu3_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu3_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu3_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu3_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu3_ddbl_ecc_err_r3 (l2_cpu3_ddlb_ecc_err_r3), + .l2_cpu3_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu3_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu3_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu3_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu3_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu3_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu3_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu3_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu3_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu3_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu3_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu3_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu3_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu3_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu3_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu3_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu3_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu3_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu3_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu3_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu3_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu3_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu3_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu3_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu3_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu3_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu3_idbl_ecc_err_r3 (l2_cpu3_idlb_ecc_err_r3), + .l2_cpu3_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu3_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu3_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu3_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu3_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu3_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu3_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu3_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu3_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu3_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu3_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu3_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu3_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu3_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu3_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu3_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu3_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu3_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu3_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu3_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu3_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu3_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu3_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu3_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu3_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu3_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu3_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu3_rd_arb (l2_cpu3_rd_arb), + .l2_cpu3_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu3_rexfail (l2_cpu3_rexfail), + .l2_cpu3_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu3_rvalid (l2_cpu3_rvalid), + .l2_cpu3_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu3_spec_valid (l2_cpu3_spec_valid), + .l2_cpu3_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu3_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu3_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu3_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu3_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu3_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu3_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu3_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu3_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu3_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu3_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu3_wr_arb (l2_cpu3_wr_arb), + .l2_cpu3_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu3_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu3_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu3_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu3_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_tbnk0_cpu0_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu0_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu0_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu0_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu1_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu1_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu1_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu1_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu2_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu2_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu2_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu2_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu3_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu3_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu3_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu3_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu0_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu0_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu0_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu0_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu1_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu1_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu1_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu1_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu2_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu2_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu2_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu2_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu3_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu3_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu3_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu3_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .nCNTHPIRQ (nCNTHPIRQ[`MAIA_CN:0]), + .nCNTPNSIRQ (nCNTPNSIRQ[`MAIA_CN:0]), + .nCNTPSIRQ (nCNTPSIRQ[`MAIA_CN:0]), + .nCNTVIRQ (nCNTVIRQ[`MAIA_CN:0]), + .nCOMMIRQ (nCOMMIRQ[`MAIA_CN:0]), + .nEXTERRIRQ (nEXTERRIRQ), + .nINTERRIRQ (nINTERRIRQ), + .nPMUIRQ (nPMUIRQ[`MAIA_CN:0]), + .nVCPUMNTIRQ (nVCPUMNTIRQ[`MAIA_CN:0]), + .ncorereset_cpu0_o (ncorereset_cpu0_o), + .ncorereset_cpu1_o (ncorereset_cpu1_o), + .ncorereset_cpu2_o (ncorereset_cpu2_o), + .ncorereset_cpu3_o (ncorereset_cpu3_o), + .ncpuporeset_cpu0_o (ncpuporeset_cpu0_o), + .ncpuporeset_cpu1_o (ncpuporeset_cpu1_o), + .ncpuporeset_cpu2_o (ncpuporeset_cpu2_o), + .ncpuporeset_cpu3_o (ncpuporeset_cpu3_o), + .niden_cpu0_o (niden_cpu0_o), + .niden_cpu1_o (niden_cpu1_o), + .niden_cpu2_o (niden_cpu2_o), + .niden_cpu3_o (niden_cpu3_o), + .nmbistreset_cpu0_o (nmbistreset_cpu0_o), + .nmbistreset_cpu1_o (nmbistreset_cpu1_o), + .nmbistreset_cpu2_o (nmbistreset_cpu2_o), + .nmbistreset_cpu3_o (nmbistreset_cpu3_o), + .rvbaraddr_cpu0_o (rvbaraddr_cpu0_o[43:2]), + .rvbaraddr_cpu1_o (rvbaraddr_cpu1_o[43:2]), + .rvbaraddr_cpu2_o (rvbaraddr_cpu2_o[43:2]), + .rvbaraddr_cpu3_o (rvbaraddr_cpu3_o[43:2]), + .spiden_cpu0_o (spiden_cpu0_o), + .spiden_cpu1_o (spiden_cpu1_o), + .spiden_cpu2_o (spiden_cpu2_o), + .spiden_cpu3_o (spiden_cpu3_o), + .spniden_cpu0_o (spniden_cpu0_o), + .spniden_cpu1_o (spniden_cpu1_o), + .spniden_cpu2_o (spniden_cpu2_o), + .spniden_cpu3_o (spniden_cpu3_o), + .syncreqm_cpu0_o (syncreqm_cpu0_o), + .syncreqm_cpu1_o (syncreqm_cpu1_o), + .syncreqm_cpu2_o (syncreqm_cpu2_o), + .syncreqm_cpu3_o (syncreqm_cpu3_o), + .tm_cpu0_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cpu0_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tm_cpu1_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cpu1_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tm_cpu2_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cpu2_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tm_cpu3_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cpu3_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tsvalueb_cpu0_o (tsvalueb_cpu0_o[63:0]), + .tsvalueb_cpu1_o (tsvalueb_cpu1_o[63:0]), + .tsvalueb_cpu2_o (tsvalueb_cpu2_o[63:0]), + .tsvalueb_cpu3_o (tsvalueb_cpu3_o[63:0]), + .vinithi_cpu0_o (vinithi_cpu0_o), + .vinithi_cpu1_o (vinithi_cpu1_o), + .vinithi_cpu2_o (vinithi_cpu2_o), + .vinithi_cpu3_o (vinithi_cpu3_o), + + // inputs + .AA64nAA32 (AA64nAA32[`MAIA_CN:0]), + .ACADDRM (ACADDRM[43:0]), + .ACINACTM (ACINACTM), + .ACLKENM (ACLKENM), + .ACLKENS (ACLKENS), + .ACPROTM (ACPROTM[2:0]), + .ACSNOOPM (ACSNOOPM[3:0]), + .ACVALIDM (ACVALIDM), + .AFVALIDM0 (AFVALIDM0), + .AFVALIDM1 (AFVALIDM1), + .AFVALIDM2 (AFVALIDM2), + .AFVALIDM3 (AFVALIDM3), + .AINACTS (AINACTS), + .ARADDRS (ARADDRS[43:0]), + .ARCACHES (ARCACHES[3:0]), + .ARIDS (ARIDS[4:0]), + .ARLENS (ARLENS[7:0]), + .ARPROTS (ARPROTS[2:0]), + .ARREADYM (ARREADYM), + .ARUSERS (ARUSERS[1:0]), + .ARVALIDS (ARVALIDS), + .ATCLKEN (ATCLKEN), + .ATREADYM0 (ATREADYM0), + .ATREADYM1 (ATREADYM1), + .ATREADYM2 (ATREADYM2), + .ATREADYM3 (ATREADYM3), + .AWADDRS (AWADDRS[43:0]), + .AWCACHES (AWCACHES[3:0]), + .AWIDS (AWIDS[4:0]), + .AWLENS (AWLENS[7:0]), + .AWPROTS (AWPROTS[2:0]), + .AWREADYM (AWREADYM), + .AWUSERS (AWUSERS[1:0]), + .AWVALIDS (AWVALIDS), + .BIDM (BIDM[6:0]), + .BREADYS (BREADYS), + .BRESPM (BRESPM[1:0]), + .BROADCASTCACHEMAINT (BROADCASTCACHEMAINT), + .BROADCASTINNER (BROADCASTINNER), + .BROADCASTOUTER (BROADCASTOUTER), + .BVALIDM (BVALIDM), + .CDREADYM (CDREADYM), + .CFGEND (CFGEND[`MAIA_CN:0]), + .CFGTE (CFGTE[`MAIA_CN:0]), + .CIHSBYPASS (CIHSBYPASS[3:0]), + .CISBYPASS (CISBYPASS), + .CLK (CLK), + .CLKEN (CLKEN), + .CLREXMONREQ (CLREXMONREQ), + .CLUSTERIDAFF1 (CLUSTERIDAFF1[7:0]), + .CLUSTERIDAFF2 (CLUSTERIDAFF2[7:0]), + .CNTCLKEN (CNTCLKEN), + .CNTVALUEB (CNTVALUEB[63:0]), + .CP15SDISABLE (CP15SDISABLE[`MAIA_CN:0]), + .CPUQREQn (CPUQREQn[`MAIA_CN:0]), + .CRREADYM (CRREADYM), + .CRYPTODISABLE (CRYPTODISABLE[`MAIA_CN:0]), + .CTICHIN (CTICHIN[3:0]), + .CTICHOUTACK (CTICHOUTACK[3:0]), + .CTIIRQACK (CTIIRQACK[`MAIA_CN:0]), + .DBGEN (DBGEN[`MAIA_CN:0]), + .DBGL1RSTDISABLE (DBGL1RSTDISABLE), + .DBGPWRDUP (DBGPWRDUP[`MAIA_CN:0]), + .DBGROMADDR (DBGROMADDR[43:12]), + .DBGROMADDRV (DBGROMADDRV), + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTCRCLKDISABLE (DFTCRCLKDISABLE[`MAIA_CN:0]), + .DFTL2CLKDISABLE (DFTL2CLKDISABLE), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .EDBGRQ (EDBGRQ[`MAIA_CN:0]), + .EVENTI (EVENTI), + .GICCDISABLE (GICCDISABLE), + .ICCTREADY (ICCTREADY), + .ICDTDATA (ICDTDATA[15:0]), + .ICDTDEST (ICDTDEST[1:0]), + .ICDTLAST (ICDTLAST), + .ICDTVALID (ICDTVALID), + .L2FLUSHREQ (L2FLUSHREQ), + .L2QREQn (L2QREQn), + .L2RSTDISABLE (L2RSTDISABLE), + .MBISTREQ (MBISTREQ), + .NIDEN (NIDEN[`MAIA_CN:0]), + .PADDRDBG (PADDRDBG[21:2]), + .PADDRDBG31 (PADDRDBG31), + .PCLKDBG (PCLKDBG), + .PCLKENDBG (PCLKENDBG), + .PENABLEDBG (PENABLEDBG), + .PERIPHBASE (PERIPHBASE[43:18]), + .PMUSNAPSHOTREQ (PMUSNAPSHOTREQ[`MAIA_CN:0]), + .PSELDBG (PSELDBG), + .PWDATADBG (PWDATADBG[31:0]), + .PWRITEDBG (PWRITEDBG), + .RDATAM (RDATAM[127:0]), + .RIDM (RIDM[6:0]), + .RLASTM (RLASTM), + .RREADYS (RREADYS), + .RRESPM (RRESPM[3:0]), + .RVALIDM (RVALIDM), + .RVBARADDR0 (RVBARADDR0[43:2]), + .RVBARADDR1 (RVBARADDR1[43:2]), + .RVBARADDR2 (RVBARADDR2[43:2]), + .RVBARADDR3 (RVBARADDR3[43:2]), + .SPIDEN (SPIDEN[`MAIA_CN:0]), + .SPNIDEN (SPNIDEN[`MAIA_CN:0]), + .SYNCREQM0 (SYNCREQM0), + .SYNCREQM1 (SYNCREQM1), + .SYNCREQM2 (SYNCREQM2), + .SYNCREQM3 (SYNCREQM3), + .SYSBARDISABLE (SYSBARDISABLE), + .TSVALUEB (TSVALUEB[63:0]), + .VINITHI (VINITHI[`MAIA_CN:0]), + .WDATAS (WDATAS[127:0]), + .WLASTS (WLASTS), + .WREADYM (WREADYM), + .WSTRBS (WSTRBS[15:0]), + .WVALIDS (WVALIDS), + .afreadym_cpu0_i (afreadym_cpu0_i), + .afreadym_cpu1_i (afreadym_cpu1_i), + .afreadym_cpu2_i (afreadym_cpu2_i), + .afreadym_cpu3_i (afreadym_cpu3_i), + .atbytesm_cpu0_i (atbytesm_cpu0_i[1:0]), + .atbytesm_cpu1_i (atbytesm_cpu1_i[1:0]), + .atbytesm_cpu2_i (atbytesm_cpu2_i[1:0]), + .atbytesm_cpu3_i (atbytesm_cpu3_i[1:0]), + .atdatam_cpu0_i (atdatam_cpu0_i[31:0]), + .atdatam_cpu1_i (atdatam_cpu1_i[31:0]), + .atdatam_cpu2_i (atdatam_cpu2_i[31:0]), + .atdatam_cpu3_i (atdatam_cpu3_i[31:0]), + .atidm_cpu0_i (atidm_cpu0_i[6:0]), + .atidm_cpu1_i (atidm_cpu1_i[6:0]), + .atidm_cpu2_i (atidm_cpu2_i[6:0]), + .atidm_cpu3_i (atidm_cpu3_i[6:0]), + .atvalidm_cpu0_i (atvalidm_cpu0_i), + .atvalidm_cpu1_i (atvalidm_cpu1_i), + .atvalidm_cpu2_i (atvalidm_cpu2_i), + .atvalidm_cpu3_i (atvalidm_cpu3_i), + .commrx_cpu0_i (commrx_cpu0_i), + .commrx_cpu1_i (commrx_cpu1_i), + .commrx_cpu2_i (commrx_cpu2_i), + .commrx_cpu3_i (commrx_cpu3_i), + .commtx_cpu0_i (commtx_cpu0_i), + .commtx_cpu1_i (commtx_cpu1_i), + .commtx_cpu2_i (commtx_cpu2_i), + .commtx_cpu3_i (commtx_cpu3_i), + .dbgack_cpu0_i (dbgack_cpu0_i), + .dbgack_cpu1_i (dbgack_cpu1_i), + .dbgack_cpu2_i (dbgack_cpu2_i), + .dbgack_cpu3_i (dbgack_cpu3_i), + .dbgnopwrdwn_cpu0_i (dbgnopwrdwn_cpu0_i), + .dbgnopwrdwn_cpu1_i (dbgnopwrdwn_cpu1_i), + .dbgnopwrdwn_cpu2_i (dbgnopwrdwn_cpu2_i), + .dbgnopwrdwn_cpu3_i (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu0_i (dbgrstreq_cpu0_i), + .dbgrstreq_cpu1_i (dbgrstreq_cpu1_i), + .dbgrstreq_cpu2_i (dbgrstreq_cpu2_i), + .dbgrstreq_cpu3_i (dbgrstreq_cpu3_i), + .ds_cpu0_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpu0_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_cpu0_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_cpu0_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_cpu0_flush (ds_cpu0_flush), + .ds_cpu0_flush_type (ds_cpu0_flush_type[5:0]), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_hcr_vf (ds_cpu0_hcr_vf), + .ds_cpu0_hcr_vi (ds_cpu0_hcr_vi), + .ds_cpu0_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_cpu0_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_cpu0_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_cpu0_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_cpu0_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_cpu0_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_cpu0_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_cpu0_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_cpu0_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu0_reset_req (ds_cpu0_reset_req), + .ds_cpu0_sev_req (ds_cpu0_sev_req), + .ds_cpu0_sevl_req (ds_cpu0_sevl_req), + .ds_cpu0_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_cpu0_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_cpu0_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_cpu0_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_cpu0_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_cpu0_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_cpu0_wfe_req (ds_cpu0_wfe_req), + .ds_cpu0_wfi_req (ds_cpu0_wfi_req), + .ds_cpu1_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpu1_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_cpu1_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_cpu1_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_cpu1_flush (ds_cpu1_flush), + .ds_cpu1_flush_type (ds_cpu1_flush_type[5:0]), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_hcr_vf (ds_cpu1_hcr_vf), + .ds_cpu1_hcr_vi (ds_cpu1_hcr_vi), + .ds_cpu1_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_cpu1_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_cpu1_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_cpu1_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_cpu1_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_cpu1_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_cpu1_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_cpu1_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_cpu1_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu1_reset_req (ds_cpu1_reset_req), + .ds_cpu1_sev_req (ds_cpu1_sev_req), + .ds_cpu1_sevl_req (ds_cpu1_sevl_req), + .ds_cpu1_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_cpu1_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_cpu1_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_cpu1_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_cpu1_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_cpu1_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_cpu1_wfe_req (ds_cpu1_wfe_req), + .ds_cpu1_wfi_req (ds_cpu1_wfi_req), + .ds_cpu2_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpu2_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_cpu2_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_cpu2_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_cpu2_flush (ds_cpu2_flush), + .ds_cpu2_flush_type (ds_cpu2_flush_type[5:0]), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_hcr_vf (ds_cpu2_hcr_vf), + .ds_cpu2_hcr_vi (ds_cpu2_hcr_vi), + .ds_cpu2_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_cpu2_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_cpu2_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_cpu2_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_cpu2_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_cpu2_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_cpu2_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_cpu2_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_cpu2_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu2_reset_req (ds_cpu2_reset_req), + .ds_cpu2_sev_req (ds_cpu2_sev_req), + .ds_cpu2_sevl_req (ds_cpu2_sevl_req), + .ds_cpu2_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_cpu2_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_cpu2_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_cpu2_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_cpu2_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_cpu2_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_cpu2_wfe_req (ds_cpu2_wfe_req), + .ds_cpu2_wfi_req (ds_cpu2_wfi_req), + .ds_cpu3_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpu3_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_cpu3_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_cpu3_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_cpu3_flush (ds_cpu3_flush), + .ds_cpu3_flush_type (ds_cpu3_flush_type[5:0]), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_hcr_vf (ds_cpu3_hcr_vf), + .ds_cpu3_hcr_vi (ds_cpu3_hcr_vi), + .ds_cpu3_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_cpu3_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_cpu3_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_cpu3_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_cpu3_ic_scr_change (ds_cpu3_ic_scr_change), + .ds_cpu3_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_cpu3_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_cpu3_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_cpu3_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_cpu3_reset_req (ds_cpu3_reset_req), + .ds_cpu3_sev_req (ds_cpu3_sev_req), + .ds_cpu3_sevl_req (ds_cpu3_sevl_req), + .ds_cpu3_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_cpu3_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_cpu3_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_cpu3_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_cpu3_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_cpu3_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_cpu3_wfe_req (ds_cpu3_wfe_req), + .ds_cpu3_wfi_req (ds_cpu3_wfi_req), + .dt_cpu0_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cpu0_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cpu0_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_cpu0_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_cpu0_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_cpu0_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_cpu0_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_cpu0_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_cpu0_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_cpu0_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_cpu0_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_cpu0_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .dt_cpu1_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cpu1_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cpu1_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_cpu1_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_cpu1_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_cpu1_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_cpu1_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_cpu1_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_cpu1_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_cpu1_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_cpu1_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_cpu1_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .dt_cpu2_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cpu2_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cpu2_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_cpu2_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_cpu2_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_cpu2_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_cpu2_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_cpu2_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_cpu2_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_cpu2_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_cpu2_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_cpu2_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .dt_cpu3_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cpu3_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cpu3_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_cpu3_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_cpu3_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_cpu3_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_cpu3_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_cpu3_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .dt_cpu3_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_cpu3_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_cpu3_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_cpu3_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .etclken_cpu0_i (etclken_cpu0_i), + .etclken_cpu1_i (etclken_cpu1_i), + .etclken_cpu2_i (etclken_cpu2_i), + .etclken_cpu3_i (etclken_cpu3_i), + .l2_cpu0_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu0_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu0_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu0_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu0_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu0_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu0_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu0_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu0_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu0_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu0_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu0_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu0_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu0_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu0_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu0_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu0_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu0_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu0_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu0_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu0_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu0_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu0_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu0_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu0_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu0_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu0_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu0_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu0_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu0_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu0_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu0_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu0_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu0_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu0_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu0_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu0_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu0_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu0_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu0_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu0_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu0_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu0_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu0_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu0_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu0_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu0_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu0_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu0_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu0_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu0_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu0_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu0_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu0_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu0_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu0_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu0_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu0_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu0_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu0_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu0_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu0_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu0_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu0_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu0_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu0_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu0_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu0_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu0_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu0_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu0_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu0_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu0_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu0_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu0_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu0_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu0_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu0_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu1_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu1_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu1_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu1_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu1_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu1_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu1_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu1_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu1_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu1_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu1_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu1_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu1_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu1_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu1_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu1_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu1_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu1_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu1_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu1_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu1_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu1_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu1_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu1_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu1_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu1_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu1_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu1_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu1_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu1_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu1_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu1_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu1_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu1_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu1_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu1_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu1_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu1_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu1_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu1_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu1_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu1_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu1_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu1_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu1_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu1_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu1_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu1_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu1_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu1_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu1_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu1_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu1_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu1_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu1_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu1_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu1_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu1_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu1_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu1_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu1_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu1_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu1_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu1_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu1_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu1_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu1_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu1_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu1_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu1_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu1_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu1_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu1_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu1_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu1_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu1_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu1_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu1_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu2_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu2_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu2_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu2_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu2_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu2_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu2_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu2_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu2_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu2_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu2_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu2_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu2_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu2_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu2_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu2_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu2_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu2_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu2_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu2_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu2_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu2_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu2_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu2_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu2_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu2_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu2_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu2_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu2_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu2_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu2_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu2_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu2_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu2_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu2_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu2_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu2_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu2_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu2_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu2_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu2_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu2_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu2_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu2_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu2_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu2_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu2_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu2_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu2_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu2_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu2_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu2_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu2_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu2_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu2_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu2_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu2_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu2_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu2_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu2_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu2_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu2_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu2_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu2_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu2_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu2_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu2_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu2_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu2_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu2_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu2_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu2_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu2_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu2_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu2_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu2_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu2_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu2_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu3_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu3_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu3_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu3_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu3_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu3_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu3_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu3_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu3_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu3_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu3_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu3_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu3_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu3_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu3_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu3_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu3_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu3_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu3_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu3_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu3_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu3_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu3_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu3_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu3_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu3_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu3_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu3_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu3_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu3_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu3_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu3_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu3_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu3_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu3_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu3_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu3_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu3_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu3_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu3_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu3_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu3_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu3_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu3_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu3_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu3_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu3_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu3_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu3_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu3_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu3_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu3_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu3_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu3_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu3_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu3_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu3_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu3_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu3_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu3_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu3_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu3_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu3_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu3_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu3_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu3_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu3_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu3_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu3_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu3_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu3_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu3_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu3_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu3_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu3_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu3_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu3_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu3_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .ls_cpu0_clrexmon (ls_cpu0_clrexmon), + .ls_cpu0_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_cpu0_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_cpu0_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_cpu0_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_cpu0_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_cpu0_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ls_cpu1_clrexmon (ls_cpu1_clrexmon), + .ls_cpu1_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_cpu1_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_cpu1_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_cpu1_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_cpu1_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_cpu1_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ls_cpu2_clrexmon (ls_cpu2_clrexmon), + .ls_cpu2_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_cpu2_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_cpu2_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_cpu2_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_cpu2_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_cpu2_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ls_cpu3_clrexmon (ls_cpu3_clrexmon), + .ls_cpu3_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_cpu3_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_cpu3_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_cpu3_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_cpu3_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_cpu3_raw_eae_secure (ls_cpu3_raw_eae_secure), + .nCORERESET (nCORERESET[`MAIA_CN:0]), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nFIQ (nFIQ[`MAIA_CN:0]), + .nIRQ (nIRQ[`MAIA_CN:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .nPRESETDBG (nPRESETDBG), + .nREI (nREI[`MAIA_CN:0]), + .nSEI (nSEI[`MAIA_CN:0]), + .nVFIQ (nVFIQ[`MAIA_CN:0]), + .nVIRQ (nVIRQ[`MAIA_CN:0]), + .nVSEI (nVSEI[`MAIA_CN:0]), + .ncommirq_cpu0_i (ncommirq_cpu0_i), + .ncommirq_cpu1_i (ncommirq_cpu1_i), + .ncommirq_cpu2_i (ncommirq_cpu2_i), + .ncommirq_cpu3_i (ncommirq_cpu3_i), + .npmuirq_cpu0_i (npmuirq_cpu0_i), + .npmuirq_cpu1_i (npmuirq_cpu1_i), + .npmuirq_cpu2_i (npmuirq_cpu2_i), + .npmuirq_cpu3_i (npmuirq_cpu3_i), + .pm_export_cpu0_i (pm_export_cpu0_i), + .pm_export_cpu1_i (pm_export_cpu1_i), + .pm_export_cpu2_i (pm_export_cpu2_i), + .pm_export_cpu3_i (pm_export_cpu3_i), + .pmuevent_cpu0_i (pmuevent_cpu0_i[24:0]), + .pmuevent_cpu1_i (pmuevent_cpu1_i[24:0]), + .pmuevent_cpu2_i (pmuevent_cpu2_i[24:0]), + .pmuevent_cpu3_i (pmuevent_cpu3_i[24:0]) + ); // unoncpu +endmodule // MAIA + + +//ARMAUTO UNDEF START +`define MAIA_UNDEFINE +`include "maia_header.v" +`undef MAIA_UNDEFINE +//ARMAUTO UNDEF END diff --git a/Security Algo Accelerator/logical/maia/verilog/MAIA_feq20.v b/Security Algo Accelerator/logical/maia/verilog/MAIA_feq20.v new file mode 100644 index 0000000000..e5bfc42be7 --- /dev/null +++ b/Security Algo Accelerator/logical/maia/verilog/MAIA_feq20.v @@ -0,0 +1,4801 @@ +//----------------------------------------------------------------------------- +// The confidential and proprietary information contained in this file may +// only be used by a person authorised under and to the extent permitted +// by a subsisting licensing agreement from ARM Limited. +// +// (C) COPYRIGHT 2013-2014 ARM Limited. +// ALL RIGHTS RESERVED +// +// This entire notice must be reproduced on all copies of this file +// and copies of this file may only be made by a person if such person is +// permitted to do so under the terms of a subsisting license agreement +// from ARM Limited. +// +// Filename : $RCSfile: MAIA_feq20.v $ +// Checked In : $Date: 2014-10-14 15:20:06 -0500 (Tue, 14 Oct 2014) $ +// Revision : $Revision: 71806 $ +// Release Information : Cortex-A72-r1p0-00rel0 +// +//----------------------------------------------------------------------------- +// Verilog-2001 (IEEE Std 1364-2001) +//----------------------------------------------------------------------------- + +//# +//# Overview +//# ======== +//# + +// +// This is top-level interconnect layer for the MAIA_feq20 top-level. +// + +//# +//# Module Declaration +//# ================== +//# + +`include "maia_header.v" + +`define MAIA_CN 3 + +module MAIA_feq20 ( + CLK, + CLKEN, + nCPUPORESET, + nCORERESET, + nL2RESET, + L2RSTDISABLE, + WARMRSTREQ, + CFGEND, + VINITHI, + CFGTE, + CP15SDISABLE, + CLUSTERIDAFF1, + CLUSTERIDAFF2, + AA64nAA32, + RVBARADDR0, +// BEGIN INCLUDE FOR CPU1 + RVBARADDR1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + RVBARADDR2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + RVBARADDR3, +// END INCLUDE FOR CPU3 + CRYPTODISABLE, + nFIQ, + nIRQ, + nSEI, + nREI, + nVFIQ, + nVIRQ, + nVSEI, +// BEGIN NO-GIC pins + nVCPUMNTIRQ, +// END NO-GIC pins + PERIPHBASE, +// BEGIN NO-GIC pins + GICCDISABLE, + ICDTVALID, + ICDTREADY, + ICDTDATA, + ICDTLAST, + ICDTDEST, + ICCTVALID, + ICCTREADY, + ICCTDATA, + ICCTLAST, + ICCTID, +// END NO-GIC pins + CNTVALUEB, + CNTCLKEN, + nCNTPNSIRQ, + nCNTPSIRQ, + nCNTVIRQ, + nCNTHPIRQ, + CLREXMONREQ, + CLREXMONACK, + EVENTI, + EVENTO, + STANDBYWFI, + STANDBYWFE, + STANDBYWFIL2, + SMPEN, + CPUQACTIVE, + CPUQREQn, + CPUQACCEPTn, + CPUQDENY, + L2QACTIVE, + L2QREQn, + L2QACCEPTn, + L2QDENY, + L2FLUSHREQ, + L2FLUSHDONE, + nINTERRIRQ, + nEXTERRIRQ, + SYSBARDISABLE, + BROADCASTINNER, + BROADCASTOUTER, + BROADCASTCACHEMAINT, + ACLKENM, + ACINACTM, + AWREADYM, + AWVALIDM, + AWIDM, + AWADDRM, + AWLENM, + AWSIZEM, + AWBURSTM, + AWBARM, + AWDOMAINM, + AWLOCKM, + AWCACHEM, + AWPROTM, + AWSNOOPM, + AWUNIQUEM, + WRMEMATTR, + WREADYM, + WVALIDM, + WDATAM, + WSTRBM, + WIDM, + WLASTM, + BREADYM, + BVALIDM, + BIDM, + BRESPM, + ARREADYM, + ARVALIDM, + ARIDM, + ARADDRM, + ARLENM, + ARSIZEM, + ARBURSTM, + ARBARM, + ARDOMAINM, + ARLOCKM, + ARCACHEM, + ARPROTM, + ARSNOOPM, + RDMEMATTR, + RREADYM, + RVALIDM, + RIDM, + RDATAM, + RRESPM, + RLASTM, + ACREADYM, + ACVALIDM, + ACADDRM, + ACPROTM, + ACSNOOPM, + CRREADYM, + CRVALIDM, + CRRESPM, + CDREADYM, + CDVALIDM, + CDDATAM, + CDLASTM, + RACKM, + WACKM, +// BEGIN NO-ACP pins + ACLKENS, + AINACTS, + AWREADYS, + AWVALIDS, + AWIDS, + AWADDRS, + AWLENS, + AWCACHES, + AWUSERS, + AWPROTS, + WREADYS, + WVALIDS, + WDATAS, + WSTRBS, + WLASTS, + BREADYS, + BVALIDS, + BIDS, + BRESPS, + ARREADYS, + ARVALIDS, + ARIDS, + ARADDRS, + ARLENS, + ARCACHES, + ARUSERS, + ARPROTS, + RREADYS, + RVALIDS, + RIDS, + RDATAS, + RRESPS, + RLASTS, +// END NO-ACP pins + DBGROMADDR, + DBGROMADDRV, + DBGACK, + nCOMMIRQ, + COMMRX, + COMMTX, + DBGRSTREQ, + DBGNOPWRDWN, + DBGL1RSTDISABLE, + nPMUIRQ, + PMUEVENT0, +// BEGIN INCLUDE FOR CPU1 + PMUEVENT1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + PMUEVENT2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + PMUEVENT3, +// END INCLUDE FOR CPU3 + ATCLKEN, + TSVALUEB, + ATREADYM0, + AFVALIDM0, + ATDATAM0, + ATVALIDM0, + ATBYTESM0, + AFREADYM0, + ATIDM0, + SYNCREQM0, +// BEGIN INCLUDE FOR CPU1 + ATREADYM1, + AFVALIDM1, + ATDATAM1, + ATVALIDM1, + ATBYTESM1, + AFREADYM1, + ATIDM1, + SYNCREQM1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ATREADYM2, + AFVALIDM2, + ATDATAM2, + ATVALIDM2, + ATBYTESM2, + AFREADYM2, + ATIDM2, + SYNCREQM2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ATREADYM3, + AFVALIDM3, + ATDATAM3, + ATVALIDM3, + ATBYTESM3, + AFREADYM3, + ATIDM3, + SYNCREQM3, +// END INCLUDE FOR CPU3 + PCLKDBG, + PCLKENDBG, + nPRESETDBG, + PSELDBG, + PADDRDBG, + PADDRDBG31, + PENABLEDBG, + PWRITEDBG, + PWDATADBG, + PRDATADBG, + PREADYDBG, + PSLVERRDBG, + EDBGRQ, + PMUSNAPSHOTREQ, + PMUSNAPSHOTACK, + DBGPWRDUP, + DBGPWRUPREQ, + CTICHIN, + CTICHOUTACK, + CTICHOUT, + CTICHINACK, + CISBYPASS, + CIHSBYPASS, + CTIIRQ, + CTIIRQACK, + DBGEN, + NIDEN, + SPIDEN, + SPNIDEN, + DFTSE, + DFTRSTDISABLE, + DFTCRCLKDISABLE, + DFTL2CLKDISABLE, + DFTRAMHOLD, + DFTCLKBYPASS, + DFTMCPHOLD, + nMBISTRESET, + MBISTREQ +); + +//# +//# Interface Signals +//# ================= +//# + +//----------------------------------------------------------------------------- +// Clock and Reset Signals +//----------------------------------------------------------------------------- + input CLK; // Fast Clock + input CLKEN; // Fast Clock Enable + + input [`MAIA_CN:0] nCPUPORESET; // CPU Power-on reset + input [`MAIA_CN:0] nCORERESET; // CPU reset (excluding DBG & ETM) + input nL2RESET; // L2 reset + input L2RSTDISABLE; // L2 RAMs hardware reset disable + output [`MAIA_CN:0] WARMRSTREQ; // CPU Warm reset request +//See also nPRESETDBG; // Debug APB reset (PCLK) + +//----------------------------------------------------------------------------- +// Static Configuration Signals +//----------------------------------------------------------------------------- +// Static configuration signals that should be tied off and not change dynamically. +// Many of the initial values specified by these inputs +// may be overridden in software using CP15 registers. + + input [`MAIA_CN:0] CFGEND; // Endianness EE bit (1:big endian) + input [`MAIA_CN:0] VINITHI; // 1: start up using high vectors + input [`MAIA_CN:0] CFGTE; // Exception handling state (0:ARM/1:Thumb) + input [`MAIA_CN:0] CP15SDISABLE; // Disable write access to some secure CP15 registers + + input [7:0] CLUSTERIDAFF1; // Value read in ClusterID Affinity1 field, MPIDR bits[15:8] + input [7:0] CLUSTERIDAFF2; // Value read in ClusterID Affinity2 field, MPIDR bits[23:16] + + input [`MAIA_CN:0] AA64nAA32; // Register Width (1:AArch64/0:AArch32) + input [43:2] RVBARADDR0; // RVBAR address +// BEGIN INCLUDE FOR CPU1 + input [43:2] RVBARADDR1; // RVBAR address +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input [43:2] RVBARADDR2; // RVBAR address +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input [43:2] RVBARADDR3; // RVBAR address +// END INCLUDE FOR CPU3 + input [`MAIA_CN:0] CRYPTODISABLE; // Disable Cryptography Extension + +//----------------------------------------------------------------------------- +// Interrupt Controller Signals +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] nFIQ; // Fast Interrupt request + input [`MAIA_CN:0] nIRQ; // Interrupt request + input [`MAIA_CN:0] nSEI; // System Error Interrupt + input [`MAIA_CN:0] nREI; // RAM Error Interrupt + input [`MAIA_CN:0] nVFIQ; // Virtual Fast Interrupt request + input [`MAIA_CN:0] nVIRQ; // Virtual Interrupt request + input [`MAIA_CN:0] nVSEI; // Virtual System Error Interrupt + + output [`MAIA_CN:0] nVCPUMNTIRQ; // Virtual Maintenance Interrupt output + + input [43:18] PERIPHBASE; // Base address for IC memory-mapped registers + input GICCDISABLE; // Put GIC into bypass mode + + input ICDTVALID; // Distrubuter AXI4 SP Message Valid + output ICDTREADY; // GIC Ready for Distrubuter AXI4 SP Message + input [15:0] ICDTDATA; // Distrubuter AXI4 SP Message Data + input ICDTLAST; // Distrubuter AXI4 SP Message Last Packet + input [1:0] ICDTDEST; // Distrubuter AXI4 SP Message CPU ID + + output ICCTVALID; // GIC to Distributer AXI4 SP Message Valid + input ICCTREADY; // Distributer Ready for GIC AXI4 SP Message + output [15:0] ICCTDATA; // GIC to Distributer AXI4 SP Message Data + output ICCTLAST; // GIC to Distributer AXI4 SP Message Last Packet + output [1:0] ICCTID; // GIC to Distributer AXI4 SP Message CPU ID + +//----------------------------------------------------------------------------- +// Timer Signals +//----------------------------------------------------------------------------- + input [63:0] CNTVALUEB; // Counter value in binary + input CNTCLKEN; // Counter clock enable + output [`MAIA_CN:0] nCNTPNSIRQ; // NS Physical Timer event + output [`MAIA_CN:0] nCNTPSIRQ; // S Physical Timer event + output [`MAIA_CN:0] nCNTVIRQ; // Virtual Timer event + output [`MAIA_CN:0] nCNTHPIRQ; // Hyp Physical Timer event + +//----------------------------------------------------------------------------- +// Power Management Signals +//----------------------------------------------------------------------------- + input CLREXMONREQ; // Clearing of external global exclusive monitor (REQ) + output CLREXMONACK; // Clearing of external global exclusive monitor (ACK) + input EVENTI; // Event input for processor wake-up from WFE state + output EVENTO; // Event output, signal is active when SEV instruction is executed + output [`MAIA_CN:0] STANDBYWFI; // WFI mode + output [`MAIA_CN:0] STANDBYWFE; // WFE mode + output STANDBYWFIL2; // WFI mode for L2 + output [`MAIA_CN:0] SMPEN; // CPU SMP bit + + output [`MAIA_CN:0] CPUQACTIVE; // CPU Q-channel QACTIVE + input [`MAIA_CN:0] CPUQREQn; // CPU Q-channel QREQn + output [`MAIA_CN:0] CPUQACCEPTn; // CPU Q-channel QACCEPTn + output [`MAIA_CN:0] CPUQDENY; // CPU Q-channel QDENY + + output L2QACTIVE; // L2 Q-channel QACTIVE + input L2QREQn; // L2 Q-channel QREQn + output L2QACCEPTn; // L2 Q-channel QACCEPTn + output L2QDENY; // L2 Q-channel QDENY + + input L2FLUSHREQ; // L2 hardware flush request + output L2FLUSHDONE; // L2 hardware flush done + +//----------------------------------------------------------------------------- +// Asynchronous Error Signals +//----------------------------------------------------------------------------- + output nINTERRIRQ; // L2 RAM dbl-bit ECC error + output nEXTERRIRQ; // Write transaction error + +//----------------------------------------------------------------------------- +// Bus Configuration Signals +//----------------------------------------------------------------------------- + input SYSBARDISABLE; // Disable broadcast of barriers + input BROADCASTINNER; // Extend Inner Shared Domain + input BROADCASTOUTER; // Extend Outer Shared Domain + input BROADCASTCACHEMAINT; // Broadcast cache maint ops + +//----------------------------------------------------------------------------- +// AMBA4 ACE Master (AXI with Coherency extensions) +//----------------------------------------------------------------------------- + input ACLKENM; // AXI Master clock enable + input ACINACTM; // ACE Snoop interface no longer active or accepting requests + +// Write Address channel signals + input AWREADYM; // Write Address ready (slave ready to accept write address) + output AWVALIDM; // Write Address valid + output [6:0] AWIDM; // Write Address ID + output [43:0] AWADDRM; // Write Address + output [7:0] AWLENM; // Write Burst Length + output [2:0] AWSIZEM; // Write Burst Size + output [1:0] AWBURSTM; // Write Burst type + output [1:0] AWBARM; // Barrier + output [1:0] AWDOMAINM; // Domain + output AWLOCKM; // Write Lock type + output [3:0] AWCACHEM; // Write Cache type + output [2:0] AWPROTM; // Write Protection type + output [2:0] AWSNOOPM; // Write Snoop Request type + output AWUNIQUEM; // Write Unique state + output [7:0] WRMEMATTR; // Write raw memory attributes + +// Write Data channel signals + input WREADYM; // Write Data ready (slave ready to accept data) + output WVALIDM; // Write Data valid + output [127:0] WDATAM; // Write Data + output [15:0] WSTRBM; // Write byte-lane strobes + output [6:0] WIDM; // Write id + output WLASTM; // Write Data last transfer indicator + +// Write Response channel signals + output BREADYM; // Write Response ready (master ready to accept response) + input BVALIDM; // Write Response Valid + input [6:0] BIDM; // Write Response ID + input [1:0] BRESPM; // Write Response + +// Read Address channel signals + input ARREADYM; // Read Address ready (slave ready to accept read address) + output ARVALIDM; // Read Address valid + output [6:0] ARIDM; // Read Address ID + output [43:0] ARADDRM; // Read Address + output [7:0] ARLENM; // Read Burst Length + output [2:0] ARSIZEM; // Read Burst Size + output [1:0] ARBURSTM; // Read Burst type + output [1:0] ARBARM; // Barrier + output [1:0] ARDOMAINM; // Domain + output ARLOCKM; // Read Lock type + output [3:0] ARCACHEM; // Read Cache type + output [2:0] ARPROTM; // Read Protection type + output [3:0] ARSNOOPM; // Read Snoop Request type + output [7:0] RDMEMATTR; // Read raw memory attributes + +// Read Data channel signals + output RREADYM; // Read Data ready (master ready to accept data) + input RVALIDM; // Read Data valid + input [6:0] RIDM; // Read Data ID + input [127:0] RDATAM; // Read Data + input [3:0] RRESPM; // Read Data response + input RLASTM; // Read Data last transfer indicator + +// Coherency Address channel signals + output ACREADYM; // master ready to accept snoop address + input ACVALIDM; // Snoop Address valid + input [43:0] ACADDRM; // Snoop Address + input [2:0] ACPROTM; // Snoop Protection type + input [3:0] ACSNOOPM; // Snoop Request type + +// Coherency Response channel signals + input CRREADYM; // slave ready to accept snoop response + output CRVALIDM; // Snoop Response valid + output [4:0] CRRESPM; // Snoop Response + +// Coherency Data handshake channel signals + input CDREADYM; // slave ready to accept snoop data + output CDVALIDM; // Snoop Data valid + output [127:0] CDDATAM; // Snoop Data + output CDLASTM; // Snoop Data last transfer indicator + +// Read/Write Acknowledge signals + output RACKM; // Read Acknowledge + output WACKM; // Write Acknowledge + +// BEGIN NO-ACP pins +//----------------------------------------------------------------------------- +// ACP AXI Slave +//----------------------------------------------------------------------------- + input ACLKENS; // AXI slave clock enable + input AINACTS; // AXI slave interface no longer active or accepting requests + +// Write Address channel signals + output AWREADYS; // Write Address ready (slave ready to accept write address) + input AWVALIDS; // Write Address valid + input [4:0] AWIDS; // Write Address ID + input [43:0] AWADDRS; // Write Address + input [7:0] AWLENS; // Write Burst Length + input [3:0] AWCACHES; // Write Cache type + input [1:0] AWUSERS; // Write inner & outer shareability + input [2:0] AWPROTS; // Write Protection type + +// Write Data channel signals + output WREADYS; // Write Data ready (slave ready to accept data) + input WVALIDS; // Write Data valid + input [127:0] WDATAS; // Write Data + input [15:0] WSTRBS; // Write byte-lane strobes + input WLASTS; // Write Data last transfer indicator + +// Write Response channel signals + input BREADYS; // Write Response ready (master ready to accept response) + output BVALIDS; // Write Response Valid + output [4:0] BIDS; // Write Response ID tag + output [1:0] BRESPS; // Write Response + +// Read Address channel signals + output ARREADYS; // Read Address ready (slave ready to accept read address) + input ARVALIDS; // Read Address valid + input [4:0] ARIDS; // Read Address ID + input [43:0] ARADDRS; // Read Address + input [7:0] ARLENS; // Read Burst Length + input [3:0] ARCACHES; // Read Cache type + input [1:0] ARUSERS; // Read inner & outer shareability + input [2:0] ARPROTS; // Read Protection type + +// Read Data channel signals + input RREADYS; // Read Data ready (master ready to accept data) + output RVALIDS; // Read Data valid + output [4:0] RIDS; // Read Data ID + output [127:0] RDATAS; // Read Data + output [1:0] RRESPS; // Read Data response + output RLASTS; // Read Data last transfer indicator +// END NO-ACP pins + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (CLK) +//----------------------------------------------------------------------------- +// Debug CLK interface + input [43:12] DBGROMADDR; // Debug ROM base address + input DBGROMADDRV; // Debug ROM base address valid + + output [`MAIA_CN:0] DBGACK; // Debug acknowledge + output [`MAIA_CN:0] nCOMMIRQ; // Comms channel receive/transmit interrupt + output [`MAIA_CN:0] COMMRX; // Comms channel receive + output [`MAIA_CN:0] COMMTX; // Comms channel transmit + + output [`MAIA_CN:0] DBGRSTREQ; // Warm reset request + output [`MAIA_CN:0] DBGNOPWRDWN; // No power-down request + + input DBGL1RSTDISABLE; // L1 DCache hardware reset disable + +// PMU CLK interface + output [`MAIA_CN:0] nPMUIRQ; // PMU IRQ request + output [24:0] PMUEVENT0; // PMU Event bus +// BEGIN INCLUDE FOR CPU1 + output [24:0] PMUEVENT1; // PMU Event bus +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + output [24:0] PMUEVENT2; // PMU Event bus +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + output [24:0] PMUEVENT3; // PMU Event bus +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (ATCLK) +//----------------------------------------------------------------------------- +// ETM ATB interface and Misc signals + input ATCLKEN; // ATB Clock Enable + input [63:0] TSVALUEB; // ATB Timestamp in binary + + input ATREADYM0; // ATDATA can be accepted + input AFVALIDM0; // ATB Fifo Flush Request + output [31:0] ATDATAM0; // ATB Data + output ATVALIDM0; // ATB Data Valid + output [1:0] ATBYTESM0; // ATB Data Size + output AFREADYM0; // ATB Fifo Flush Finished + output [6:0] ATIDM0; // ATB Trace Source ID + input SYNCREQM0; // ATB External synchronization request + +// BEGIN INCLUDE FOR CPU1 + input ATREADYM1; // ATDATA can be accepted + input AFVALIDM1; // ATB Fifo Flush Request + output [31:0] ATDATAM1; // ATB Data + output ATVALIDM1; // ATB Data Valid + output [1:0] ATBYTESM1; // ATB Data Size + output AFREADYM1; // ATB Fifo Flush Finished + output [6:0] ATIDM1; // ATB Trace Source ID + input SYNCREQM1; // ATB External synchronization request +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ATREADYM2; // ATDATA can be accepted + input AFVALIDM2; // ATB Fifo Flush Request + output [31:0] ATDATAM2; // ATB Data + output ATVALIDM2; // ATB Data Valid + output [1:0] ATBYTESM2; // ATB Data Size + output AFREADYM2; // ATB Fifo Flush Finished + output [6:0] ATIDM2; // ATB Trace Source ID + input SYNCREQM2; // ATB External synchronization request +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ATREADYM3; // ATDATA can be accepted + input AFVALIDM3; // ATB Fifo Flush Request + output [31:0] ATDATAM3; // ATB Data + output ATVALIDM3; // ATB Data Valid + output [1:0] ATBYTESM3; // ATB Data Size + output AFREADYM3; // ATB Fifo Flush Finished + output [6:0] ATIDM3; // ATB Trace Source ID + input SYNCREQM3; // ATB External synchronization request +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (PCLK) +//----------------------------------------------------------------------------- +// Debug-APBv3 port (APB) + input PCLKDBG; // APB Clock + input PCLKENDBG; // APB Clock Enable + input nPRESETDBG; // APB Reset + input PSELDBG; // Debug bus access + input [21:2] PADDRDBG; // APB address + input PADDRDBG31; // APB address bit[31] + input PENABLEDBG; // APB transfer complete flag + input PWRITEDBG; // APB read/write indicator + input [31:0] PWDATADBG; // APB write data + output [31:0] PRDATADBG; // APB read data + output PREADYDBG; // APB slave ready, used to extend a transfer + output PSLVERRDBG; // APB slave transfer error + +// Misc interface + input [`MAIA_CN:0] EDBGRQ; // External debug request + +// PMU Snapshot interface + input [`MAIA_CN:0] PMUSNAPSHOTREQ; // PMU snapshot trigger request + output [`MAIA_CN:0] PMUSNAPSHOTACK; // PMU snapshot trigger acknowledge + +// Power-related interface + input [`MAIA_CN:0] DBGPWRDUP; // Processor power-up status + output [`MAIA_CN:0] DBGPWRUPREQ; // Processor power-up request + +// CTI interface + input [3:0] CTICHIN; // Channel In + input [3:0] CTICHOUTACK; // Channel Out acknowledge + output [3:0] CTICHOUT; // Channel Out + output [3:0] CTICHINACK; // Channel In acknowledge + input CISBYPASS; // Channel interface sync bypass + input [3:0] CIHSBYPASS; // Channel interface H/S bypass + output [`MAIA_CN:0] CTIIRQ; // CTI Interrupt + input [`MAIA_CN:0] CTIIRQACK; // CTI Interrupt acknowledge + +//----------------------------------------------------------------------------- +// Debug Authentication Interface (CLK & PCLK) +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] DBGEN; // Invasive debug enable + input [`MAIA_CN:0] NIDEN; // Non-invasive debug enable + input [`MAIA_CN:0] SPIDEN; // Secure Priviledge invasive debug enable + input [`MAIA_CN:0] SPNIDEN; // Secure Priviledge non-invasive debug enable + +//----------------------------------------------------------------------------- +// DFT Signals +//----------------------------------------------------------------------------- + input DFTSE; // Scan enable + input DFTRSTDISABLE; // Disable reset to cells during scan shift + input [`MAIA_CN:0] DFTCRCLKDISABLE; // Clock grid control for ck_gclkcr + input DFTL2CLKDISABLE; // Clock grid control for ck_gclkl2 + input DFTRAMHOLD; // Holds data in RAMs + input DFTCLKBYPASS; // L2 RAM strobe clock bypass + input DFTMCPHOLD; // Disable multi-cycle RAM paths + +//----------------------------------------------------------------------------- +// MBIST Interface +//----------------------------------------------------------------------------- + input nMBISTRESET; // MBIST reset + input MBISTREQ; // MBIST mode request + + + // wires + wire aa64naa32_cpu0_o; + wire aa64naa32_cpu1_o; + wire aa64naa32_cpu2_o; + wire aa64naa32_cpu3_o; + wire afreadym_cpu0_i; + wire afreadym_cpu1_i; + wire afreadym_cpu2_i; + wire afreadym_cpu3_i; + wire afvalidm_cpu0_o; + wire afvalidm_cpu1_o; + wire afvalidm_cpu2_o; + wire afvalidm_cpu3_o; + wire [1:0] atbytesm_cpu0_i; + wire [1:0] atbytesm_cpu1_i; + wire [1:0] atbytesm_cpu2_i; + wire [1:0] atbytesm_cpu3_i; + wire atclken_cpu0_o; + wire atclken_cpu1_o; + wire atclken_cpu2_o; + wire atclken_cpu3_o; + wire [31:0] atdatam_cpu0_i; + wire [31:0] atdatam_cpu1_i; + wire [31:0] atdatam_cpu2_i; + wire [31:0] atdatam_cpu3_i; + wire [6:0] atidm_cpu0_i; + wire [6:0] atidm_cpu1_i; + wire [6:0] atidm_cpu2_i; + wire [6:0] atidm_cpu3_i; + wire atreadym_cpu0_o; + wire atreadym_cpu1_o; + wire atreadym_cpu2_o; + wire atreadym_cpu3_o; + wire atvalidm_cpu0_i; + wire atvalidm_cpu1_i; + wire atvalidm_cpu2_i; + wire atvalidm_cpu3_i; + wire cfgend_cpu0_o; + wire cfgend_cpu1_o; + wire cfgend_cpu2_o; + wire cfgend_cpu3_o; + wire cfgte_cpu0_o; + wire cfgte_cpu1_o; + wire cfgte_cpu2_o; + wire cfgte_cpu3_o; + wire ck_cpu0_crcx_clk_en_n; + wire ck_cpu0_event_reg; + wire ck_cpu0_wfe_ack; + wire ck_cpu0_wfi_ack; + wire ck_cpu1_crcx_clk_en_n; + wire ck_cpu1_event_reg; + wire ck_cpu1_wfe_ack; + wire ck_cpu1_wfi_ack; + wire ck_cpu2_crcx_clk_en_n; + wire ck_cpu2_event_reg; + wire ck_cpu2_wfe_ack; + wire ck_cpu2_wfi_ack; + wire ck_cpu3_crcx_clk_en_n; + wire ck_cpu3_event_reg; + wire ck_cpu3_wfe_ack; + wire ck_cpu3_wfi_ack; + wire [`MAIA_CN:0] ck_gclkt; + wire [7:0] clusteridaff1_cpu0_o; + wire [7:0] clusteridaff1_cpu1_o; + wire [7:0] clusteridaff1_cpu2_o; + wire [7:0] clusteridaff1_cpu3_o; + wire [7:0] clusteridaff2_cpu0_o; + wire [7:0] clusteridaff2_cpu1_o; + wire [7:0] clusteridaff2_cpu2_o; + wire [7:0] clusteridaff2_cpu3_o; + wire commrx_cpu0_i; + wire commrx_cpu1_i; + wire commrx_cpu2_i; + wire commrx_cpu3_i; + wire commtx_cpu0_i; + wire commtx_cpu1_i; + wire commtx_cpu2_i; + wire commtx_cpu3_i; + wire cp15sdisable_cpu0_o; + wire cp15sdisable_cpu1_o; + wire cp15sdisable_cpu2_o; + wire cp15sdisable_cpu3_o; + wire [1:0] cpuid_cpu0_o; + wire [1:0] cpuid_cpu1_o; + wire [1:0] cpuid_cpu2_o; + wire [1:0] cpuid_cpu3_o; + wire cryptodisable_cpu0_o; + wire cryptodisable_cpu1_o; + wire cryptodisable_cpu2_o; + wire cryptodisable_cpu3_o; + wire dbgack_cpu0_i; + wire dbgack_cpu1_i; + wire dbgack_cpu2_i; + wire dbgack_cpu3_i; + wire dbgen_cpu0_o; + wire dbgen_cpu1_o; + wire dbgen_cpu2_o; + wire dbgen_cpu3_o; + wire dbgl1rstdisable_cpu0_o; + wire dbgl1rstdisable_cpu1_o; + wire dbgl1rstdisable_cpu2_o; + wire dbgl1rstdisable_cpu3_o; + wire dbgnopwrdwn_cpu0_i; + wire dbgnopwrdwn_cpu1_i; + wire dbgnopwrdwn_cpu2_i; + wire dbgnopwrdwn_cpu3_i; + wire [43:12] dbgromaddr_cpu0_o; + wire [43:12] dbgromaddr_cpu1_o; + wire [43:12] dbgromaddr_cpu2_o; + wire [43:12] dbgromaddr_cpu3_o; + wire dbgromaddrv_cpu0_o; + wire dbgromaddrv_cpu1_o; + wire dbgromaddrv_cpu2_o; + wire dbgromaddrv_cpu3_o; + wire dbgrstreq_cpu0_i; + wire dbgrstreq_cpu1_i; + wire dbgrstreq_cpu2_i; + wire dbgrstreq_cpu3_i; + wire dftcrclkdisable_cpu0_o; + wire dftcrclkdisable_cpu1_o; + wire dftcrclkdisable_cpu2_o; + wire dftcrclkdisable_cpu3_o; + wire dftramhold_cpu0_o; + wire dftramhold_cpu1_o; + wire dftramhold_cpu2_o; + wire dftramhold_cpu3_o; + wire dftrstdisable_cpu0_o; + wire dftrstdisable_cpu1_o; + wire dftrstdisable_cpu2_o; + wire dftrstdisable_cpu3_o; + wire dftse_cpu0_o; + wire dftse_cpu1_o; + wire dftse_cpu2_o; + wire dftse_cpu3_o; + wire [2:0] ds_cpu0_cpuectlr_ret; + wire ds_cpu0_cpuectlr_smp; + wire ds_cpu0_fiq_wfe_qual; + wire ds_cpu0_fiq_wfi_qual; + wire ds_cpu0_flush; + wire [5:0] ds_cpu0_flush_type; + wire ds_cpu0_hcr_va; + wire ds_cpu0_hcr_vf; + wire ds_cpu0_hcr_vi; + wire ds_cpu0_ic_aa64naa32; + wire [4:0] ds_cpu0_ic_cpsr_mode; + wire ds_cpu0_ic_hcr_change; + wire ds_cpu0_ic_sample_spr; + wire ds_cpu0_ic_scr_change; + wire ds_cpu0_imp_abrt_wfe_qual; + wire ds_cpu0_imp_abrt_wfi_qual; + wire ds_cpu0_irq_wfe_qual; + wire ds_cpu0_irq_wfi_qual; + wire [8:0] ds_cpu0_l2_spr_addr; + wire ds_cpu0_l2_spr_dw; + wire ds_cpu0_l2_spr_en; + wire ds_cpu0_l2_spr_rd; + wire ds_cpu0_l2_spr_wr; + wire [63:0] ds_cpu0_l2_spr_wr_data; + wire ds_cpu0_reset_req; + wire ds_cpu0_sev_req; + wire ds_cpu0_sevl_req; + wire ds_cpu0_vfiq_wfe_qual; + wire ds_cpu0_vfiq_wfi_qual; + wire ds_cpu0_vimp_abrt_wfe_qual; + wire ds_cpu0_vimp_abrt_wfi_qual; + wire ds_cpu0_virq_wfe_qual; + wire ds_cpu0_virq_wfi_qual; + wire ds_cpu0_wfe_req; + wire ds_cpu0_wfi_req; + wire [2:0] ds_cpu1_cpuectlr_ret; + wire ds_cpu1_cpuectlr_smp; + wire ds_cpu1_fiq_wfe_qual; + wire ds_cpu1_fiq_wfi_qual; + wire ds_cpu1_flush; + wire [5:0] ds_cpu1_flush_type; + wire ds_cpu1_hcr_va; + wire ds_cpu1_hcr_vf; + wire ds_cpu1_hcr_vi; + wire ds_cpu1_ic_aa64naa32; + wire [4:0] ds_cpu1_ic_cpsr_mode; + wire ds_cpu1_ic_hcr_change; + wire ds_cpu1_ic_sample_spr; + wire ds_cpu1_ic_scr_change; + wire ds_cpu1_imp_abrt_wfe_qual; + wire ds_cpu1_imp_abrt_wfi_qual; + wire ds_cpu1_irq_wfe_qual; + wire ds_cpu1_irq_wfi_qual; + wire [8:0] ds_cpu1_l2_spr_addr; + wire ds_cpu1_l2_spr_dw; + wire ds_cpu1_l2_spr_en; + wire ds_cpu1_l2_spr_rd; + wire ds_cpu1_l2_spr_wr; + wire [63:0] ds_cpu1_l2_spr_wr_data; + wire ds_cpu1_reset_req; + wire ds_cpu1_sev_req; + wire ds_cpu1_sevl_req; + wire ds_cpu1_vfiq_wfe_qual; + wire ds_cpu1_vfiq_wfi_qual; + wire ds_cpu1_vimp_abrt_wfe_qual; + wire ds_cpu1_vimp_abrt_wfi_qual; + wire ds_cpu1_virq_wfe_qual; + wire ds_cpu1_virq_wfi_qual; + wire ds_cpu1_wfe_req; + wire ds_cpu1_wfi_req; + wire [2:0] ds_cpu2_cpuectlr_ret; + wire ds_cpu2_cpuectlr_smp; + wire ds_cpu2_fiq_wfe_qual; + wire ds_cpu2_fiq_wfi_qual; + wire ds_cpu2_flush; + wire [5:0] ds_cpu2_flush_type; + wire ds_cpu2_hcr_va; + wire ds_cpu2_hcr_vf; + wire ds_cpu2_hcr_vi; + wire ds_cpu2_ic_aa64naa32; + wire [4:0] ds_cpu2_ic_cpsr_mode; + wire ds_cpu2_ic_hcr_change; + wire ds_cpu2_ic_sample_spr; + wire ds_cpu2_ic_scr_change; + wire ds_cpu2_imp_abrt_wfe_qual; + wire ds_cpu2_imp_abrt_wfi_qual; + wire ds_cpu2_irq_wfe_qual; + wire ds_cpu2_irq_wfi_qual; + wire [8:0] ds_cpu2_l2_spr_addr; + wire ds_cpu2_l2_spr_dw; + wire ds_cpu2_l2_spr_en; + wire ds_cpu2_l2_spr_rd; + wire ds_cpu2_l2_spr_wr; + wire [63:0] ds_cpu2_l2_spr_wr_data; + wire ds_cpu2_reset_req; + wire ds_cpu2_sev_req; + wire ds_cpu2_sevl_req; + wire ds_cpu2_vfiq_wfe_qual; + wire ds_cpu2_vfiq_wfi_qual; + wire ds_cpu2_vimp_abrt_wfe_qual; + wire ds_cpu2_vimp_abrt_wfi_qual; + wire ds_cpu2_virq_wfe_qual; + wire ds_cpu2_virq_wfi_qual; + wire ds_cpu2_wfe_req; + wire ds_cpu2_wfi_req; + wire [2:0] ds_cpu3_cpuectlr_ret; + wire ds_cpu3_cpuectlr_smp; + wire ds_cpu3_fiq_wfe_qual; + wire ds_cpu3_fiq_wfi_qual; + wire ds_cpu3_flush; + wire [5:0] ds_cpu3_flush_type; + wire ds_cpu3_hcr_va; + wire ds_cpu3_hcr_vf; + wire ds_cpu3_hcr_vi; + wire ds_cpu3_ic_aa64naa32; + wire [4:0] ds_cpu3_ic_cpsr_mode; + wire ds_cpu3_ic_hcr_change; + wire ds_cpu3_ic_sample_spr; + wire ds_cpu3_ic_scr_change; + wire ds_cpu3_imp_abrt_wfe_qual; + wire ds_cpu3_imp_abrt_wfi_qual; + wire ds_cpu3_irq_wfe_qual; + wire ds_cpu3_irq_wfi_qual; + wire [8:0] ds_cpu3_l2_spr_addr; + wire ds_cpu3_l2_spr_dw; + wire ds_cpu3_l2_spr_en; + wire ds_cpu3_l2_spr_rd; + wire ds_cpu3_l2_spr_wr; + wire [63:0] ds_cpu3_l2_spr_wr_data; + wire ds_cpu3_reset_req; + wire ds_cpu3_sev_req; + wire ds_cpu3_sevl_req; + wire ds_cpu3_vfiq_wfe_qual; + wire ds_cpu3_vfiq_wfi_qual; + wire ds_cpu3_vimp_abrt_wfe_qual; + wire ds_cpu3_vimp_abrt_wfi_qual; + wire ds_cpu3_virq_wfe_qual; + wire ds_cpu3_virq_wfi_qual; + wire ds_cpu3_wfe_req; + wire ds_cpu3_wfi_req; + wire dt_cpu0_coredbg_in_reset_gclk; + wire [1:0] dt_cpu0_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu0_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu0_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu0_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu0_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu0_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu0_cti_trigoutack_7to4_gclk; + wire dt_cpu0_cti_trigoutack_bit1_gclk; + wire dt_cpu0_dbif_ack_gclk; + wire [14:2] dt_cpu0_dbif_addr_pclk; + wire dt_cpu0_dbif_err_gclk; + wire dt_cpu0_dbif_locked_pclk; + wire [31:0] dt_cpu0_dbif_rddata_gclk; + wire dt_cpu0_dbif_req_pclk; + wire [31:0] dt_cpu0_dbif_wrdata_pclk; + wire dt_cpu0_dbif_write_pclk; + wire dt_cpu0_edacr_frc_idleack_pclk; + wire dt_cpu0_edbgrq_pclk; + wire dt_cpu0_edecr_osuce_pclk; + wire dt_cpu0_edecr_rce_pclk; + wire dt_cpu0_edecr_ss_pclk; + wire dt_cpu0_edprcr_corepurq_pclk; + wire dt_cpu0_et_oslock_gclk; + wire dt_cpu0_halt_ack_gclk; + wire dt_cpu0_hlt_dbgevt_ok_gclk; + wire dt_cpu0_noclkstop_pclk; + wire dt_cpu0_os_double_lock_gclk; + wire dt_cpu0_pmusnapshot_ack_gclk; + wire dt_cpu0_pmusnapshot_req_pclk; + wire dt_cpu0_wfx_dbg_req_gclk; + wire dt_cpu0_wfx_wakeup_pclk; + wire dt_cpu1_coredbg_in_reset_gclk; + wire [1:0] dt_cpu1_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu1_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu1_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu1_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu1_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu1_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu1_cti_trigoutack_7to4_gclk; + wire dt_cpu1_cti_trigoutack_bit1_gclk; + wire dt_cpu1_dbif_ack_gclk; + wire [14:2] dt_cpu1_dbif_addr_pclk; + wire dt_cpu1_dbif_err_gclk; + wire dt_cpu1_dbif_locked_pclk; + wire [31:0] dt_cpu1_dbif_rddata_gclk; + wire dt_cpu1_dbif_req_pclk; + wire [31:0] dt_cpu1_dbif_wrdata_pclk; + wire dt_cpu1_dbif_write_pclk; + wire dt_cpu1_edacr_frc_idleack_pclk; + wire dt_cpu1_edbgrq_pclk; + wire dt_cpu1_edecr_osuce_pclk; + wire dt_cpu1_edecr_rce_pclk; + wire dt_cpu1_edecr_ss_pclk; + wire dt_cpu1_edprcr_corepurq_pclk; + wire dt_cpu1_et_oslock_gclk; + wire dt_cpu1_halt_ack_gclk; + wire dt_cpu1_hlt_dbgevt_ok_gclk; + wire dt_cpu1_noclkstop_pclk; + wire dt_cpu1_os_double_lock_gclk; + wire dt_cpu1_pmusnapshot_ack_gclk; + wire dt_cpu1_pmusnapshot_req_pclk; + wire dt_cpu1_wfx_dbg_req_gclk; + wire dt_cpu1_wfx_wakeup_pclk; + wire dt_cpu2_coredbg_in_reset_gclk; + wire [1:0] dt_cpu2_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu2_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu2_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu2_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu2_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu2_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu2_cti_trigoutack_7to4_gclk; + wire dt_cpu2_cti_trigoutack_bit1_gclk; + wire dt_cpu2_dbif_ack_gclk; + wire [14:2] dt_cpu2_dbif_addr_pclk; + wire dt_cpu2_dbif_err_gclk; + wire dt_cpu2_dbif_locked_pclk; + wire [31:0] dt_cpu2_dbif_rddata_gclk; + wire dt_cpu2_dbif_req_pclk; + wire [31:0] dt_cpu2_dbif_wrdata_pclk; + wire dt_cpu2_dbif_write_pclk; + wire dt_cpu2_edacr_frc_idleack_pclk; + wire dt_cpu2_edbgrq_pclk; + wire dt_cpu2_edecr_osuce_pclk; + wire dt_cpu2_edecr_rce_pclk; + wire dt_cpu2_edecr_ss_pclk; + wire dt_cpu2_edprcr_corepurq_pclk; + wire dt_cpu2_et_oslock_gclk; + wire dt_cpu2_halt_ack_gclk; + wire dt_cpu2_hlt_dbgevt_ok_gclk; + wire dt_cpu2_noclkstop_pclk; + wire dt_cpu2_os_double_lock_gclk; + wire dt_cpu2_pmusnapshot_ack_gclk; + wire dt_cpu2_pmusnapshot_req_pclk; + wire dt_cpu2_wfx_dbg_req_gclk; + wire dt_cpu2_wfx_wakeup_pclk; + wire dt_cpu3_coredbg_in_reset_gclk; + wire [1:0] dt_cpu3_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu3_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu3_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu3_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu3_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu3_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu3_cti_trigoutack_7to4_gclk; + wire dt_cpu3_cti_trigoutack_bit1_gclk; + wire dt_cpu3_dbif_ack_gclk; + wire [14:2] dt_cpu3_dbif_addr_pclk; + wire dt_cpu3_dbif_err_gclk; + wire dt_cpu3_dbif_locked_pclk; + wire [31:0] dt_cpu3_dbif_rddata_gclk; + wire dt_cpu3_dbif_req_pclk; + wire [31:0] dt_cpu3_dbif_wrdata_pclk; + wire dt_cpu3_dbif_write_pclk; + wire dt_cpu3_edacr_frc_idleack_pclk; + wire dt_cpu3_edbgrq_pclk; + wire dt_cpu3_edecr_osuce_pclk; + wire dt_cpu3_edecr_rce_pclk; + wire dt_cpu3_edecr_ss_pclk; + wire dt_cpu3_edprcr_corepurq_pclk; + wire dt_cpu3_et_oslock_gclk; + wire dt_cpu3_halt_ack_gclk; + wire dt_cpu3_hlt_dbgevt_ok_gclk; + wire dt_cpu3_noclkstop_pclk; + wire dt_cpu3_os_double_lock_gclk; + wire dt_cpu3_pmusnapshot_ack_gclk; + wire dt_cpu3_pmusnapshot_req_pclk; + wire dt_cpu3_wfx_dbg_req_gclk; + wire dt_cpu3_wfx_wakeup_pclk; + wire etclken_cpu0_i; + wire etclken_cpu1_i; + wire etclken_cpu2_i; + wire etclken_cpu3_i; + wire giccdisable_cpu0_o; + wire giccdisable_cpu1_o; + wire giccdisable_cpu2_o; + wire giccdisable_cpu3_o; + wire [`MAIA_CN:0] ic_block_eoi_sgi_wr; + wire [`MAIA_CN:0] ic_el_change_complete; + wire [`MAIA_CN:0] ic_hcr_change_complete; + wire [`MAIA_CN:0] ic_ich_el2_tall0; + wire [`MAIA_CN:0] ic_ich_el2_tall1; + wire [`MAIA_CN:0] ic_ich_el2_tc; + wire [`MAIA_CN:0] ic_nfiq; + wire [`MAIA_CN:0] ic_nirq; + wire [`MAIA_CN:0] ic_nsei; + wire [`MAIA_CN:0] ic_nvfiq; + wire [`MAIA_CN:0] ic_nvirq; + wire [`MAIA_CN:0] ic_nvsei; + wire [`MAIA_CN:0] ic_p_valid; + wire [`MAIA_CN:0] ic_sample_spr; + wire [`MAIA_CN:0] ic_scr_change_complete; + wire [`MAIA_CN:0] ic_sra_el1ns_en; + wire [`MAIA_CN:0] ic_sra_el1s_en; + wire [`MAIA_CN:0] ic_sra_el2_en; + wire [`MAIA_CN:0] ic_sra_el3_en; + wire [`MAIA_CN:0] ic_sre_el1ns_hyp_trap; + wire [`MAIA_CN:0] ic_sre_el1ns_mon_trap; + wire [`MAIA_CN:0] ic_sre_el1s_mon_trap; + wire [`MAIA_CN:0] ic_sre_el2_mon_trap; + wire l2_cpu0_arb_thrshld_timeout_en; + wire l2_cpu0_barrier_done; + wire l2_cpu0_blk_non_evict_wr; + wire l2_cpu0_ccb_dbg_req_c3; + wire [48:0] l2_cpu0_ccb_req_addr_c3; + wire [4:0] l2_cpu0_ccb_req_id_c3; + wire [23:0] l2_cpu0_ccb_req_info_c3; + wire [8:0] l2_cpu0_ccb_req_type_c3; + wire l2_cpu0_cfg_ecc_en; + wire [2:0] l2_cpu0_dbufid_r1; + wire [129:0] l2_cpu0_ddata_r2; + wire l2_cpu0_ddlb_ecc_err_r3; + wire l2_cpu0_dext_err_r2; + wire l2_cpu0_dext_err_type_r2; + wire l2_cpu0_disable_clean_evict_opt; + wire l2_cpu0_dlast_r1; + wire l2_cpu0_dsngl_ecc_err_r3; + wire [3:0] l2_cpu0_dsq_clr_id_q; + wire l2_cpu0_dsq_clr_vld_q; + wire [3:0] l2_cpu0_dsq_rd_buf_id; + wire [15:0] l2_cpu0_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu0_dsq_rd_data_q; + wire l2_cpu0_dsq_rd_en; + wire l2_cpu0_dsq_rd_en_x2; + wire l2_cpu0_dt_pmu_evt_en; + wire l2_cpu0_dvalid_r1; + wire l2_cpu0_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu0_flsh_if_rd_id_l4_dly; + wire l2_cpu0_flsh_if_rd_l4_dly; + wire l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu0_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu0_flsh_ls_rd_id_l4_dly; + wire l2_cpu0_flsh_ls_rd_l2_dly; + wire l2_cpu0_flsh_ls_rd_l4_dly; + wire l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu0_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu0_flsh_ls_wr_id_l4_dly; + wire l2_cpu0_flsh_ls_wr_l2_dly; + wire l2_cpu0_flsh_ls_wr_l4_dly; + wire l2_cpu0_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu0_ibufid_r1; + wire [15:0] l2_cpu0_ic_addr_arb_set; + wire l2_cpu0_ic_arb_fast; + wire l2_cpu0_ic_barrier_stall_q; + wire [43:18] l2_cpu0_ic_base; + wire [31:0] l2_cpu0_ic_data_arb_set; + wire [2:0] l2_cpu0_ic_elem_size_arb_set; + wire l2_cpu0_ic_excl_arb_set; + wire [2:0] l2_cpu0_ic_id_arb_set; + wire l2_cpu0_ic_ns_arb_set; + wire l2_cpu0_ic_vld_skid; + wire l2_cpu0_ic_write_arb_set; + wire [127:0] l2_cpu0_idata_r2; + wire l2_cpu0_idlb_ecc_err_r3; + wire l2_cpu0_idle_block_reqs_q; + wire l2_cpu0_idle_wakeup_q; + wire l2_cpu0_iext_err_r2; + wire l2_cpu0_iext_err_type_r2; + wire l2_cpu0_if_ccb_clken_c3; + wire l2_cpu0_if_ccb_req_c3; + wire l2_cpu0_if_ccb_resp; + wire [4:0] l2_cpu0_if_ccb_resp_id; + wire l2_cpu0_if_sync_done_q; + wire l2_cpu0_if_sync_req; + wire l2_cpu0_ifq_haz_pending; + wire l2_cpu0_isngl_ecc_err_r3; + wire l2_cpu0_ivalid_r1; + wire [1:0] l2_cpu0_l2_cache_size; + wire [5:0] l2_cpu0_lrq_haz_clr_id_dcd_q; + wire l2_cpu0_lrq_haz_pending; + wire l2_cpu0_ls_ccb_clken_c3; + wire l2_cpu0_ls_ccb_data_wr; + wire l2_cpu0_ls_ccb_req_c3; + wire l2_cpu0_ls_ccb_resp; + wire [4:0] l2_cpu0_ls_ccb_resp_id; + wire l2_cpu0_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu0_ls_rd_haz_id_arb_q; + wire l2_cpu0_ls_rd_haz_vld_arb_q; + wire l2_cpu0_ls_sync_req; + wire [4:0] l2_cpu0_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu0_ls_wr_data_w2a; + wire l2_cpu0_ls_wr_dirty_w2a; + wire l2_cpu0_ls_wr_err_w2a; + wire [2:0] l2_cpu0_ls_wr_haz_id_arb_q; + wire l2_cpu0_ls_wr_haz_vld_arb_q; + wire l2_cpu0_ls_wr_last_w2a; + wire l2_cpu0_ls_wr_req_w2a; + wire [2:0] l2_cpu0_ls_wr_type_w2a; + wire [12:0] l2_cpu0_mbist1_addr_b1; + wire l2_cpu0_mbist1_all_b1; + wire [3:0] l2_cpu0_mbist1_array_b1; + wire [7:0] l2_cpu0_mbist1_be_b1; + wire l2_cpu0_mbist1_en_b1; + wire l2_cpu0_mbist1_rd_en_b1; + wire l2_cpu0_mbist1_wr_en_b1; + wire l2_cpu0_no_intctrl; + wire l2_cpu0_pf_rd_vld_skid_popped; + wire l2_cpu0_pf_throttle_q; + wire [33:0] l2_cpu0_pmu_events; + wire [2:0] l2_cpu0_rbufid; + wire l2_cpu0_rd_aarch64_arb_set; + wire [44:0] l2_cpu0_rd_addr_arb_set; + wire l2_cpu0_rd_arb; + wire l2_cpu0_rd_arb_fast; + wire [15:8] l2_cpu0_rd_asid_arb_set; + wire l2_cpu0_rd_bypass_arb_set; + wire [2:0] l2_cpu0_rd_bypass_bufid_e5; + wire [2:0] l2_cpu0_rd_bypass_lrq_id_e5; + wire l2_cpu0_rd_bypass_req_can_e5; + wire l2_cpu0_rd_bypass_way_e5; + wire [2:0] l2_cpu0_rd_cache_attr_arb_set; + wire [2:0] l2_cpu0_rd_elem_size_arb_set; + wire l2_cpu0_rd_excl_arb_set; + wire [4:0] l2_cpu0_rd_id_arb_set; + wire [2:0] l2_cpu0_rd_lrq_id_arb_set; + wire [7:0] l2_cpu0_rd_page_attr_arb_set; + wire l2_cpu0_rd_prfm_arb_set; + wire l2_cpu0_rd_priv_arb_set; + wire l2_cpu0_rd_replayed_arb_set; + wire [1:0] l2_cpu0_rd_shared_arb_set; + wire [6:0] l2_cpu0_rd_type_arb_set; + wire l2_cpu0_rd_va48_arb_set; + wire l2_cpu0_rd_vld_skid; + wire l2_cpu0_rd_way_arb_set; + wire l2_cpu0_rexfail; + wire [1:0] l2_cpu0_rstate; + wire l2_cpu0_rvalid; + wire [2:0] l2_cpu0_spec_bufid; + wire l2_cpu0_spec_valid; + wire [63:0] l2_cpu0_spr_rd_data; + wire l2_cpu0_tbw_dbl_ecc_err; + wire [63:0] l2_cpu0_tbw_desc_data; + wire l2_cpu0_tbw_desc_vld; + wire l2_cpu0_tbw_ext_err; + wire l2_cpu0_tbw_ext_err_type; + wire l2_cpu0_tlb_ccb_clken_c3; + wire l2_cpu0_tlb_ccb_req_c3; + wire l2_cpu0_tlb_sync_complete; + wire l2_cpu0_tlb_sync_done_q; + wire l2_cpu0_tlb_sync_req; + wire l2_cpu0_trq_haz_pending; + wire l2_cpu0_tw_ccb_resp; + wire [4:0] l2_cpu0_tw_ccb_resp_id; + wire l2_cpu0_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu0_wr_addr_arb_set; + wire l2_cpu0_wr_arb; + wire l2_cpu0_wr_arb_fast; + wire [2:0] l2_cpu0_wr_cache_attr_arb_set; + wire [11:0] l2_cpu0_wr_cl_id_arb_set; + wire l2_cpu0_wr_clean_evict_arb_set; + wire [143:0] l2_cpu0_wr_data; + wire l2_cpu0_wr_data_stall; + wire l2_cpu0_wr_data_vld_x1_q; + wire l2_cpu0_wr_dirty_arb_set; + wire [2:0] l2_cpu0_wr_elem_size_arb_set; + wire l2_cpu0_wr_err_arb_set; + wire l2_cpu0_wr_evict_x1_q; + wire l2_cpu0_wr_ex_fail; + wire l2_cpu0_wr_ex_resp; + wire [3:0] l2_cpu0_wr_id_arb_set; + wire l2_cpu0_wr_last_arb_set; + wire [7:0] l2_cpu0_wr_page_attr_arb_set; + wire [3:0] l2_cpu0_wr_partial_dw_arb_set; + wire l2_cpu0_wr_priv_arb_set; + wire [1:0] l2_cpu0_wr_shared_arb_set; + wire [2:0] l2_cpu0_wr_type_arb_set; + wire l2_cpu0_wr_vld_skid; + wire l2_cpu0_wr_way_arb_set; + wire l2_cpu0_wrq_almost_full; + wire [15:0] l2_cpu0_wrq_haz_clr_id_dcd_q; + wire l2_cpu0_wrq_haz_pending; + wire l2_cpu1_arb_thrshld_timeout_en; + wire l2_cpu1_barrier_done; + wire l2_cpu1_blk_non_evict_wr; + wire l2_cpu1_ccb_dbg_req_c3; + wire [48:0] l2_cpu1_ccb_req_addr_c3; + wire [4:0] l2_cpu1_ccb_req_id_c3; + wire [23:0] l2_cpu1_ccb_req_info_c3; + wire [8:0] l2_cpu1_ccb_req_type_c3; + wire l2_cpu1_cfg_ecc_en; + wire [2:0] l2_cpu1_dbufid_r1; + wire [129:0] l2_cpu1_ddata_r2; + wire l2_cpu1_ddlb_ecc_err_r3; + wire l2_cpu1_dext_err_r2; + wire l2_cpu1_dext_err_type_r2; + wire l2_cpu1_disable_clean_evict_opt; + wire l2_cpu1_dlast_r1; + wire l2_cpu1_dsngl_ecc_err_r3; + wire [3:0] l2_cpu1_dsq_clr_id_q; + wire l2_cpu1_dsq_clr_vld_q; + wire [3:0] l2_cpu1_dsq_rd_buf_id; + wire [15:0] l2_cpu1_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu1_dsq_rd_data_q; + wire l2_cpu1_dsq_rd_en; + wire l2_cpu1_dsq_rd_en_x2; + wire l2_cpu1_dt_pmu_evt_en; + wire l2_cpu1_dvalid_r1; + wire l2_cpu1_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu1_flsh_if_rd_id_l4_dly; + wire l2_cpu1_flsh_if_rd_l4_dly; + wire l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu1_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu1_flsh_ls_rd_id_l4_dly; + wire l2_cpu1_flsh_ls_rd_l2_dly; + wire l2_cpu1_flsh_ls_rd_l4_dly; + wire l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu1_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu1_flsh_ls_wr_id_l4_dly; + wire l2_cpu1_flsh_ls_wr_l2_dly; + wire l2_cpu1_flsh_ls_wr_l4_dly; + wire l2_cpu1_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu1_ibufid_r1; + wire [15:0] l2_cpu1_ic_addr_arb_set; + wire l2_cpu1_ic_arb_fast; + wire l2_cpu1_ic_barrier_stall_q; + wire [43:18] l2_cpu1_ic_base; + wire [31:0] l2_cpu1_ic_data_arb_set; + wire [2:0] l2_cpu1_ic_elem_size_arb_set; + wire l2_cpu1_ic_excl_arb_set; + wire [2:0] l2_cpu1_ic_id_arb_set; + wire l2_cpu1_ic_ns_arb_set; + wire l2_cpu1_ic_vld_skid; + wire l2_cpu1_ic_write_arb_set; + wire [127:0] l2_cpu1_idata_r2; + wire l2_cpu1_idlb_ecc_err_r3; + wire l2_cpu1_idle_block_reqs_q; + wire l2_cpu1_idle_wakeup_q; + wire l2_cpu1_iext_err_r2; + wire l2_cpu1_iext_err_type_r2; + wire l2_cpu1_if_ccb_clken_c3; + wire l2_cpu1_if_ccb_req_c3; + wire l2_cpu1_if_ccb_resp; + wire [4:0] l2_cpu1_if_ccb_resp_id; + wire l2_cpu1_if_sync_done_q; + wire l2_cpu1_if_sync_req; + wire l2_cpu1_ifq_haz_pending; + wire l2_cpu1_isngl_ecc_err_r3; + wire l2_cpu1_ivalid_r1; + wire [1:0] l2_cpu1_l2_cache_size; + wire [5:0] l2_cpu1_lrq_haz_clr_id_dcd_q; + wire l2_cpu1_lrq_haz_pending; + wire l2_cpu1_ls_ccb_clken_c3; + wire l2_cpu1_ls_ccb_data_wr; + wire l2_cpu1_ls_ccb_req_c3; + wire l2_cpu1_ls_ccb_resp; + wire [4:0] l2_cpu1_ls_ccb_resp_id; + wire l2_cpu1_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu1_ls_rd_haz_id_arb_q; + wire l2_cpu1_ls_rd_haz_vld_arb_q; + wire l2_cpu1_ls_sync_req; + wire [4:0] l2_cpu1_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu1_ls_wr_data_w2a; + wire l2_cpu1_ls_wr_dirty_w2a; + wire l2_cpu1_ls_wr_err_w2a; + wire [2:0] l2_cpu1_ls_wr_haz_id_arb_q; + wire l2_cpu1_ls_wr_haz_vld_arb_q; + wire l2_cpu1_ls_wr_last_w2a; + wire l2_cpu1_ls_wr_req_w2a; + wire [2:0] l2_cpu1_ls_wr_type_w2a; + wire [12:0] l2_cpu1_mbist1_addr_b1; + wire l2_cpu1_mbist1_all_b1; + wire [3:0] l2_cpu1_mbist1_array_b1; + wire [7:0] l2_cpu1_mbist1_be_b1; + wire l2_cpu1_mbist1_en_b1; + wire l2_cpu1_mbist1_rd_en_b1; + wire l2_cpu1_mbist1_wr_en_b1; + wire l2_cpu1_no_intctrl; + wire l2_cpu1_pf_rd_vld_skid_popped; + wire l2_cpu1_pf_throttle_q; + wire [33:0] l2_cpu1_pmu_events; + wire [2:0] l2_cpu1_rbufid; + wire l2_cpu1_rd_aarch64_arb_set; + wire [44:0] l2_cpu1_rd_addr_arb_set; + wire l2_cpu1_rd_arb; + wire l2_cpu1_rd_arb_fast; + wire [15:8] l2_cpu1_rd_asid_arb_set; + wire l2_cpu1_rd_bypass_arb_set; + wire [2:0] l2_cpu1_rd_bypass_bufid_e5; + wire [2:0] l2_cpu1_rd_bypass_lrq_id_e5; + wire l2_cpu1_rd_bypass_req_can_e5; + wire l2_cpu1_rd_bypass_way_e5; + wire [2:0] l2_cpu1_rd_cache_attr_arb_set; + wire [2:0] l2_cpu1_rd_elem_size_arb_set; + wire l2_cpu1_rd_excl_arb_set; + wire [4:0] l2_cpu1_rd_id_arb_set; + wire [2:0] l2_cpu1_rd_lrq_id_arb_set; + wire [7:0] l2_cpu1_rd_page_attr_arb_set; + wire l2_cpu1_rd_prfm_arb_set; + wire l2_cpu1_rd_priv_arb_set; + wire l2_cpu1_rd_replayed_arb_set; + wire [1:0] l2_cpu1_rd_shared_arb_set; + wire [6:0] l2_cpu1_rd_type_arb_set; + wire l2_cpu1_rd_va48_arb_set; + wire l2_cpu1_rd_vld_skid; + wire l2_cpu1_rd_way_arb_set; + wire l2_cpu1_rexfail; + wire [1:0] l2_cpu1_rstate; + wire l2_cpu1_rvalid; + wire [2:0] l2_cpu1_spec_bufid; + wire l2_cpu1_spec_valid; + wire [63:0] l2_cpu1_spr_rd_data; + wire l2_cpu1_tbw_dbl_ecc_err; + wire [63:0] l2_cpu1_tbw_desc_data; + wire l2_cpu1_tbw_desc_vld; + wire l2_cpu1_tbw_ext_err; + wire l2_cpu1_tbw_ext_err_type; + wire l2_cpu1_tlb_ccb_clken_c3; + wire l2_cpu1_tlb_ccb_req_c3; + wire l2_cpu1_tlb_sync_complete; + wire l2_cpu1_tlb_sync_done_q; + wire l2_cpu1_tlb_sync_req; + wire l2_cpu1_trq_haz_pending; + wire l2_cpu1_tw_ccb_resp; + wire [4:0] l2_cpu1_tw_ccb_resp_id; + wire l2_cpu1_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu1_wr_addr_arb_set; + wire l2_cpu1_wr_arb; + wire l2_cpu1_wr_arb_fast; + wire [2:0] l2_cpu1_wr_cache_attr_arb_set; + wire [11:0] l2_cpu1_wr_cl_id_arb_set; + wire l2_cpu1_wr_clean_evict_arb_set; + wire [143:0] l2_cpu1_wr_data; + wire l2_cpu1_wr_data_stall; + wire l2_cpu1_wr_data_vld_x1_q; + wire l2_cpu1_wr_dirty_arb_set; + wire [2:0] l2_cpu1_wr_elem_size_arb_set; + wire l2_cpu1_wr_err_arb_set; + wire l2_cpu1_wr_evict_x1_q; + wire l2_cpu1_wr_ex_fail; + wire l2_cpu1_wr_ex_resp; + wire [3:0] l2_cpu1_wr_id_arb_set; + wire l2_cpu1_wr_last_arb_set; + wire [7:0] l2_cpu1_wr_page_attr_arb_set; + wire [3:0] l2_cpu1_wr_partial_dw_arb_set; + wire l2_cpu1_wr_priv_arb_set; + wire [1:0] l2_cpu1_wr_shared_arb_set; + wire [2:0] l2_cpu1_wr_type_arb_set; + wire l2_cpu1_wr_vld_skid; + wire l2_cpu1_wr_way_arb_set; + wire l2_cpu1_wrq_almost_full; + wire [15:0] l2_cpu1_wrq_haz_clr_id_dcd_q; + wire l2_cpu1_wrq_haz_pending; + wire l2_cpu2_arb_thrshld_timeout_en; + wire l2_cpu2_barrier_done; + wire l2_cpu2_blk_non_evict_wr; + wire l2_cpu2_ccb_dbg_req_c3; + wire [48:0] l2_cpu2_ccb_req_addr_c3; + wire [4:0] l2_cpu2_ccb_req_id_c3; + wire [23:0] l2_cpu2_ccb_req_info_c3; + wire [8:0] l2_cpu2_ccb_req_type_c3; + wire l2_cpu2_cfg_ecc_en; + wire [2:0] l2_cpu2_dbufid_r1; + wire [129:0] l2_cpu2_ddata_r2; + wire l2_cpu2_ddlb_ecc_err_r3; + wire l2_cpu2_dext_err_r2; + wire l2_cpu2_dext_err_type_r2; + wire l2_cpu2_disable_clean_evict_opt; + wire l2_cpu2_dlast_r1; + wire l2_cpu2_dsngl_ecc_err_r3; + wire [3:0] l2_cpu2_dsq_clr_id_q; + wire l2_cpu2_dsq_clr_vld_q; + wire [3:0] l2_cpu2_dsq_rd_buf_id; + wire [15:0] l2_cpu2_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu2_dsq_rd_data_q; + wire l2_cpu2_dsq_rd_en; + wire l2_cpu2_dsq_rd_en_x2; + wire l2_cpu2_dt_pmu_evt_en; + wire l2_cpu2_dvalid_r1; + wire l2_cpu2_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu2_flsh_if_rd_id_l4_dly; + wire l2_cpu2_flsh_if_rd_l4_dly; + wire l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu2_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu2_flsh_ls_rd_id_l4_dly; + wire l2_cpu2_flsh_ls_rd_l2_dly; + wire l2_cpu2_flsh_ls_rd_l4_dly; + wire l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu2_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu2_flsh_ls_wr_id_l4_dly; + wire l2_cpu2_flsh_ls_wr_l2_dly; + wire l2_cpu2_flsh_ls_wr_l4_dly; + wire l2_cpu2_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu2_ibufid_r1; + wire [15:0] l2_cpu2_ic_addr_arb_set; + wire l2_cpu2_ic_arb_fast; + wire l2_cpu2_ic_barrier_stall_q; + wire [43:18] l2_cpu2_ic_base; + wire [31:0] l2_cpu2_ic_data_arb_set; + wire [2:0] l2_cpu2_ic_elem_size_arb_set; + wire l2_cpu2_ic_excl_arb_set; + wire [2:0] l2_cpu2_ic_id_arb_set; + wire l2_cpu2_ic_ns_arb_set; + wire l2_cpu2_ic_vld_skid; + wire l2_cpu2_ic_write_arb_set; + wire [127:0] l2_cpu2_idata_r2; + wire l2_cpu2_idlb_ecc_err_r3; + wire l2_cpu2_idle_block_reqs_q; + wire l2_cpu2_idle_wakeup_q; + wire l2_cpu2_iext_err_r2; + wire l2_cpu2_iext_err_type_r2; + wire l2_cpu2_if_ccb_clken_c3; + wire l2_cpu2_if_ccb_req_c3; + wire l2_cpu2_if_ccb_resp; + wire [4:0] l2_cpu2_if_ccb_resp_id; + wire l2_cpu2_if_sync_done_q; + wire l2_cpu2_if_sync_req; + wire l2_cpu2_ifq_haz_pending; + wire l2_cpu2_isngl_ecc_err_r3; + wire l2_cpu2_ivalid_r1; + wire [1:0] l2_cpu2_l2_cache_size; + wire [5:0] l2_cpu2_lrq_haz_clr_id_dcd_q; + wire l2_cpu2_lrq_haz_pending; + wire l2_cpu2_ls_ccb_clken_c3; + wire l2_cpu2_ls_ccb_data_wr; + wire l2_cpu2_ls_ccb_req_c3; + wire l2_cpu2_ls_ccb_resp; + wire [4:0] l2_cpu2_ls_ccb_resp_id; + wire l2_cpu2_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu2_ls_rd_haz_id_arb_q; + wire l2_cpu2_ls_rd_haz_vld_arb_q; + wire l2_cpu2_ls_sync_req; + wire [4:0] l2_cpu2_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu2_ls_wr_data_w2a; + wire l2_cpu2_ls_wr_dirty_w2a; + wire l2_cpu2_ls_wr_err_w2a; + wire [2:0] l2_cpu2_ls_wr_haz_id_arb_q; + wire l2_cpu2_ls_wr_haz_vld_arb_q; + wire l2_cpu2_ls_wr_last_w2a; + wire l2_cpu2_ls_wr_req_w2a; + wire [2:0] l2_cpu2_ls_wr_type_w2a; + wire [12:0] l2_cpu2_mbist1_addr_b1; + wire l2_cpu2_mbist1_all_b1; + wire [3:0] l2_cpu2_mbist1_array_b1; + wire [7:0] l2_cpu2_mbist1_be_b1; + wire l2_cpu2_mbist1_en_b1; + wire l2_cpu2_mbist1_rd_en_b1; + wire l2_cpu2_mbist1_wr_en_b1; + wire l2_cpu2_no_intctrl; + wire l2_cpu2_pf_rd_vld_skid_popped; + wire l2_cpu2_pf_throttle_q; + wire [33:0] l2_cpu2_pmu_events; + wire [2:0] l2_cpu2_rbufid; + wire l2_cpu2_rd_aarch64_arb_set; + wire [44:0] l2_cpu2_rd_addr_arb_set; + wire l2_cpu2_rd_arb; + wire l2_cpu2_rd_arb_fast; + wire [15:8] l2_cpu2_rd_asid_arb_set; + wire l2_cpu2_rd_bypass_arb_set; + wire [2:0] l2_cpu2_rd_bypass_bufid_e5; + wire [2:0] l2_cpu2_rd_bypass_lrq_id_e5; + wire l2_cpu2_rd_bypass_req_can_e5; + wire l2_cpu2_rd_bypass_way_e5; + wire [2:0] l2_cpu2_rd_cache_attr_arb_set; + wire [2:0] l2_cpu2_rd_elem_size_arb_set; + wire l2_cpu2_rd_excl_arb_set; + wire [4:0] l2_cpu2_rd_id_arb_set; + wire [2:0] l2_cpu2_rd_lrq_id_arb_set; + wire [7:0] l2_cpu2_rd_page_attr_arb_set; + wire l2_cpu2_rd_prfm_arb_set; + wire l2_cpu2_rd_priv_arb_set; + wire l2_cpu2_rd_replayed_arb_set; + wire [1:0] l2_cpu2_rd_shared_arb_set; + wire [6:0] l2_cpu2_rd_type_arb_set; + wire l2_cpu2_rd_va48_arb_set; + wire l2_cpu2_rd_vld_skid; + wire l2_cpu2_rd_way_arb_set; + wire l2_cpu2_rexfail; + wire [1:0] l2_cpu2_rstate; + wire l2_cpu2_rvalid; + wire [2:0] l2_cpu2_spec_bufid; + wire l2_cpu2_spec_valid; + wire [63:0] l2_cpu2_spr_rd_data; + wire l2_cpu2_tbw_dbl_ecc_err; + wire [63:0] l2_cpu2_tbw_desc_data; + wire l2_cpu2_tbw_desc_vld; + wire l2_cpu2_tbw_ext_err; + wire l2_cpu2_tbw_ext_err_type; + wire l2_cpu2_tlb_ccb_clken_c3; + wire l2_cpu2_tlb_ccb_req_c3; + wire l2_cpu2_tlb_sync_complete; + wire l2_cpu2_tlb_sync_done_q; + wire l2_cpu2_tlb_sync_req; + wire l2_cpu2_trq_haz_pending; + wire l2_cpu2_tw_ccb_resp; + wire [4:0] l2_cpu2_tw_ccb_resp_id; + wire l2_cpu2_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu2_wr_addr_arb_set; + wire l2_cpu2_wr_arb; + wire l2_cpu2_wr_arb_fast; + wire [2:0] l2_cpu2_wr_cache_attr_arb_set; + wire [11:0] l2_cpu2_wr_cl_id_arb_set; + wire l2_cpu2_wr_clean_evict_arb_set; + wire [143:0] l2_cpu2_wr_data; + wire l2_cpu2_wr_data_stall; + wire l2_cpu2_wr_data_vld_x1_q; + wire l2_cpu2_wr_dirty_arb_set; + wire [2:0] l2_cpu2_wr_elem_size_arb_set; + wire l2_cpu2_wr_err_arb_set; + wire l2_cpu2_wr_evict_x1_q; + wire l2_cpu2_wr_ex_fail; + wire l2_cpu2_wr_ex_resp; + wire [3:0] l2_cpu2_wr_id_arb_set; + wire l2_cpu2_wr_last_arb_set; + wire [7:0] l2_cpu2_wr_page_attr_arb_set; + wire [3:0] l2_cpu2_wr_partial_dw_arb_set; + wire l2_cpu2_wr_priv_arb_set; + wire [1:0] l2_cpu2_wr_shared_arb_set; + wire [2:0] l2_cpu2_wr_type_arb_set; + wire l2_cpu2_wr_vld_skid; + wire l2_cpu2_wr_way_arb_set; + wire l2_cpu2_wrq_almost_full; + wire [15:0] l2_cpu2_wrq_haz_clr_id_dcd_q; + wire l2_cpu2_wrq_haz_pending; + wire l2_cpu3_arb_thrshld_timeout_en; + wire l2_cpu3_barrier_done; + wire l2_cpu3_blk_non_evict_wr; + wire l2_cpu3_ccb_dbg_req_c3; + wire [48:0] l2_cpu3_ccb_req_addr_c3; + wire [4:0] l2_cpu3_ccb_req_id_c3; + wire [23:0] l2_cpu3_ccb_req_info_c3; + wire [8:0] l2_cpu3_ccb_req_type_c3; + wire l2_cpu3_cfg_ecc_en; + wire [2:0] l2_cpu3_dbufid_r1; + wire [129:0] l2_cpu3_ddata_r2; + wire l2_cpu3_ddlb_ecc_err_r3; + wire l2_cpu3_dext_err_r2; + wire l2_cpu3_dext_err_type_r2; + wire l2_cpu3_disable_clean_evict_opt; + wire l2_cpu3_dlast_r1; + wire l2_cpu3_dsngl_ecc_err_r3; + wire [3:0] l2_cpu3_dsq_clr_id_q; + wire l2_cpu3_dsq_clr_vld_q; + wire [3:0] l2_cpu3_dsq_rd_buf_id; + wire [15:0] l2_cpu3_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu3_dsq_rd_data_q; + wire l2_cpu3_dsq_rd_en; + wire l2_cpu3_dsq_rd_en_x2; + wire l2_cpu3_dt_pmu_evt_en; + wire l2_cpu3_dvalid_r1; + wire l2_cpu3_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu3_flsh_if_rd_id_l4_dly; + wire l2_cpu3_flsh_if_rd_l4_dly; + wire l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu3_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu3_flsh_ls_rd_id_l4_dly; + wire l2_cpu3_flsh_ls_rd_l2_dly; + wire l2_cpu3_flsh_ls_rd_l4_dly; + wire l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu3_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu3_flsh_ls_wr_id_l4_dly; + wire l2_cpu3_flsh_ls_wr_l2_dly; + wire l2_cpu3_flsh_ls_wr_l4_dly; + wire l2_cpu3_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu3_ibufid_r1; + wire [15:0] l2_cpu3_ic_addr_arb_set; + wire l2_cpu3_ic_arb_fast; + wire l2_cpu3_ic_barrier_stall_q; + wire [43:18] l2_cpu3_ic_base; + wire [31:0] l2_cpu3_ic_data_arb_set; + wire [2:0] l2_cpu3_ic_elem_size_arb_set; + wire l2_cpu3_ic_excl_arb_set; + wire [2:0] l2_cpu3_ic_id_arb_set; + wire l2_cpu3_ic_ns_arb_set; + wire l2_cpu3_ic_vld_skid; + wire l2_cpu3_ic_write_arb_set; + wire [127:0] l2_cpu3_idata_r2; + wire l2_cpu3_idlb_ecc_err_r3; + wire l2_cpu3_idle_block_reqs_q; + wire l2_cpu3_idle_wakeup_q; + wire l2_cpu3_iext_err_r2; + wire l2_cpu3_iext_err_type_r2; + wire l2_cpu3_if_ccb_clken_c3; + wire l2_cpu3_if_ccb_req_c3; + wire l2_cpu3_if_ccb_resp; + wire [4:0] l2_cpu3_if_ccb_resp_id; + wire l2_cpu3_if_sync_done_q; + wire l2_cpu3_if_sync_req; + wire l2_cpu3_ifq_haz_pending; + wire l2_cpu3_isngl_ecc_err_r3; + wire l2_cpu3_ivalid_r1; + wire [1:0] l2_cpu3_l2_cache_size; + wire [5:0] l2_cpu3_lrq_haz_clr_id_dcd_q; + wire l2_cpu3_lrq_haz_pending; + wire l2_cpu3_ls_ccb_clken_c3; + wire l2_cpu3_ls_ccb_data_wr; + wire l2_cpu3_ls_ccb_req_c3; + wire l2_cpu3_ls_ccb_resp; + wire [4:0] l2_cpu3_ls_ccb_resp_id; + wire l2_cpu3_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu3_ls_rd_haz_id_arb_q; + wire l2_cpu3_ls_rd_haz_vld_arb_q; + wire l2_cpu3_ls_sync_req; + wire [4:0] l2_cpu3_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu3_ls_wr_data_w2a; + wire l2_cpu3_ls_wr_dirty_w2a; + wire l2_cpu3_ls_wr_err_w2a; + wire [2:0] l2_cpu3_ls_wr_haz_id_arb_q; + wire l2_cpu3_ls_wr_haz_vld_arb_q; + wire l2_cpu3_ls_wr_last_w2a; + wire l2_cpu3_ls_wr_req_w2a; + wire [2:0] l2_cpu3_ls_wr_type_w2a; + wire [12:0] l2_cpu3_mbist1_addr_b1; + wire l2_cpu3_mbist1_all_b1; + wire [3:0] l2_cpu3_mbist1_array_b1; + wire [7:0] l2_cpu3_mbist1_be_b1; + wire l2_cpu3_mbist1_en_b1; + wire l2_cpu3_mbist1_rd_en_b1; + wire l2_cpu3_mbist1_wr_en_b1; + wire l2_cpu3_no_intctrl; + wire l2_cpu3_pf_rd_vld_skid_popped; + wire l2_cpu3_pf_throttle_q; + wire [33:0] l2_cpu3_pmu_events; + wire [2:0] l2_cpu3_rbufid; + wire l2_cpu3_rd_aarch64_arb_set; + wire [44:0] l2_cpu3_rd_addr_arb_set; + wire l2_cpu3_rd_arb; + wire l2_cpu3_rd_arb_fast; + wire [15:8] l2_cpu3_rd_asid_arb_set; + wire l2_cpu3_rd_bypass_arb_set; + wire [2:0] l2_cpu3_rd_bypass_bufid_e5; + wire [2:0] l2_cpu3_rd_bypass_lrq_id_e5; + wire l2_cpu3_rd_bypass_req_can_e5; + wire l2_cpu3_rd_bypass_way_e5; + wire [2:0] l2_cpu3_rd_cache_attr_arb_set; + wire [2:0] l2_cpu3_rd_elem_size_arb_set; + wire l2_cpu3_rd_excl_arb_set; + wire [4:0] l2_cpu3_rd_id_arb_set; + wire [2:0] l2_cpu3_rd_lrq_id_arb_set; + wire [7:0] l2_cpu3_rd_page_attr_arb_set; + wire l2_cpu3_rd_prfm_arb_set; + wire l2_cpu3_rd_priv_arb_set; + wire l2_cpu3_rd_replayed_arb_set; + wire [1:0] l2_cpu3_rd_shared_arb_set; + wire [6:0] l2_cpu3_rd_type_arb_set; + wire l2_cpu3_rd_va48_arb_set; + wire l2_cpu3_rd_vld_skid; + wire l2_cpu3_rd_way_arb_set; + wire l2_cpu3_rexfail; + wire [1:0] l2_cpu3_rstate; + wire l2_cpu3_rvalid; + wire [2:0] l2_cpu3_spec_bufid; + wire l2_cpu3_spec_valid; + wire [63:0] l2_cpu3_spr_rd_data; + wire l2_cpu3_tbw_dbl_ecc_err; + wire [63:0] l2_cpu3_tbw_desc_data; + wire l2_cpu3_tbw_desc_vld; + wire l2_cpu3_tbw_ext_err; + wire l2_cpu3_tbw_ext_err_type; + wire l2_cpu3_tlb_ccb_clken_c3; + wire l2_cpu3_tlb_ccb_req_c3; + wire l2_cpu3_tlb_sync_complete; + wire l2_cpu3_tlb_sync_done_q; + wire l2_cpu3_tlb_sync_req; + wire l2_cpu3_trq_haz_pending; + wire l2_cpu3_tw_ccb_resp; + wire [4:0] l2_cpu3_tw_ccb_resp_id; + wire l2_cpu3_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu3_wr_addr_arb_set; + wire l2_cpu3_wr_arb; + wire l2_cpu3_wr_arb_fast; + wire [2:0] l2_cpu3_wr_cache_attr_arb_set; + wire [11:0] l2_cpu3_wr_cl_id_arb_set; + wire l2_cpu3_wr_clean_evict_arb_set; + wire [143:0] l2_cpu3_wr_data; + wire l2_cpu3_wr_data_stall; + wire l2_cpu3_wr_data_vld_x1_q; + wire l2_cpu3_wr_dirty_arb_set; + wire [2:0] l2_cpu3_wr_elem_size_arb_set; + wire l2_cpu3_wr_err_arb_set; + wire l2_cpu3_wr_evict_x1_q; + wire l2_cpu3_wr_ex_fail; + wire l2_cpu3_wr_ex_resp; + wire [3:0] l2_cpu3_wr_id_arb_set; + wire l2_cpu3_wr_last_arb_set; + wire [7:0] l2_cpu3_wr_page_attr_arb_set; + wire [3:0] l2_cpu3_wr_partial_dw_arb_set; + wire l2_cpu3_wr_priv_arb_set; + wire [1:0] l2_cpu3_wr_shared_arb_set; + wire [2:0] l2_cpu3_wr_type_arb_set; + wire l2_cpu3_wr_vld_skid; + wire l2_cpu3_wr_way_arb_set; + wire l2_cpu3_wrq_almost_full; + wire [15:0] l2_cpu3_wrq_haz_clr_id_dcd_q; + wire l2_cpu3_wrq_haz_pending; + wire [2:0] l2_tbnk0_cpu0_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu0_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu0_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu0_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu1_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu1_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu1_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu1_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu2_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu2_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu2_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu2_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu3_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu3_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu3_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu3_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu0_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu0_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu0_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu0_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu1_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu1_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu1_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu1_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu2_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu2_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu2_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu2_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu3_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu3_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu3_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu3_wrq_clr_l4_dly2_q; + wire ls_cpu0_clrexmon; + wire ls_cpu0_imp_abort_containable; + wire ls_cpu0_imp_abort_dec; + wire ls_cpu0_imp_abort_ecc; + wire ls_cpu0_imp_abort_slv; + wire ls_cpu0_raw_eae_nonsec; + wire ls_cpu0_raw_eae_secure; + wire ls_cpu1_clrexmon; + wire ls_cpu1_imp_abort_containable; + wire ls_cpu1_imp_abort_dec; + wire ls_cpu1_imp_abort_ecc; + wire ls_cpu1_imp_abort_slv; + wire ls_cpu1_raw_eae_nonsec; + wire ls_cpu1_raw_eae_secure; + wire ls_cpu2_clrexmon; + wire ls_cpu2_imp_abort_containable; + wire ls_cpu2_imp_abort_dec; + wire ls_cpu2_imp_abort_ecc; + wire ls_cpu2_imp_abort_slv; + wire ls_cpu2_raw_eae_nonsec; + wire ls_cpu2_raw_eae_secure; + wire ls_cpu3_clrexmon; + wire ls_cpu3_imp_abort_containable; + wire ls_cpu3_imp_abort_dec; + wire ls_cpu3_imp_abort_ecc; + wire ls_cpu3_imp_abort_slv; + wire ls_cpu3_raw_eae_nonsec; + wire ls_cpu3_raw_eae_secure; + wire ncommirq_cpu0_i; + wire ncommirq_cpu1_i; + wire ncommirq_cpu2_i; + wire ncommirq_cpu3_i; + wire ncorereset_cpu0_o; + wire ncorereset_cpu1_o; + wire ncorereset_cpu2_o; + wire ncorereset_cpu3_o; + wire ncpuporeset_cpu0_o; + wire ncpuporeset_cpu1_o; + wire ncpuporeset_cpu2_o; + wire ncpuporeset_cpu3_o; + wire niden_cpu0_o; + wire niden_cpu1_o; + wire niden_cpu2_o; + wire niden_cpu3_o; + wire nmbistreset_cpu0_o; + wire nmbistreset_cpu1_o; + wire nmbistreset_cpu2_o; + wire nmbistreset_cpu3_o; + wire npmuirq_cpu0_i; + wire npmuirq_cpu1_i; + wire npmuirq_cpu2_i; + wire npmuirq_cpu3_i; + wire pm_export_cpu0_i; + wire pm_export_cpu1_i; + wire pm_export_cpu2_i; + wire pm_export_cpu3_i; + wire [24:0] pmuevent_cpu0_i; + wire [24:0] pmuevent_cpu1_i; + wire [24:0] pmuevent_cpu2_i; + wire [24:0] pmuevent_cpu3_i; + wire [43:2] rvbaraddr_cpu0_o; + wire [43:2] rvbaraddr_cpu1_o; + wire [43:2] rvbaraddr_cpu2_o; + wire [43:2] rvbaraddr_cpu3_o; + wire spiden_cpu0_o; + wire spiden_cpu1_o; + wire spiden_cpu2_o; + wire spiden_cpu3_o; + wire spniden_cpu0_o; + wire spniden_cpu1_o; + wire spniden_cpu2_o; + wire spniden_cpu3_o; + wire syncreqm_cpu0_o; + wire syncreqm_cpu1_o; + wire syncreqm_cpu2_o; + wire syncreqm_cpu3_o; + wire [1:0] tm_cpu0_cnthctl_kernel; + wire [3:0] tm_cpu0_cntkctl_usr; + wire [1:0] tm_cpu1_cnthctl_kernel; + wire [3:0] tm_cpu1_cntkctl_usr; + wire [1:0] tm_cpu2_cnthctl_kernel; + wire [3:0] tm_cpu2_cntkctl_usr; + wire [1:0] tm_cpu3_cnthctl_kernel; + wire [3:0] tm_cpu3_cntkctl_usr; + wire [63:0] tsvalueb_cpu0_o; + wire [63:0] tsvalueb_cpu1_o; + wire [63:0] tsvalueb_cpu2_o; + wire [63:0] tsvalueb_cpu3_o; + wire vinithi_cpu0_o; + wire vinithi_cpu1_o; + wire vinithi_cpu2_o; + wire vinithi_cpu3_o; + + maia_cpu ucpu0( // outputs + .afreadym_cpu (afreadym_cpu0_i), + .atbytesm_cpu (atbytesm_cpu0_i[1:0]), + .atdatam_cpu (atdatam_cpu0_i[31:0]), + .atidm_cpu (atidm_cpu0_i[6:0]), + .atvalidm_cpu (atvalidm_cpu0_i), + .commrx_cpu (commrx_cpu0_i), + .commtx_cpu (commtx_cpu0_i), + .dbgack_cpu (dbgack_cpu0_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu0_i), + .dbgrstreq_cpu (dbgrstreq_cpu0_i), + .ds_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_flush (ds_cpu0_flush), + .ds_flush_type (ds_cpu0_flush_type[5:0]), + .ds_hcr_va (ds_cpu0_hcr_va), + .ds_hcr_vf (ds_cpu0_hcr_vf), + .ds_hcr_vi (ds_cpu0_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu0_reset_req), + .ds_sev_req (ds_cpu0_sev_req), + .ds_sevl_req (ds_cpu0_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_wfe_req (ds_cpu0_wfe_req), + .ds_wfi_req (ds_cpu0_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu0_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu0_clrexmon), + .ls_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu0_i), + .npmuirq_cpu (npmuirq_cpu0_i), + .pm_export_cpu (pm_export_cpu0_i), + .pmuevent_cpu (pmuevent_cpu0_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu0_o), + .afvalidm_cpu (afvalidm_cpu0_o), + .atclken_cpu (atclken_cpu0_o), + .atreadym_cpu (atreadym_cpu0_o), + .cfgend_cpu (cfgend_cpu0_o), + .cfgte_cpu (cfgte_cpu0_o), + .ck_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_event_reg (ck_cpu0_event_reg), + .ck_gclkt (ck_gclkt[0]), + .ck_wfe_ack (ck_cpu0_wfe_ack), + .ck_wfi_ack (ck_cpu0_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu0_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu0_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu0_o), + .cpuid (cpuid_cpu0_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu0_o), + .dbgen_cpu (dbgen_cpu0_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu0_o), + .dbgromaddr_cpu (dbgromaddr_cpu0_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu0_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu0_o), + .dftramhold_cpu (dftramhold_cpu0_o), + .dftrstdisable_cpu (dftrstdisable_cpu0_o), + .dftse_cpu (dftse_cpu0_o), + .dt_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu0_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[0]), + .ic_el_change_complete (ic_el_change_complete[0]), + .ic_hcr_change_complete (ic_hcr_change_complete[0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[0]), + .ic_ich_el2_tc (ic_ich_el2_tc[0]), + .ic_nfiq (ic_nfiq[0]), + .ic_nirq (ic_nirq[0]), + .ic_nsei (ic_nsei[0]), + .ic_nvfiq (ic_nvfiq[0]), + .ic_nvirq (ic_nvirq[0]), + .ic_nvsei (ic_nvsei[0]), + .ic_p_valid (ic_p_valid[0]), + .ic_sample_spr (ic_sample_spr[0]), + .ic_scr_change_complete (ic_scr_change_complete[0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[0]), + .ic_sra_el1s_en (ic_sra_el1s_en[0]), + .ic_sra_el2_en (ic_sra_el2_en[0]), + .ic_sra_el3_en (ic_sra_el3_en[0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[0]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu0_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu0_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu0_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu0_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu0_rexfail), + .l2_cpu_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu0_rvalid), + .l2_cpu_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu0_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu0_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu0_o), + .ncpuporeset_cpu (ncpuporeset_cpu0_o), + .niden_cpu (niden_cpu0_o), + .nmbistreset_cpu (nmbistreset_cpu0_o), + .rvbaraddr_cpu (rvbaraddr_cpu0_o[43:2]), + .spiden_cpu (spiden_cpu0_o), + .spniden_cpu (spniden_cpu0_o), + .syncreqm_cpu (syncreqm_cpu0_o), + .tm_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu0_o[63:0]), + .vinithi_cpu (vinithi_cpu0_o) + ); // ucpu0 + + maia_cpu ucpu1( // outputs + .afreadym_cpu (afreadym_cpu1_i), + .atbytesm_cpu (atbytesm_cpu1_i[1:0]), + .atdatam_cpu (atdatam_cpu1_i[31:0]), + .atidm_cpu (atidm_cpu1_i[6:0]), + .atvalidm_cpu (atvalidm_cpu1_i), + .commrx_cpu (commrx_cpu1_i), + .commtx_cpu (commtx_cpu1_i), + .dbgack_cpu (dbgack_cpu1_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu1_i), + .dbgrstreq_cpu (dbgrstreq_cpu1_i), + .ds_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_flush (ds_cpu1_flush), + .ds_flush_type (ds_cpu1_flush_type[5:0]), + .ds_hcr_va (ds_cpu1_hcr_va), + .ds_hcr_vf (ds_cpu1_hcr_vf), + .ds_hcr_vi (ds_cpu1_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu1_reset_req), + .ds_sev_req (ds_cpu1_sev_req), + .ds_sevl_req (ds_cpu1_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_wfe_req (ds_cpu1_wfe_req), + .ds_wfi_req (ds_cpu1_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu1_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu1_clrexmon), + .ls_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu1_i), + .npmuirq_cpu (npmuirq_cpu1_i), + .pm_export_cpu (pm_export_cpu1_i), + .pmuevent_cpu (pmuevent_cpu1_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu1_o), + .afvalidm_cpu (afvalidm_cpu1_o), + .atclken_cpu (atclken_cpu1_o), + .atreadym_cpu (atreadym_cpu1_o), + .cfgend_cpu (cfgend_cpu1_o), + .cfgte_cpu (cfgte_cpu1_o), + .ck_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_event_reg (ck_cpu1_event_reg), + .ck_gclkt (ck_gclkt[1]), + .ck_wfe_ack (ck_cpu1_wfe_ack), + .ck_wfi_ack (ck_cpu1_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu1_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu1_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu1_o), + .cpuid (cpuid_cpu1_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu1_o), + .dbgen_cpu (dbgen_cpu1_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu1_o), + .dbgromaddr_cpu (dbgromaddr_cpu1_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu1_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu1_o), + .dftramhold_cpu (dftramhold_cpu1_o), + .dftrstdisable_cpu (dftrstdisable_cpu1_o), + .dftse_cpu (dftse_cpu1_o), + .dt_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu1_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[1]), + .ic_el_change_complete (ic_el_change_complete[1]), + .ic_hcr_change_complete (ic_hcr_change_complete[1]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[1]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[1]), + .ic_ich_el2_tc (ic_ich_el2_tc[1]), + .ic_nfiq (ic_nfiq[1]), + .ic_nirq (ic_nirq[1]), + .ic_nsei (ic_nsei[1]), + .ic_nvfiq (ic_nvfiq[1]), + .ic_nvirq (ic_nvirq[1]), + .ic_nvsei (ic_nvsei[1]), + .ic_p_valid (ic_p_valid[1]), + .ic_sample_spr (ic_sample_spr[1]), + .ic_scr_change_complete (ic_scr_change_complete[1]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[1]), + .ic_sra_el1s_en (ic_sra_el1s_en[1]), + .ic_sra_el2_en (ic_sra_el2_en[1]), + .ic_sra_el3_en (ic_sra_el3_en[1]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[1]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[1]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[1]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[1]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu1_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu1_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu1_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu1_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu1_rexfail), + .l2_cpu_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu1_rvalid), + .l2_cpu_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu1_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu1_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu1_o), + .ncpuporeset_cpu (ncpuporeset_cpu1_o), + .niden_cpu (niden_cpu1_o), + .nmbistreset_cpu (nmbistreset_cpu1_o), + .rvbaraddr_cpu (rvbaraddr_cpu1_o[43:2]), + .spiden_cpu (spiden_cpu1_o), + .spniden_cpu (spniden_cpu1_o), + .syncreqm_cpu (syncreqm_cpu1_o), + .tm_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu1_o[63:0]), + .vinithi_cpu (vinithi_cpu1_o) + ); // ucpu1 + + maia_cpu ucpu2( // outputs + .afreadym_cpu (afreadym_cpu2_i), + .atbytesm_cpu (atbytesm_cpu2_i[1:0]), + .atdatam_cpu (atdatam_cpu2_i[31:0]), + .atidm_cpu (atidm_cpu2_i[6:0]), + .atvalidm_cpu (atvalidm_cpu2_i), + .commrx_cpu (commrx_cpu2_i), + .commtx_cpu (commtx_cpu2_i), + .dbgack_cpu (dbgack_cpu2_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu2_i), + .dbgrstreq_cpu (dbgrstreq_cpu2_i), + .ds_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_flush (ds_cpu2_flush), + .ds_flush_type (ds_cpu2_flush_type[5:0]), + .ds_hcr_va (ds_cpu2_hcr_va), + .ds_hcr_vf (ds_cpu2_hcr_vf), + .ds_hcr_vi (ds_cpu2_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu2_reset_req), + .ds_sev_req (ds_cpu2_sev_req), + .ds_sevl_req (ds_cpu2_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_wfe_req (ds_cpu2_wfe_req), + .ds_wfi_req (ds_cpu2_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu2_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu2_clrexmon), + .ls_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu2_i), + .npmuirq_cpu (npmuirq_cpu2_i), + .pm_export_cpu (pm_export_cpu2_i), + .pmuevent_cpu (pmuevent_cpu2_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu2_o), + .afvalidm_cpu (afvalidm_cpu2_o), + .atclken_cpu (atclken_cpu2_o), + .atreadym_cpu (atreadym_cpu2_o), + .cfgend_cpu (cfgend_cpu2_o), + .cfgte_cpu (cfgte_cpu2_o), + .ck_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_event_reg (ck_cpu2_event_reg), + .ck_gclkt (ck_gclkt[2]), + .ck_wfe_ack (ck_cpu2_wfe_ack), + .ck_wfi_ack (ck_cpu2_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu2_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu2_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu2_o), + .cpuid (cpuid_cpu2_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu2_o), + .dbgen_cpu (dbgen_cpu2_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu2_o), + .dbgromaddr_cpu (dbgromaddr_cpu2_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu2_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu2_o), + .dftramhold_cpu (dftramhold_cpu2_o), + .dftrstdisable_cpu (dftrstdisable_cpu2_o), + .dftse_cpu (dftse_cpu2_o), + .dt_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu2_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[2]), + .ic_el_change_complete (ic_el_change_complete[2]), + .ic_hcr_change_complete (ic_hcr_change_complete[2]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[2]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[2]), + .ic_ich_el2_tc (ic_ich_el2_tc[2]), + .ic_nfiq (ic_nfiq[2]), + .ic_nirq (ic_nirq[2]), + .ic_nsei (ic_nsei[2]), + .ic_nvfiq (ic_nvfiq[2]), + .ic_nvirq (ic_nvirq[2]), + .ic_nvsei (ic_nvsei[2]), + .ic_p_valid (ic_p_valid[2]), + .ic_sample_spr (ic_sample_spr[2]), + .ic_scr_change_complete (ic_scr_change_complete[2]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[2]), + .ic_sra_el1s_en (ic_sra_el1s_en[2]), + .ic_sra_el2_en (ic_sra_el2_en[2]), + .ic_sra_el3_en (ic_sra_el3_en[2]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[2]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[2]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[2]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[2]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu2_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu2_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu2_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu2_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu2_rexfail), + .l2_cpu_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu2_rvalid), + .l2_cpu_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu2_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu2_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu2_o), + .ncpuporeset_cpu (ncpuporeset_cpu2_o), + .niden_cpu (niden_cpu2_o), + .nmbistreset_cpu (nmbistreset_cpu2_o), + .rvbaraddr_cpu (rvbaraddr_cpu2_o[43:2]), + .spiden_cpu (spiden_cpu2_o), + .spniden_cpu (spniden_cpu2_o), + .syncreqm_cpu (syncreqm_cpu2_o), + .tm_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu2_o[63:0]), + .vinithi_cpu (vinithi_cpu2_o) + ); // ucpu2 + + maia_cpu ucpu3( // outputs + .afreadym_cpu (afreadym_cpu3_i), + .atbytesm_cpu (atbytesm_cpu3_i[1:0]), + .atdatam_cpu (atdatam_cpu3_i[31:0]), + .atidm_cpu (atidm_cpu3_i[6:0]), + .atvalidm_cpu (atvalidm_cpu3_i), + .commrx_cpu (commrx_cpu3_i), + .commtx_cpu (commtx_cpu3_i), + .dbgack_cpu (dbgack_cpu3_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu (dbgrstreq_cpu3_i), + .ds_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_flush (ds_cpu3_flush), + .ds_flush_type (ds_cpu3_flush_type[5:0]), + .ds_hcr_va (ds_cpu3_hcr_va), + .ds_hcr_vf (ds_cpu3_hcr_vf), + .ds_hcr_vi (ds_cpu3_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_ic_scr_change (ds_cpu3_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu3_reset_req), + .ds_sev_req (ds_cpu3_sev_req), + .ds_sevl_req (ds_cpu3_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_wfe_req (ds_cpu3_wfe_req), + .ds_wfi_req (ds_cpu3_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu3_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu3_clrexmon), + .ls_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu3_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu3_i), + .npmuirq_cpu (npmuirq_cpu3_i), + .pm_export_cpu (pm_export_cpu3_i), + .pmuevent_cpu (pmuevent_cpu3_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu3_o), + .afvalidm_cpu (afvalidm_cpu3_o), + .atclken_cpu (atclken_cpu3_o), + .atreadym_cpu (atreadym_cpu3_o), + .cfgend_cpu (cfgend_cpu3_o), + .cfgte_cpu (cfgte_cpu3_o), + .ck_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_event_reg (ck_cpu3_event_reg), + .ck_gclkt (ck_gclkt[3]), + .ck_wfe_ack (ck_cpu3_wfe_ack), + .ck_wfi_ack (ck_cpu3_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu3_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu3_o), + .cpuid (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu3_o), + .dbgen_cpu (dbgen_cpu3_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu3_o), + .dbgromaddr_cpu (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu3_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu3_o), + .dftramhold_cpu (dftramhold_cpu3_o), + .dftrstdisable_cpu (dftrstdisable_cpu3_o), + .dftse_cpu (dftse_cpu3_o), + .dt_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu3_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[3]), + .ic_el_change_complete (ic_el_change_complete[3]), + .ic_hcr_change_complete (ic_hcr_change_complete[3]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[3]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[3]), + .ic_ich_el2_tc (ic_ich_el2_tc[3]), + .ic_nfiq (ic_nfiq[3]), + .ic_nirq (ic_nirq[3]), + .ic_nsei (ic_nsei[3]), + .ic_nvfiq (ic_nvfiq[3]), + .ic_nvirq (ic_nvirq[3]), + .ic_nvsei (ic_nvsei[3]), + .ic_p_valid (ic_p_valid[3]), + .ic_sample_spr (ic_sample_spr[3]), + .ic_scr_change_complete (ic_scr_change_complete[3]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[3]), + .ic_sra_el1s_en (ic_sra_el1s_en[3]), + .ic_sra_el2_en (ic_sra_el2_en[3]), + .ic_sra_el3_en (ic_sra_el3_en[3]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[3]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[3]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[3]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[3]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu3_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu3_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu3_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu3_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu3_rexfail), + .l2_cpu_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu3_rvalid), + .l2_cpu_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu3_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu3_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu3_o), + .ncpuporeset_cpu (ncpuporeset_cpu3_o), + .niden_cpu (niden_cpu3_o), + .nmbistreset_cpu (nmbistreset_cpu3_o), + .rvbaraddr_cpu (rvbaraddr_cpu3_o[43:2]), + .spiden_cpu (spiden_cpu3_o), + .spniden_cpu (spniden_cpu3_o), + .syncreqm_cpu (syncreqm_cpu3_o), + .tm_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu3_o[63:0]), + .vinithi_cpu (vinithi_cpu3_o) + ); // ucpu3 + + maia_noncpu_feq20 unoncpu( // outputs + .ACREADYM (ACREADYM), + .AFREADYM0 (AFREADYM0), + .AFREADYM1 (AFREADYM1), + .AFREADYM2 (AFREADYM2), + .AFREADYM3 (AFREADYM3), + .ARADDRM (ARADDRM[43:0]), + .ARBARM (ARBARM[1:0]), + .ARBURSTM (ARBURSTM[1:0]), + .ARCACHEM (ARCACHEM[3:0]), + .ARDOMAINM (ARDOMAINM[1:0]), + .ARIDM (ARIDM[6:0]), + .ARLENM (ARLENM[7:0]), + .ARLOCKM (ARLOCKM), + .ARPROTM (ARPROTM[2:0]), + .ARREADYS (ARREADYS), + .ARSIZEM (ARSIZEM[2:0]), + .ARSNOOPM (ARSNOOPM[3:0]), + .ARVALIDM (ARVALIDM), + .ATBYTESM0 (ATBYTESM0[1:0]), + .ATBYTESM1 (ATBYTESM1[1:0]), + .ATBYTESM2 (ATBYTESM2[1:0]), + .ATBYTESM3 (ATBYTESM3[1:0]), + .ATDATAM0 (ATDATAM0[31:0]), + .ATDATAM1 (ATDATAM1[31:0]), + .ATDATAM2 (ATDATAM2[31:0]), + .ATDATAM3 (ATDATAM3[31:0]), + .ATIDM0 (ATIDM0[6:0]), + .ATIDM1 (ATIDM1[6:0]), + .ATIDM2 (ATIDM2[6:0]), + .ATIDM3 (ATIDM3[6:0]), + .ATVALIDM0 (ATVALIDM0), + .ATVALIDM1 (ATVALIDM1), + .ATVALIDM2 (ATVALIDM2), + .ATVALIDM3 (ATVALIDM3), + .AWADDRM (AWADDRM[43:0]), + .AWBARM (AWBARM[1:0]), + .AWBURSTM (AWBURSTM[1:0]), + .AWCACHEM (AWCACHEM[3:0]), + .AWDOMAINM (AWDOMAINM[1:0]), + .AWIDM (AWIDM[6:0]), + .AWLENM (AWLENM[7:0]), + .AWLOCKM (AWLOCKM), + .AWPROTM (AWPROTM[2:0]), + .AWREADYS (AWREADYS), + .AWSIZEM (AWSIZEM[2:0]), + .AWSNOOPM (AWSNOOPM[2:0]), + .AWUNIQUEM (AWUNIQUEM), + .AWVALIDM (AWVALIDM), + .BIDS (BIDS[4:0]), + .BREADYM (BREADYM), + .BRESPS (BRESPS[1:0]), + .BVALIDS (BVALIDS), + .CDDATAM (CDDATAM[127:0]), + .CDLASTM (CDLASTM), + .CDVALIDM (CDVALIDM), + .CLREXMONACK (CLREXMONACK), + .COMMRX (COMMRX[`MAIA_CN:0]), + .COMMTX (COMMTX[`MAIA_CN:0]), + .CPUQACCEPTn (CPUQACCEPTn[`MAIA_CN:0]), + .CPUQACTIVE (CPUQACTIVE[`MAIA_CN:0]), + .CPUQDENY (CPUQDENY[`MAIA_CN:0]), + .CRRESPM (CRRESPM[4:0]), + .CRVALIDM (CRVALIDM), + .CTICHINACK (CTICHINACK[3:0]), + .CTICHOUT (CTICHOUT[3:0]), + .CTIIRQ (CTIIRQ[`MAIA_CN:0]), + .DBGACK (DBGACK[`MAIA_CN:0]), + .DBGNOPWRDWN (DBGNOPWRDWN[`MAIA_CN:0]), + .DBGPWRUPREQ (DBGPWRUPREQ[`MAIA_CN:0]), + .DBGRSTREQ (DBGRSTREQ[`MAIA_CN:0]), + .EVENTO (EVENTO), + .ICCTDATA (ICCTDATA[15:0]), + .ICCTID (ICCTID[1:0]), + .ICCTLAST (ICCTLAST), + .ICCTVALID (ICCTVALID), + .ICDTREADY (ICDTREADY), + .L2FLUSHDONE (L2FLUSHDONE), + .L2QACCEPTn (L2QACCEPTn), + .L2QACTIVE (L2QACTIVE), + .L2QDENY (L2QDENY), + .PMUEVENT0 (PMUEVENT0[24:0]), + .PMUEVENT1 (PMUEVENT1[24:0]), + .PMUEVENT2 (PMUEVENT2[24:0]), + .PMUEVENT3 (PMUEVENT3[24:0]), + .PMUSNAPSHOTACK (PMUSNAPSHOTACK[`MAIA_CN:0]), + .PRDATADBG (PRDATADBG[31:0]), + .PREADYDBG (PREADYDBG), + .PSLVERRDBG (PSLVERRDBG), + .RACKM (RACKM), + .RDATAS (RDATAS[127:0]), + .RDMEMATTR (RDMEMATTR[7:0]), + .RIDS (RIDS[4:0]), + .RLASTS (RLASTS), + .RREADYM (RREADYM), + .RRESPS (RRESPS[1:0]), + .RVALIDS (RVALIDS), + .SMPEN (SMPEN[`MAIA_CN:0]), + .STANDBYWFE (STANDBYWFE[`MAIA_CN:0]), + .STANDBYWFI (STANDBYWFI[`MAIA_CN:0]), + .STANDBYWFIL2 (STANDBYWFIL2), + .WACKM (WACKM), + .WARMRSTREQ (WARMRSTREQ[`MAIA_CN:0]), + .WDATAM (WDATAM[127:0]), + .WIDM (WIDM[6:0]), + .WLASTM (WLASTM), + .WREADYS (WREADYS), + .WRMEMATTR (WRMEMATTR[7:0]), + .WSTRBM (WSTRBM[15:0]), + .WVALIDM (WVALIDM), + .aa64naa32_cpu0_o (aa64naa32_cpu0_o), + .aa64naa32_cpu1_o (aa64naa32_cpu1_o), + .aa64naa32_cpu2_o (aa64naa32_cpu2_o), + .aa64naa32_cpu3_o (aa64naa32_cpu3_o), + .afvalidm_cpu0_o (afvalidm_cpu0_o), + .afvalidm_cpu1_o (afvalidm_cpu1_o), + .afvalidm_cpu2_o (afvalidm_cpu2_o), + .afvalidm_cpu3_o (afvalidm_cpu3_o), + .atclken_cpu0_o (atclken_cpu0_o), + .atclken_cpu1_o (atclken_cpu1_o), + .atclken_cpu2_o (atclken_cpu2_o), + .atclken_cpu3_o (atclken_cpu3_o), + .atreadym_cpu0_o (atreadym_cpu0_o), + .atreadym_cpu1_o (atreadym_cpu1_o), + .atreadym_cpu2_o (atreadym_cpu2_o), + .atreadym_cpu3_o (atreadym_cpu3_o), + .cfgend_cpu0_o (cfgend_cpu0_o), + .cfgend_cpu1_o (cfgend_cpu1_o), + .cfgend_cpu2_o (cfgend_cpu2_o), + .cfgend_cpu3_o (cfgend_cpu3_o), + .cfgte_cpu0_o (cfgte_cpu0_o), + .cfgte_cpu1_o (cfgte_cpu1_o), + .cfgte_cpu2_o (cfgte_cpu2_o), + .cfgte_cpu3_o (cfgte_cpu3_o), + .ck_cpu0_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_cpu0_event_reg (ck_cpu0_event_reg), + .ck_cpu0_wfe_ack (ck_cpu0_wfe_ack), + .ck_cpu0_wfi_ack (ck_cpu0_wfi_ack), + .ck_cpu1_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_cpu1_event_reg (ck_cpu1_event_reg), + .ck_cpu1_wfe_ack (ck_cpu1_wfe_ack), + .ck_cpu1_wfi_ack (ck_cpu1_wfi_ack), + .ck_cpu2_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_cpu2_event_reg (ck_cpu2_event_reg), + .ck_cpu2_wfe_ack (ck_cpu2_wfe_ack), + .ck_cpu2_wfi_ack (ck_cpu2_wfi_ack), + .ck_cpu3_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_cpu3_event_reg (ck_cpu3_event_reg), + .ck_cpu3_wfe_ack (ck_cpu3_wfe_ack), + .ck_cpu3_wfi_ack (ck_cpu3_wfi_ack), + .ck_gclkt (ck_gclkt[`MAIA_CN:0]), + .clusteridaff1_cpu0_o (clusteridaff1_cpu0_o[7:0]), + .clusteridaff1_cpu1_o (clusteridaff1_cpu1_o[7:0]), + .clusteridaff1_cpu2_o (clusteridaff1_cpu2_o[7:0]), + .clusteridaff1_cpu3_o (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu0_o (clusteridaff2_cpu0_o[7:0]), + .clusteridaff2_cpu1_o (clusteridaff2_cpu1_o[7:0]), + .clusteridaff2_cpu2_o (clusteridaff2_cpu2_o[7:0]), + .clusteridaff2_cpu3_o (clusteridaff2_cpu3_o[7:0]), + .cp15sdisable_cpu0_o (cp15sdisable_cpu0_o), + .cp15sdisable_cpu1_o (cp15sdisable_cpu1_o), + .cp15sdisable_cpu2_o (cp15sdisable_cpu2_o), + .cp15sdisable_cpu3_o (cp15sdisable_cpu3_o), + .cpuid_cpu0_o (cpuid_cpu0_o[1:0]), + .cpuid_cpu1_o (cpuid_cpu1_o[1:0]), + .cpuid_cpu2_o (cpuid_cpu2_o[1:0]), + .cpuid_cpu3_o (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu0_o (cryptodisable_cpu0_o), + .cryptodisable_cpu1_o (cryptodisable_cpu1_o), + .cryptodisable_cpu2_o (cryptodisable_cpu2_o), + .cryptodisable_cpu3_o (cryptodisable_cpu3_o), + .dbgen_cpu0_o (dbgen_cpu0_o), + .dbgen_cpu1_o (dbgen_cpu1_o), + .dbgen_cpu2_o (dbgen_cpu2_o), + .dbgen_cpu3_o (dbgen_cpu3_o), + .dbgl1rstdisable_cpu0_o (dbgl1rstdisable_cpu0_o), + .dbgl1rstdisable_cpu1_o (dbgl1rstdisable_cpu1_o), + .dbgl1rstdisable_cpu2_o (dbgl1rstdisable_cpu2_o), + .dbgl1rstdisable_cpu3_o (dbgl1rstdisable_cpu3_o), + .dbgromaddr_cpu0_o (dbgromaddr_cpu0_o[43:12]), + .dbgromaddr_cpu1_o (dbgromaddr_cpu1_o[43:12]), + .dbgromaddr_cpu2_o (dbgromaddr_cpu2_o[43:12]), + .dbgromaddr_cpu3_o (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu0_o (dbgromaddrv_cpu0_o), + .dbgromaddrv_cpu1_o (dbgromaddrv_cpu1_o), + .dbgromaddrv_cpu2_o (dbgromaddrv_cpu2_o), + .dbgromaddrv_cpu3_o (dbgromaddrv_cpu3_o), + .dftcrclkdisable_cpu0_o (dftcrclkdisable_cpu0_o), + .dftcrclkdisable_cpu1_o (dftcrclkdisable_cpu1_o), + .dftcrclkdisable_cpu2_o (dftcrclkdisable_cpu2_o), + .dftcrclkdisable_cpu3_o (dftcrclkdisable_cpu3_o), + .dftramhold_cpu0_o (dftramhold_cpu0_o), + .dftramhold_cpu1_o (dftramhold_cpu1_o), + .dftramhold_cpu2_o (dftramhold_cpu2_o), + .dftramhold_cpu3_o (dftramhold_cpu3_o), + .dftrstdisable_cpu0_o (dftrstdisable_cpu0_o), + .dftrstdisable_cpu1_o (dftrstdisable_cpu1_o), + .dftrstdisable_cpu2_o (dftrstdisable_cpu2_o), + .dftrstdisable_cpu3_o (dftrstdisable_cpu3_o), + .dftse_cpu0_o (dftse_cpu0_o), + .dftse_cpu1_o (dftse_cpu1_o), + .dftse_cpu2_o (dftse_cpu2_o), + .dftse_cpu3_o (dftse_cpu3_o), + .dt_cpu0_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cpu0_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cpu0_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cpu0_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_cpu0_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_cpu0_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_cpu0_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_cpu0_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_cpu0_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_cpu0_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_cpu0_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_cpu0_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_cpu0_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_cpu0_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_cpu0_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_cpu0_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_cpu0_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cpu1_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cpu1_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cpu1_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_cpu1_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_cpu1_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_cpu1_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_cpu1_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_cpu1_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_cpu1_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_cpu1_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_cpu1_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_cpu1_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_cpu1_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_cpu1_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_cpu1_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_cpu1_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cpu2_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cpu2_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cpu2_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_cpu2_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_cpu2_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_cpu2_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_cpu2_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_cpu2_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_cpu2_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_cpu2_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_cpu2_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_cpu2_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_cpu2_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_cpu2_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_cpu2_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_cpu2_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cpu3_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cpu3_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cpu3_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_cpu3_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_cpu3_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_cpu3_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_cpu3_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_cpu3_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_cpu3_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_cpu3_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_cpu3_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_cpu3_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_cpu3_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_cpu3_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_cpu3_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_cpu3_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .giccdisable_cpu0_o (giccdisable_cpu0_o), + .giccdisable_cpu1_o (giccdisable_cpu1_o), + .giccdisable_cpu2_o (giccdisable_cpu2_o), + .giccdisable_cpu3_o (giccdisable_cpu3_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[`MAIA_CN:0]), + .ic_el_change_complete (ic_el_change_complete[`MAIA_CN:0]), + .ic_hcr_change_complete (ic_hcr_change_complete[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq[`MAIA_CN:0]), + .ic_nirq (ic_nirq[`MAIA_CN:0]), + .ic_nsei (ic_nsei[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei[`MAIA_CN:0]), + .ic_p_valid (ic_p_valid[`MAIA_CN:0]), + .ic_sample_spr (ic_sample_spr[`MAIA_CN:0]), + .ic_scr_change_complete (ic_scr_change_complete[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[`MAIA_CN:0]), + .l2_cpu0_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu0_barrier_done (l2_cpu0_barrier_done), + .l2_cpu0_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu0_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu0_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu0_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu0_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu0_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu0_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu0_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu0_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu0_ddbl_ecc_err_r3 (l2_cpu0_ddlb_ecc_err_r3), + .l2_cpu0_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu0_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu0_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu0_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu0_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu0_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu0_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu0_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu0_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu0_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu0_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu0_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu0_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu0_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu0_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu0_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu0_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu0_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu0_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu0_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu0_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu0_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu0_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu0_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu0_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu0_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu0_idbl_ecc_err_r3 (l2_cpu0_idlb_ecc_err_r3), + .l2_cpu0_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu0_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu0_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu0_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu0_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu0_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu0_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu0_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu0_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu0_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu0_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu0_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu0_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu0_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu0_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu0_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu0_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu0_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu0_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu0_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu0_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu0_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu0_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu0_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu0_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu0_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu0_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu0_rd_arb (l2_cpu0_rd_arb), + .l2_cpu0_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu0_rexfail (l2_cpu0_rexfail), + .l2_cpu0_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu0_rvalid (l2_cpu0_rvalid), + .l2_cpu0_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu0_spec_valid (l2_cpu0_spec_valid), + .l2_cpu0_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu0_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu0_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu0_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu0_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu0_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu0_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu0_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu0_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu0_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu0_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu0_wr_arb (l2_cpu0_wr_arb), + .l2_cpu0_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu0_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu0_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu0_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu0_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_cpu1_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu1_barrier_done (l2_cpu1_barrier_done), + .l2_cpu1_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu1_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu1_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu1_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu1_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu1_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu1_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu1_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu1_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu1_ddbl_ecc_err_r3 (l2_cpu1_ddlb_ecc_err_r3), + .l2_cpu1_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu1_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu1_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu1_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu1_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu1_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu1_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu1_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu1_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu1_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu1_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu1_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu1_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu1_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu1_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu1_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu1_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu1_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu1_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu1_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu1_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu1_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu1_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu1_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu1_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu1_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu1_idbl_ecc_err_r3 (l2_cpu1_idlb_ecc_err_r3), + .l2_cpu1_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu1_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu1_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu1_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu1_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu1_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu1_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu1_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu1_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu1_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu1_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu1_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu1_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu1_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu1_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu1_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu1_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu1_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu1_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu1_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu1_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu1_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu1_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu1_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu1_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu1_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu1_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu1_rd_arb (l2_cpu1_rd_arb), + .l2_cpu1_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu1_rexfail (l2_cpu1_rexfail), + .l2_cpu1_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu1_rvalid (l2_cpu1_rvalid), + .l2_cpu1_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu1_spec_valid (l2_cpu1_spec_valid), + .l2_cpu1_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu1_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu1_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu1_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu1_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu1_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu1_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu1_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu1_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu1_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu1_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu1_wr_arb (l2_cpu1_wr_arb), + .l2_cpu1_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu1_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu1_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu1_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu1_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_cpu2_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu2_barrier_done (l2_cpu2_barrier_done), + .l2_cpu2_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu2_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu2_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu2_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu2_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu2_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu2_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu2_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu2_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu2_ddbl_ecc_err_r3 (l2_cpu2_ddlb_ecc_err_r3), + .l2_cpu2_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu2_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu2_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu2_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu2_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu2_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu2_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu2_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu2_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu2_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu2_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu2_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu2_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu2_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu2_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu2_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu2_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu2_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu2_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu2_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu2_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu2_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu2_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu2_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu2_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu2_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu2_idbl_ecc_err_r3 (l2_cpu2_idlb_ecc_err_r3), + .l2_cpu2_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu2_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu2_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu2_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu2_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu2_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu2_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu2_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu2_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu2_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu2_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu2_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu2_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu2_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu2_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu2_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu2_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu2_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu2_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu2_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu2_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu2_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu2_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu2_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu2_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu2_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu2_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu2_rd_arb (l2_cpu2_rd_arb), + .l2_cpu2_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu2_rexfail (l2_cpu2_rexfail), + .l2_cpu2_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu2_rvalid (l2_cpu2_rvalid), + .l2_cpu2_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu2_spec_valid (l2_cpu2_spec_valid), + .l2_cpu2_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu2_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu2_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu2_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu2_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu2_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu2_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu2_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu2_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu2_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu2_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu2_wr_arb (l2_cpu2_wr_arb), + .l2_cpu2_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu2_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu2_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu2_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu2_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_cpu3_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu3_barrier_done (l2_cpu3_barrier_done), + .l2_cpu3_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu3_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu3_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu3_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu3_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu3_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu3_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu3_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu3_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu3_ddbl_ecc_err_r3 (l2_cpu3_ddlb_ecc_err_r3), + .l2_cpu3_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu3_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu3_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu3_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu3_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu3_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu3_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu3_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu3_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu3_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu3_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu3_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu3_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu3_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu3_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu3_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu3_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu3_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu3_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu3_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu3_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu3_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu3_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu3_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu3_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu3_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu3_idbl_ecc_err_r3 (l2_cpu3_idlb_ecc_err_r3), + .l2_cpu3_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu3_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu3_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu3_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu3_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu3_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu3_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu3_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu3_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu3_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu3_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu3_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu3_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu3_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu3_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu3_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu3_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu3_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu3_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu3_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu3_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu3_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu3_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu3_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu3_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu3_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu3_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu3_rd_arb (l2_cpu3_rd_arb), + .l2_cpu3_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu3_rexfail (l2_cpu3_rexfail), + .l2_cpu3_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu3_rvalid (l2_cpu3_rvalid), + .l2_cpu3_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu3_spec_valid (l2_cpu3_spec_valid), + .l2_cpu3_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu3_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu3_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu3_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu3_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu3_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu3_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu3_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu3_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu3_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu3_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu3_wr_arb (l2_cpu3_wr_arb), + .l2_cpu3_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu3_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu3_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu3_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu3_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_tbnk0_cpu0_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu0_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu0_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu0_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu1_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu1_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu1_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu1_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu2_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu2_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu2_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu2_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu3_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu3_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu3_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu3_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu0_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu0_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu0_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu0_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu1_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu1_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu1_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu1_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu2_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu2_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu2_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu2_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu3_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu3_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu3_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu3_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .nCNTHPIRQ (nCNTHPIRQ[`MAIA_CN:0]), + .nCNTPNSIRQ (nCNTPNSIRQ[`MAIA_CN:0]), + .nCNTPSIRQ (nCNTPSIRQ[`MAIA_CN:0]), + .nCNTVIRQ (nCNTVIRQ[`MAIA_CN:0]), + .nCOMMIRQ (nCOMMIRQ[`MAIA_CN:0]), + .nEXTERRIRQ (nEXTERRIRQ), + .nINTERRIRQ (nINTERRIRQ), + .nPMUIRQ (nPMUIRQ[`MAIA_CN:0]), + .nVCPUMNTIRQ (nVCPUMNTIRQ[`MAIA_CN:0]), + .ncorereset_cpu0_o (ncorereset_cpu0_o), + .ncorereset_cpu1_o (ncorereset_cpu1_o), + .ncorereset_cpu2_o (ncorereset_cpu2_o), + .ncorereset_cpu3_o (ncorereset_cpu3_o), + .ncpuporeset_cpu0_o (ncpuporeset_cpu0_o), + .ncpuporeset_cpu1_o (ncpuporeset_cpu1_o), + .ncpuporeset_cpu2_o (ncpuporeset_cpu2_o), + .ncpuporeset_cpu3_o (ncpuporeset_cpu3_o), + .niden_cpu0_o (niden_cpu0_o), + .niden_cpu1_o (niden_cpu1_o), + .niden_cpu2_o (niden_cpu2_o), + .niden_cpu3_o (niden_cpu3_o), + .nmbistreset_cpu0_o (nmbistreset_cpu0_o), + .nmbistreset_cpu1_o (nmbistreset_cpu1_o), + .nmbistreset_cpu2_o (nmbistreset_cpu2_o), + .nmbistreset_cpu3_o (nmbistreset_cpu3_o), + .rvbaraddr_cpu0_o (rvbaraddr_cpu0_o[43:2]), + .rvbaraddr_cpu1_o (rvbaraddr_cpu1_o[43:2]), + .rvbaraddr_cpu2_o (rvbaraddr_cpu2_o[43:2]), + .rvbaraddr_cpu3_o (rvbaraddr_cpu3_o[43:2]), + .spiden_cpu0_o (spiden_cpu0_o), + .spiden_cpu1_o (spiden_cpu1_o), + .spiden_cpu2_o (spiden_cpu2_o), + .spiden_cpu3_o (spiden_cpu3_o), + .spniden_cpu0_o (spniden_cpu0_o), + .spniden_cpu1_o (spniden_cpu1_o), + .spniden_cpu2_o (spniden_cpu2_o), + .spniden_cpu3_o (spniden_cpu3_o), + .syncreqm_cpu0_o (syncreqm_cpu0_o), + .syncreqm_cpu1_o (syncreqm_cpu1_o), + .syncreqm_cpu2_o (syncreqm_cpu2_o), + .syncreqm_cpu3_o (syncreqm_cpu3_o), + .tm_cpu0_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cpu0_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tm_cpu1_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cpu1_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tm_cpu2_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cpu2_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tm_cpu3_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cpu3_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tsvalueb_cpu0_o (tsvalueb_cpu0_o[63:0]), + .tsvalueb_cpu1_o (tsvalueb_cpu1_o[63:0]), + .tsvalueb_cpu2_o (tsvalueb_cpu2_o[63:0]), + .tsvalueb_cpu3_o (tsvalueb_cpu3_o[63:0]), + .vinithi_cpu0_o (vinithi_cpu0_o), + .vinithi_cpu1_o (vinithi_cpu1_o), + .vinithi_cpu2_o (vinithi_cpu2_o), + .vinithi_cpu3_o (vinithi_cpu3_o), + + // inputs + .AA64nAA32 (AA64nAA32[`MAIA_CN:0]), + .ACADDRM (ACADDRM[43:0]), + .ACINACTM (ACINACTM), + .ACLKENM (ACLKENM), + .ACLKENS (ACLKENS), + .ACPROTM (ACPROTM[2:0]), + .ACSNOOPM (ACSNOOPM[3:0]), + .ACVALIDM (ACVALIDM), + .AFVALIDM0 (AFVALIDM0), + .AFVALIDM1 (AFVALIDM1), + .AFVALIDM2 (AFVALIDM2), + .AFVALIDM3 (AFVALIDM3), + .AINACTS (AINACTS), + .ARADDRS (ARADDRS[43:0]), + .ARCACHES (ARCACHES[3:0]), + .ARIDS (ARIDS[4:0]), + .ARLENS (ARLENS[7:0]), + .ARPROTS (ARPROTS[2:0]), + .ARREADYM (ARREADYM), + .ARUSERS (ARUSERS[1:0]), + .ARVALIDS (ARVALIDS), + .ATCLKEN (ATCLKEN), + .ATREADYM0 (ATREADYM0), + .ATREADYM1 (ATREADYM1), + .ATREADYM2 (ATREADYM2), + .ATREADYM3 (ATREADYM3), + .AWADDRS (AWADDRS[43:0]), + .AWCACHES (AWCACHES[3:0]), + .AWIDS (AWIDS[4:0]), + .AWLENS (AWLENS[7:0]), + .AWPROTS (AWPROTS[2:0]), + .AWREADYM (AWREADYM), + .AWUSERS (AWUSERS[1:0]), + .AWVALIDS (AWVALIDS), + .BIDM (BIDM[6:0]), + .BREADYS (BREADYS), + .BRESPM (BRESPM[1:0]), + .BROADCASTCACHEMAINT (BROADCASTCACHEMAINT), + .BROADCASTINNER (BROADCASTINNER), + .BROADCASTOUTER (BROADCASTOUTER), + .BVALIDM (BVALIDM), + .CDREADYM (CDREADYM), + .CFGEND (CFGEND[`MAIA_CN:0]), + .CFGTE (CFGTE[`MAIA_CN:0]), + .CIHSBYPASS (CIHSBYPASS[3:0]), + .CISBYPASS (CISBYPASS), + .CLK (CLK), + .CLKEN (CLKEN), + .CLREXMONREQ (CLREXMONREQ), + .CLUSTERIDAFF1 (CLUSTERIDAFF1[7:0]), + .CLUSTERIDAFF2 (CLUSTERIDAFF2[7:0]), + .CNTCLKEN (CNTCLKEN), + .CNTVALUEB (CNTVALUEB[63:0]), + .CP15SDISABLE (CP15SDISABLE[`MAIA_CN:0]), + .CPUQREQn (CPUQREQn[`MAIA_CN:0]), + .CRREADYM (CRREADYM), + .CRYPTODISABLE (CRYPTODISABLE[`MAIA_CN:0]), + .CTICHIN (CTICHIN[3:0]), + .CTICHOUTACK (CTICHOUTACK[3:0]), + .CTIIRQACK (CTIIRQACK[`MAIA_CN:0]), + .DBGEN (DBGEN[`MAIA_CN:0]), + .DBGL1RSTDISABLE (DBGL1RSTDISABLE), + .DBGPWRDUP (DBGPWRDUP[`MAIA_CN:0]), + .DBGROMADDR (DBGROMADDR[43:12]), + .DBGROMADDRV (DBGROMADDRV), + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTCRCLKDISABLE (DFTCRCLKDISABLE[`MAIA_CN:0]), + .DFTL2CLKDISABLE (DFTL2CLKDISABLE), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .EDBGRQ (EDBGRQ[`MAIA_CN:0]), + .EVENTI (EVENTI), + .GICCDISABLE (GICCDISABLE), + .ICCTREADY (ICCTREADY), + .ICDTDATA (ICDTDATA[15:0]), + .ICDTDEST (ICDTDEST[1:0]), + .ICDTLAST (ICDTLAST), + .ICDTVALID (ICDTVALID), + .L2FLUSHREQ (L2FLUSHREQ), + .L2QREQn (L2QREQn), + .L2RSTDISABLE (L2RSTDISABLE), + .MBISTREQ (MBISTREQ), + .NIDEN (NIDEN[`MAIA_CN:0]), + .PADDRDBG (PADDRDBG[21:2]), + .PADDRDBG31 (PADDRDBG31), + .PCLKDBG (PCLKDBG), + .PCLKENDBG (PCLKENDBG), + .PENABLEDBG (PENABLEDBG), + .PERIPHBASE (PERIPHBASE[43:18]), + .PMUSNAPSHOTREQ (PMUSNAPSHOTREQ[`MAIA_CN:0]), + .PSELDBG (PSELDBG), + .PWDATADBG (PWDATADBG[31:0]), + .PWRITEDBG (PWRITEDBG), + .RDATAM (RDATAM[127:0]), + .RIDM (RIDM[6:0]), + .RLASTM (RLASTM), + .RREADYS (RREADYS), + .RRESPM (RRESPM[3:0]), + .RVALIDM (RVALIDM), + .RVBARADDR0 (RVBARADDR0[43:2]), + .RVBARADDR1 (RVBARADDR1[43:2]), + .RVBARADDR2 (RVBARADDR2[43:2]), + .RVBARADDR3 (RVBARADDR3[43:2]), + .SPIDEN (SPIDEN[`MAIA_CN:0]), + .SPNIDEN (SPNIDEN[`MAIA_CN:0]), + .SYNCREQM0 (SYNCREQM0), + .SYNCREQM1 (SYNCREQM1), + .SYNCREQM2 (SYNCREQM2), + .SYNCREQM3 (SYNCREQM3), + .SYSBARDISABLE (SYSBARDISABLE), + .TSVALUEB (TSVALUEB[63:0]), + .VINITHI (VINITHI[`MAIA_CN:0]), + .WDATAS (WDATAS[127:0]), + .WLASTS (WLASTS), + .WREADYM (WREADYM), + .WSTRBS (WSTRBS[15:0]), + .WVALIDS (WVALIDS), + .afreadym_cpu0_i (afreadym_cpu0_i), + .afreadym_cpu1_i (afreadym_cpu1_i), + .afreadym_cpu2_i (afreadym_cpu2_i), + .afreadym_cpu3_i (afreadym_cpu3_i), + .atbytesm_cpu0_i (atbytesm_cpu0_i[1:0]), + .atbytesm_cpu1_i (atbytesm_cpu1_i[1:0]), + .atbytesm_cpu2_i (atbytesm_cpu2_i[1:0]), + .atbytesm_cpu3_i (atbytesm_cpu3_i[1:0]), + .atdatam_cpu0_i (atdatam_cpu0_i[31:0]), + .atdatam_cpu1_i (atdatam_cpu1_i[31:0]), + .atdatam_cpu2_i (atdatam_cpu2_i[31:0]), + .atdatam_cpu3_i (atdatam_cpu3_i[31:0]), + .atidm_cpu0_i (atidm_cpu0_i[6:0]), + .atidm_cpu1_i (atidm_cpu1_i[6:0]), + .atidm_cpu2_i (atidm_cpu2_i[6:0]), + .atidm_cpu3_i (atidm_cpu3_i[6:0]), + .atvalidm_cpu0_i (atvalidm_cpu0_i), + .atvalidm_cpu1_i (atvalidm_cpu1_i), + .atvalidm_cpu2_i (atvalidm_cpu2_i), + .atvalidm_cpu3_i (atvalidm_cpu3_i), + .commrx_cpu0_i (commrx_cpu0_i), + .commrx_cpu1_i (commrx_cpu1_i), + .commrx_cpu2_i (commrx_cpu2_i), + .commrx_cpu3_i (commrx_cpu3_i), + .commtx_cpu0_i (commtx_cpu0_i), + .commtx_cpu1_i (commtx_cpu1_i), + .commtx_cpu2_i (commtx_cpu2_i), + .commtx_cpu3_i (commtx_cpu3_i), + .dbgack_cpu0_i (dbgack_cpu0_i), + .dbgack_cpu1_i (dbgack_cpu1_i), + .dbgack_cpu2_i (dbgack_cpu2_i), + .dbgack_cpu3_i (dbgack_cpu3_i), + .dbgnopwrdwn_cpu0_i (dbgnopwrdwn_cpu0_i), + .dbgnopwrdwn_cpu1_i (dbgnopwrdwn_cpu1_i), + .dbgnopwrdwn_cpu2_i (dbgnopwrdwn_cpu2_i), + .dbgnopwrdwn_cpu3_i (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu0_i (dbgrstreq_cpu0_i), + .dbgrstreq_cpu1_i (dbgrstreq_cpu1_i), + .dbgrstreq_cpu2_i (dbgrstreq_cpu2_i), + .dbgrstreq_cpu3_i (dbgrstreq_cpu3_i), + .ds_cpu0_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpu0_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_cpu0_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_cpu0_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_cpu0_flush (ds_cpu0_flush), + .ds_cpu0_flush_type (ds_cpu0_flush_type[5:0]), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_hcr_vf (ds_cpu0_hcr_vf), + .ds_cpu0_hcr_vi (ds_cpu0_hcr_vi), + .ds_cpu0_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_cpu0_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_cpu0_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_cpu0_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_cpu0_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_cpu0_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_cpu0_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_cpu0_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_cpu0_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu0_reset_req (ds_cpu0_reset_req), + .ds_cpu0_sev_req (ds_cpu0_sev_req), + .ds_cpu0_sevl_req (ds_cpu0_sevl_req), + .ds_cpu0_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_cpu0_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_cpu0_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_cpu0_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_cpu0_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_cpu0_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_cpu0_wfe_req (ds_cpu0_wfe_req), + .ds_cpu0_wfi_req (ds_cpu0_wfi_req), + .ds_cpu1_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpu1_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_cpu1_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_cpu1_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_cpu1_flush (ds_cpu1_flush), + .ds_cpu1_flush_type (ds_cpu1_flush_type[5:0]), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_hcr_vf (ds_cpu1_hcr_vf), + .ds_cpu1_hcr_vi (ds_cpu1_hcr_vi), + .ds_cpu1_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_cpu1_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_cpu1_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_cpu1_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_cpu1_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_cpu1_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_cpu1_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_cpu1_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_cpu1_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu1_reset_req (ds_cpu1_reset_req), + .ds_cpu1_sev_req (ds_cpu1_sev_req), + .ds_cpu1_sevl_req (ds_cpu1_sevl_req), + .ds_cpu1_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_cpu1_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_cpu1_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_cpu1_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_cpu1_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_cpu1_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_cpu1_wfe_req (ds_cpu1_wfe_req), + .ds_cpu1_wfi_req (ds_cpu1_wfi_req), + .ds_cpu2_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpu2_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_cpu2_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_cpu2_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_cpu2_flush (ds_cpu2_flush), + .ds_cpu2_flush_type (ds_cpu2_flush_type[5:0]), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_hcr_vf (ds_cpu2_hcr_vf), + .ds_cpu2_hcr_vi (ds_cpu2_hcr_vi), + .ds_cpu2_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_cpu2_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_cpu2_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_cpu2_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_cpu2_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_cpu2_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_cpu2_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_cpu2_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_cpu2_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu2_reset_req (ds_cpu2_reset_req), + .ds_cpu2_sev_req (ds_cpu2_sev_req), + .ds_cpu2_sevl_req (ds_cpu2_sevl_req), + .ds_cpu2_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_cpu2_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_cpu2_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_cpu2_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_cpu2_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_cpu2_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_cpu2_wfe_req (ds_cpu2_wfe_req), + .ds_cpu2_wfi_req (ds_cpu2_wfi_req), + .ds_cpu3_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpu3_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_cpu3_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_cpu3_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_cpu3_flush (ds_cpu3_flush), + .ds_cpu3_flush_type (ds_cpu3_flush_type[5:0]), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_hcr_vf (ds_cpu3_hcr_vf), + .ds_cpu3_hcr_vi (ds_cpu3_hcr_vi), + .ds_cpu3_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_cpu3_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_cpu3_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_cpu3_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_cpu3_ic_scr_change (ds_cpu3_ic_scr_change), + .ds_cpu3_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_cpu3_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_cpu3_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_cpu3_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_cpu3_reset_req (ds_cpu3_reset_req), + .ds_cpu3_sev_req (ds_cpu3_sev_req), + .ds_cpu3_sevl_req (ds_cpu3_sevl_req), + .ds_cpu3_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_cpu3_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_cpu3_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_cpu3_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_cpu3_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_cpu3_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_cpu3_wfe_req (ds_cpu3_wfe_req), + .ds_cpu3_wfi_req (ds_cpu3_wfi_req), + .dt_cpu0_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cpu0_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cpu0_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_cpu0_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_cpu0_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_cpu0_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_cpu0_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_cpu0_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_cpu0_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_cpu0_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_cpu0_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_cpu0_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .dt_cpu1_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cpu1_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cpu1_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_cpu1_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_cpu1_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_cpu1_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_cpu1_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_cpu1_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_cpu1_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_cpu1_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_cpu1_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_cpu1_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .dt_cpu2_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cpu2_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cpu2_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_cpu2_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_cpu2_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_cpu2_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_cpu2_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_cpu2_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_cpu2_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_cpu2_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_cpu2_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_cpu2_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .dt_cpu3_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cpu3_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cpu3_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_cpu3_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_cpu3_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_cpu3_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_cpu3_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_cpu3_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .dt_cpu3_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_cpu3_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_cpu3_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_cpu3_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .etclken_cpu0_i (etclken_cpu0_i), + .etclken_cpu1_i (etclken_cpu1_i), + .etclken_cpu2_i (etclken_cpu2_i), + .etclken_cpu3_i (etclken_cpu3_i), + .l2_cpu0_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu0_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu0_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu0_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu0_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu0_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu0_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu0_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu0_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu0_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu0_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu0_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu0_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu0_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu0_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu0_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu0_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu0_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu0_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu0_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu0_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu0_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu0_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu0_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu0_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu0_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu0_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu0_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu0_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu0_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu0_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu0_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu0_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu0_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu0_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu0_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu0_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu0_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu0_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu0_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu0_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu0_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu0_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu0_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu0_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu0_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu0_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu0_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu0_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu0_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu0_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu0_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu0_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu0_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu0_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu0_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu0_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu0_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu0_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu0_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu0_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu0_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu0_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu0_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu0_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu0_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu0_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu0_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu0_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu0_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu0_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu0_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu0_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu0_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu0_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu0_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu0_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu0_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu1_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu1_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu1_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu1_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu1_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu1_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu1_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu1_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu1_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu1_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu1_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu1_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu1_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu1_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu1_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu1_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu1_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu1_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu1_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu1_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu1_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu1_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu1_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu1_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu1_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu1_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu1_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu1_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu1_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu1_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu1_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu1_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu1_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu1_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu1_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu1_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu1_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu1_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu1_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu1_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu1_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu1_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu1_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu1_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu1_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu1_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu1_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu1_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu1_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu1_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu1_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu1_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu1_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu1_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu1_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu1_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu1_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu1_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu1_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu1_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu1_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu1_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu1_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu1_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu1_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu1_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu1_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu1_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu1_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu1_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu1_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu1_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu1_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu1_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu1_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu1_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu1_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu1_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu2_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu2_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu2_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu2_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu2_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu2_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu2_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu2_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu2_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu2_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu2_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu2_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu2_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu2_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu2_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu2_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu2_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu2_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu2_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu2_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu2_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu2_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu2_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu2_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu2_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu2_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu2_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu2_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu2_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu2_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu2_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu2_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu2_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu2_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu2_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu2_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu2_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu2_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu2_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu2_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu2_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu2_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu2_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu2_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu2_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu2_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu2_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu2_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu2_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu2_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu2_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu2_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu2_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu2_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu2_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu2_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu2_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu2_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu2_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu2_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu2_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu2_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu2_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu2_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu2_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu2_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu2_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu2_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu2_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu2_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu2_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu2_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu2_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu2_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu2_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu2_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu2_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu2_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu3_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu3_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu3_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu3_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu3_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu3_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu3_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu3_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu3_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu3_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu3_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu3_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu3_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu3_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu3_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu3_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu3_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu3_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu3_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu3_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu3_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu3_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu3_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu3_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu3_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu3_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu3_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu3_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu3_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu3_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu3_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu3_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu3_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu3_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu3_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu3_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu3_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu3_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu3_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu3_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu3_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu3_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu3_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu3_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu3_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu3_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu3_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu3_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu3_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu3_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu3_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu3_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu3_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu3_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu3_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu3_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu3_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu3_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu3_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu3_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu3_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu3_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu3_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu3_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu3_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu3_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu3_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu3_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu3_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu3_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu3_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu3_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu3_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu3_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu3_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu3_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu3_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu3_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .ls_cpu0_clrexmon (ls_cpu0_clrexmon), + .ls_cpu0_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_cpu0_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_cpu0_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_cpu0_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_cpu0_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_cpu0_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ls_cpu1_clrexmon (ls_cpu1_clrexmon), + .ls_cpu1_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_cpu1_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_cpu1_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_cpu1_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_cpu1_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_cpu1_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ls_cpu2_clrexmon (ls_cpu2_clrexmon), + .ls_cpu2_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_cpu2_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_cpu2_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_cpu2_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_cpu2_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_cpu2_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ls_cpu3_clrexmon (ls_cpu3_clrexmon), + .ls_cpu3_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_cpu3_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_cpu3_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_cpu3_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_cpu3_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_cpu3_raw_eae_secure (ls_cpu3_raw_eae_secure), + .nCORERESET (nCORERESET[`MAIA_CN:0]), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nFIQ (nFIQ[`MAIA_CN:0]), + .nIRQ (nIRQ[`MAIA_CN:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .nPRESETDBG (nPRESETDBG), + .nREI (nREI[`MAIA_CN:0]), + .nSEI (nSEI[`MAIA_CN:0]), + .nVFIQ (nVFIQ[`MAIA_CN:0]), + .nVIRQ (nVIRQ[`MAIA_CN:0]), + .nVSEI (nVSEI[`MAIA_CN:0]), + .ncommirq_cpu0_i (ncommirq_cpu0_i), + .ncommirq_cpu1_i (ncommirq_cpu1_i), + .ncommirq_cpu2_i (ncommirq_cpu2_i), + .ncommirq_cpu3_i (ncommirq_cpu3_i), + .npmuirq_cpu0_i (npmuirq_cpu0_i), + .npmuirq_cpu1_i (npmuirq_cpu1_i), + .npmuirq_cpu2_i (npmuirq_cpu2_i), + .npmuirq_cpu3_i (npmuirq_cpu3_i), + .pm_export_cpu0_i (pm_export_cpu0_i), + .pm_export_cpu1_i (pm_export_cpu1_i), + .pm_export_cpu2_i (pm_export_cpu2_i), + .pm_export_cpu3_i (pm_export_cpu3_i), + .pmuevent_cpu0_i (pmuevent_cpu0_i[24:0]), + .pmuevent_cpu1_i (pmuevent_cpu1_i[24:0]), + .pmuevent_cpu2_i (pmuevent_cpu2_i[24:0]), + .pmuevent_cpu3_i (pmuevent_cpu3_i[24:0]) + ); // unoncpu +endmodule // MAIA_feq20 + + +//ARMAUTO UNDEF START +`define MAIA_UNDEFINE +`include "maia_header.v" +`undef MAIA_UNDEFINE +//ARMAUTO UNDEF END diff --git a/Security Algo Accelerator/logical/maia/verilog/MAIA_feq20_s.v b/Security Algo Accelerator/logical/maia/verilog/MAIA_feq20_s.v new file mode 100644 index 0000000000..4f3003bd3f --- /dev/null +++ b/Security Algo Accelerator/logical/maia/verilog/MAIA_feq20_s.v @@ -0,0 +1,4821 @@ +//----------------------------------------------------------------------------- +// The confidential and proprietary information contained in this file may +// only be used by a person authorised under and to the extent permitted +// by a subsisting licensing agreement from ARM Limited. +// +// (C) COPYRIGHT 2013-2014 ARM Limited. +// ALL RIGHTS RESERVED +// +// This entire notice must be reproduced on all copies of this file +// and copies of this file may only be made by a person if such person is +// permitted to do so under the terms of a subsisting license agreement +// from ARM Limited. +// +// Filename : $RCSfile: MAIA_feq20.v $ +// Checked In : $Date: 2014-10-14 15:20:06 -0500 (Tue, 14 Oct 2014) $ +// Revision : $Revision: 71806 $ +// Release Information : Cortex-A72-r1p0-00rel0 +// +//----------------------------------------------------------------------------- +// Verilog-2001 (IEEE Std 1364-2001) +//----------------------------------------------------------------------------- + +//# +//# Overview +//# ======== +//# + +// +// This is top-level interconnect layer for the MAIA_feq20 top-level. +// + +//# +//# Module Declaration +//# ================== +//# + +`include "maia_header.v" + +`define MAIA_CN 3 + +module MAIA_feq20_s ( + CLK, + CLKEN, + nCPUPORESET, + nCORERESET, + nL2RESET, + L2RSTDISABLE, + WARMRSTREQ, + CFGEND, + VINITHI, + CFGTE, + CP15SDISABLE, + CLUSTERIDAFF1, + CLUSTERIDAFF2, + AA64nAA32, + RVBARADDR0, +// BEGIN INCLUDE FOR CPU1 + RVBARADDR1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + RVBARADDR2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + RVBARADDR3, +// END INCLUDE FOR CPU3 + CRYPTODISABLE, + nFIQ, + nIRQ, + nSEI, + nREI, + nVFIQ, + nVIRQ, + nVSEI, +// BEGIN NO-GIC pins + nVCPUMNTIRQ, +// END NO-GIC pins + PERIPHBASE, +// BEGIN NO-GIC pins + GICCDISABLE, + ICDTVALID, + ICDTREADY, + ICDTDATA, + ICDTLAST, + ICDTDEST, + ICCTVALID, + ICCTREADY, + ICCTDATA, + ICCTLAST, + ICCTID, +// END NO-GIC pins + CNTVALUEB, + CNTCLKEN, + nCNTPNSIRQ, + nCNTPSIRQ, + nCNTVIRQ, + nCNTHPIRQ, + CLREXMONREQ, + CLREXMONACK, + EVENTI, + EVENTO, + STANDBYWFI, + STANDBYWFE, + STANDBYWFIL2, + SMPEN, + CPUQACTIVE, + CPUQREQn, + CPUQACCEPTn, + CPUQDENY, + L2QACTIVE, + L2QREQn, + L2QACCEPTn, + L2QDENY, + L2FLUSHREQ, + L2FLUSHDONE, + nINTERRIRQ, + nEXTERRIRQ, + SYSBARDISABLE, + BROADCASTINNER, + BROADCASTOUTER, + BROADCASTCACHEMAINT, + SCLKEN, + SINACT, + NODEID, + TXSACTIVE, + RXSACTIVE, + TXLINKACTIVEREQ, + TXLINKACTIVEACK, + RXLINKACTIVEREQ, + RXLINKACTIVEACK, + TXREQFLITPEND, + TXREQFLITV, + TXREQFLIT, + REQMEMATTR, + TXREQLCRDV, + TXRSPFLITPEND, + TXRSPFLITV, + TXRSPFLIT, + TXRSPLCRDV, + TXDATFLITPEND, + TXDATFLITV, + TXDATFLIT, + TXDATLCRDV, + RXSNPFLITPEND, + RXSNPFLITV, + RXSNPFLIT, + RXSNPLCRDV, + RXRSPFLITPEND, + RXRSPFLITV, + RXRSPFLIT, + RXRSPLCRDV, + RXDATFLITPEND, + RXDATFLITV, + RXDATFLIT, + RXDATLCRDV, + SAMMNBASE, + SAMADDRMAP0, + SAMADDRMAP1, + SAMADDRMAP2, + SAMADDRMAP3, + SAMADDRMAP4, + SAMADDRMAP5, + SAMADDRMAP6, + SAMADDRMAP7, + SAMADDRMAP8, + SAMADDRMAP9, + SAMADDRMAP10, + SAMADDRMAP11, + SAMADDRMAP12, + SAMADDRMAP13, + SAMADDRMAP14, + SAMADDRMAP15, + SAMADDRMAP16, + SAMADDRMAP17, + SAMADDRMAP18, + SAMADDRMAP19, + SAMMNNODEID, + SAMHNI0NODEID, + SAMHNI1NODEID, + SAMHNF0NODEID, + SAMHNF1NODEID, + SAMHNF2NODEID, + SAMHNF3NODEID, + SAMHNF4NODEID, + SAMHNF5NODEID, + SAMHNF6NODEID, + SAMHNF7NODEID, + SAMHNFMODE, +// BEGIN NO-ACP pins + ACLKENS, + AINACTS, + AWREADYS, + AWVALIDS, + AWIDS, + AWADDRS, + AWLENS, + AWCACHES, + AWUSERS, + AWPROTS, + WREADYS, + WVALIDS, + WDATAS, + WSTRBS, + WLASTS, + BREADYS, + BVALIDS, + BIDS, + BRESPS, + ARREADYS, + ARVALIDS, + ARIDS, + ARADDRS, + ARLENS, + ARCACHES, + ARUSERS, + ARPROTS, + RREADYS, + RVALIDS, + RIDS, + RDATAS, + RRESPS, + RLASTS, +// END NO-ACP pins + DBGROMADDR, + DBGROMADDRV, + DBGACK, + nCOMMIRQ, + COMMRX, + COMMTX, + DBGRSTREQ, + DBGNOPWRDWN, + DBGL1RSTDISABLE, + nPMUIRQ, + PMUEVENT0, +// BEGIN INCLUDE FOR CPU1 + PMUEVENT1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + PMUEVENT2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + PMUEVENT3, +// END INCLUDE FOR CPU3 + ATCLKEN, + TSVALUEB, + ATREADYM0, + AFVALIDM0, + ATDATAM0, + ATVALIDM0, + ATBYTESM0, + AFREADYM0, + ATIDM0, + SYNCREQM0, +// BEGIN INCLUDE FOR CPU1 + ATREADYM1, + AFVALIDM1, + ATDATAM1, + ATVALIDM1, + ATBYTESM1, + AFREADYM1, + ATIDM1, + SYNCREQM1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ATREADYM2, + AFVALIDM2, + ATDATAM2, + ATVALIDM2, + ATBYTESM2, + AFREADYM2, + ATIDM2, + SYNCREQM2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ATREADYM3, + AFVALIDM3, + ATDATAM3, + ATVALIDM3, + ATBYTESM3, + AFREADYM3, + ATIDM3, + SYNCREQM3, +// END INCLUDE FOR CPU3 + PCLKDBG, + PCLKENDBG, + nPRESETDBG, + PSELDBG, + PADDRDBG, + PADDRDBG31, + PENABLEDBG, + PWRITEDBG, + PWDATADBG, + PRDATADBG, + PREADYDBG, + PSLVERRDBG, + EDBGRQ, + PMUSNAPSHOTREQ, + PMUSNAPSHOTACK, + DBGPWRDUP, + DBGPWRUPREQ, + CTICHIN, + CTICHOUTACK, + CTICHOUT, + CTICHINACK, + CISBYPASS, + CIHSBYPASS, + CTIIRQ, + CTIIRQACK, + DBGEN, + NIDEN, + SPIDEN, + SPNIDEN, + DFTSE, + DFTRSTDISABLE, + DFTCRCLKDISABLE, + DFTL2CLKDISABLE, + DFTRAMHOLD, + DFTCLKBYPASS, + DFTMCPHOLD, + nMBISTRESET, + MBISTREQ +); + +//# +//# Interface Signals +//# ================= +//# + +//----------------------------------------------------------------------------- +// Clock and Reset Signals +//----------------------------------------------------------------------------- + input CLK; // Fast Clock + input CLKEN; // Fast Clock Enable + + input [`MAIA_CN:0] nCPUPORESET; // CPU Power-on reset + input [`MAIA_CN:0] nCORERESET; // CPU reset (excluding DBG & ETM) + input nL2RESET; // L2 reset + input L2RSTDISABLE; // L2 RAMs hardware reset disable + output [`MAIA_CN:0] WARMRSTREQ; // CPU Warm reset request +//See also nPRESETDBG; // Debug APB reset (PCLK) + +//----------------------------------------------------------------------------- +// Static Configuration Signals +//----------------------------------------------------------------------------- +// Static configuration signals that should be tied off and not change dynamically. +// Many of the initial values specified by these inputs +// may be overridden in software using CP15 registers. + + input [`MAIA_CN:0] CFGEND; // Endianness EE bit (1:big endian) + input [`MAIA_CN:0] VINITHI; // 1: start up using high vectors + input [`MAIA_CN:0] CFGTE; // Exception handling state (0:ARM/1:Thumb) + input [`MAIA_CN:0] CP15SDISABLE; // Disable write access to some secure CP15 registers + + input [7:0] CLUSTERIDAFF1; // Value read in ClusterID Affinity1 field, MPIDR bits[15:8] + input [7:0] CLUSTERIDAFF2; // Value read in ClusterID Affinity2 field, MPIDR bits[23:16] + + input [`MAIA_CN:0] AA64nAA32; // Register Width (1:AArch64/0:AArch32) + input [43:2] RVBARADDR0; // RVBAR address +// BEGIN INCLUDE FOR CPU1 + input [43:2] RVBARADDR1; // RVBAR address +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input [43:2] RVBARADDR2; // RVBAR address +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input [43:2] RVBARADDR3; // RVBAR address +// END INCLUDE FOR CPU3 + input [`MAIA_CN:0] CRYPTODISABLE; // Disable Cryptography Extension + +//----------------------------------------------------------------------------- +// Interrupt Controller Signals +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] nFIQ; // Fast Interrupt request + input [`MAIA_CN:0] nIRQ; // Interrupt request + input [`MAIA_CN:0] nSEI; // System Error Interrupt + input [`MAIA_CN:0] nREI; // RAM Error Interrupt + input [`MAIA_CN:0] nVFIQ; // Virtual Fast Interrupt request + input [`MAIA_CN:0] nVIRQ; // Virtual Interrupt request + input [`MAIA_CN:0] nVSEI; // Virtual System Error Interrupt + +// BEGIN NO-GIC pins + output [`MAIA_CN:0] nVCPUMNTIRQ; // Virtual Maintenance Interrupt output +// END NO-GIC pins + + input [43:18] PERIPHBASE; // Base address for IC memory-mapped registers +// BEGIN NO-GIC pins + input GICCDISABLE; // Put GIC into bypass mode + + input ICDTVALID; // Distrubuter AXI4 SP Message Valid + output ICDTREADY; // GIC Ready for Distrubuter AXI4 SP Message + input [15:0] ICDTDATA; // Distrubuter AXI4 SP Message Data + input ICDTLAST; // Distrubuter AXI4 SP Message Last Packet + input [1:0] ICDTDEST; // Distrubuter AXI4 SP Message CPU ID + + output ICCTVALID; // GIC to Distributer AXI4 SP Message Valid + input ICCTREADY; // Distributer Ready for GIC AXI4 SP Message + output [15:0] ICCTDATA; // GIC to Distributer AXI4 SP Message Data + output ICCTLAST; // GIC to Distributer AXI4 SP Message Last Packet + output [1:0] ICCTID; // GIC to Distributer AXI4 SP Message CPU ID +// END NO-GIC pins + +//----------------------------------------------------------------------------- +// Timer Signals +//----------------------------------------------------------------------------- + input [63:0] CNTVALUEB; // Counter value in binary + input CNTCLKEN; // Counter clock enable + output [`MAIA_CN:0] nCNTPNSIRQ; // NS Physical Timer event + output [`MAIA_CN:0] nCNTPSIRQ; // S Physical Timer event + output [`MAIA_CN:0] nCNTVIRQ; // Virtual Timer event + output [`MAIA_CN:0] nCNTHPIRQ; // Hyp Physical Timer event + +//----------------------------------------------------------------------------- +// Power Management Signals +//----------------------------------------------------------------------------- + input CLREXMONREQ; // Clearing of external global exclusive monitor (REQ) + output CLREXMONACK; // Clearing of external global exclusive monitor (ACK) + input EVENTI; // Event input for processor wake-up from WFE state + output EVENTO; // Event output, signal is active when SEV instruction is executed + output [`MAIA_CN:0] STANDBYWFI; // WFI mode + output [`MAIA_CN:0] STANDBYWFE; // WFE mode + output STANDBYWFIL2; // WFI mode for L2 + output [`MAIA_CN:0] SMPEN; // CPU SMP bit + + output [`MAIA_CN:0] CPUQACTIVE; // CPU Q-channel QACTIVE + input [`MAIA_CN:0] CPUQREQn; // CPU Q-channel QREQn + output [`MAIA_CN:0] CPUQACCEPTn; // CPU Q-channel QACCEPTn + output [`MAIA_CN:0] CPUQDENY; // CPU Q-channel QDENY + + output L2QACTIVE; // L2 Q-channel QACTIVE + input L2QREQn; // L2 Q-channel QREQn + output L2QACCEPTn; // L2 Q-channel QACCEPTn + output L2QDENY; // L2 Q-channel QDENY + + input L2FLUSHREQ; // L2 hardware flush request + output L2FLUSHDONE; // L2 hardware flush done + +//----------------------------------------------------------------------------- +// Asynchronous Error Signals +//----------------------------------------------------------------------------- + output nINTERRIRQ; // L2 RAM dbl-bit ECC error + output nEXTERRIRQ; // Write transaction error + +//----------------------------------------------------------------------------- +// Bus Configuration Signals +//----------------------------------------------------------------------------- + input SYSBARDISABLE; // Disable broadcast of barriers + input BROADCASTINNER; // Extend Inner Shared Domain + input BROADCASTOUTER; // Extend Outer Shared Domain + input BROADCASTCACHEMAINT; // Broadcast cache maint ops + +//----------------------------------------------------------------------------- +// Skyros RN-F Interface +//----------------------------------------------------------------------------- + input SCLKEN; // Skyros clock enable + input SINACT; // Skyros snoop inactive + + input [6:0] NODEID; // Skyros requestor NodeID + + output TXSACTIVE; // Skyros active - indicates pending activity on pins + input RXSACTIVE; // Skyros active - indicates pending activity on pins + + output TXLINKACTIVEREQ; // Skyros transmit link active request + input TXLINKACTIVEACK; // SKyros transmit link active acknowledge + + input RXLINKACTIVEREQ; // SKyros receive link active request + output RXLINKACTIVEACK; // Skyros receive link active acknowledge + +// TXREQ - outbound requests + output TXREQFLITPEND; // Skyros TXREQ FLIT pending + output TXREQFLITV; // Skyros TXREQ FLIT valid + output [99:0] TXREQFLIT; // Skyros TXREQ FLIT payload + output [7:0] REQMEMATTR; // Skyros TXREQ raw memory attributes + input TXREQLCRDV; // Skyros TXREQ link-layer credit valid + +// TXRSP - outbound response + output TXRSPFLITPEND; // Skyros TXRSP FLIT pending + output TXRSPFLITV; // Skyros TXRSP FLIT valid + output [44:0] TXRSPFLIT; // Skyros TXRSP FLIT payload + input TXRSPLCRDV; // Skyros TXRSP link-layer credit valid + +// TXDAT - outbound data + output TXDATFLITPEND; // Skyros TXDAT FLIT pending + output TXDATFLITV; // Skyros TXDAT FLIT valid + output [193:0] TXDATFLIT; // Skyros TXDAT FLIT payload + input TXDATLCRDV; // Skyros TXDAT link-layer credit valid + +// RXSNP - inbound snoops + input RXSNPFLITPEND; // Skyros RXSNP FLIT pending + input RXSNPFLITV; // Skyros RXSNP FLIT valid + input [64:0] RXSNPFLIT; // Skyros RXSNP FLIT payload + output RXSNPLCRDV; // Skyros RXSNP link-layer credit valid + +// RXRSP - inbound response + input RXRSPFLITPEND; // Skyros RXRSP FLIT pending + input RXRSPFLITV; // Skyros RXRSP FLIT valid + input [44:0] RXRSPFLIT; // Skyros RXRSP FLIT payload + output RXRSPLCRDV; // Skyros RXRSP link-layer credit valid + +// RXDAT - inbound data + input RXDATFLITPEND; // Skyros RXDAT FLIT pending + input RXDATFLITV; // Skyros RXDAT FLIT valid + input [193:0] RXDATFLIT; // Skyros RXDAT FLIT payload + output RXDATLCRDV; // Skyros RXDAT link-layer credit valid + + input [43:24] SAMMNBASE; // Skyros SAM MN base address + input [1:0] SAMADDRMAP0; // Skyros SAM address region 0 mapping + input [1:0] SAMADDRMAP1; // Skyros SAM address region 1 mapping + input [1:0] SAMADDRMAP2; // Skyros SAM address region 2 mapping + input [1:0] SAMADDRMAP3; // Skyros SAM address region 3 mapping + input [1:0] SAMADDRMAP4; // Skyros SAM address region 4 mapping + input [1:0] SAMADDRMAP5; // Skyros SAM address region 5 mapping + input [1:0] SAMADDRMAP6; // Skyros SAM address region 6 mapping + input [1:0] SAMADDRMAP7; // Skyros SAM address region 7 mapping + input [1:0] SAMADDRMAP8; // Skyros SAM address region 8 mapping + input [1:0] SAMADDRMAP9; // Skyros SAM address region 9 mapping + input [1:0] SAMADDRMAP10; // Skyros SAM address region 10 mapping + input [1:0] SAMADDRMAP11; // Skyros SAM address region 11 mapping + input [1:0] SAMADDRMAP12; // Skyros SAM address region 12 mapping + input [1:0] SAMADDRMAP13; // Skyros SAM address region 13 mapping + input [1:0] SAMADDRMAP14; // Skyros SAM address region 14 mapping + input [1:0] SAMADDRMAP15; // Skyros SAM address region 15 mapping + input [1:0] SAMADDRMAP16; // Skyros SAM address region 16 mapping + input [1:0] SAMADDRMAP17; // Skyros SAM address region 17 mapping + input [1:0] SAMADDRMAP18; // Skyros SAM address region 18 mapping + input [1:0] SAMADDRMAP19; // Skyros SAM address region 19 mapping + input [6:0] SAMMNNODEID; // Skyros SAM MN target ID + input [6:0] SAMHNI0NODEID; // Skyros SAM HNI0 target ID + input [6:0] SAMHNI1NODEID; // Skyros SAM HNI1 target ID + input [6:0] SAMHNF0NODEID; // Skyros SAM HNF0 target ID + input [6:0] SAMHNF1NODEID; // Skyros SAM HNF1 target ID + input [6:0] SAMHNF2NODEID; // Skyros SAM HNF2 target ID + input [6:0] SAMHNF3NODEID; // Skyros SAM HNF3 target ID + input [6:0] SAMHNF4NODEID; // Skyros SAM HNF4 target ID + input [6:0] SAMHNF5NODEID; // Skyros SAM HNF5 target ID + input [6:0] SAMHNF6NODEID; // Skyros SAM HNF6 target ID + input [6:0] SAMHNF7NODEID; // Skyros SAM HNF7 target ID + input [2:0] SAMHNFMODE; // Skyros SAM HNF interleaving mode + +// BEGIN NO-ACP pins +//----------------------------------------------------------------------------- +// ACP AXI Slave +//----------------------------------------------------------------------------- + input ACLKENS; // AXI slave clock enable + input AINACTS; // AXI slave interface no longer active or accepting requests + +// Write Address channel signals + output AWREADYS; // Write Address ready (slave ready to accept write address) + input AWVALIDS; // Write Address valid + input [4:0] AWIDS; // Write Address ID + input [43:0] AWADDRS; // Write Address + input [7:0] AWLENS; // Write Burst Length + input [3:0] AWCACHES; // Write Cache type + input [1:0] AWUSERS; // Write inner & outer shareability + input [2:0] AWPROTS; // Write Protection type + +// Write Data channel signals + output WREADYS; // Write Data ready (slave ready to accept data) + input WVALIDS; // Write Data valid + input [127:0] WDATAS; // Write Data + input [15:0] WSTRBS; // Write byte-lane strobes + input WLASTS; // Write Data last transfer indicator + +// Write Response channel signals + input BREADYS; // Write Response ready (master ready to accept response) + output BVALIDS; // Write Response Valid + output [4:0] BIDS; // Write Response ID tag + output [1:0] BRESPS; // Write Response + +// Read Address channel signals + output ARREADYS; // Read Address ready (slave ready to accept read address) + input ARVALIDS; // Read Address valid + input [4:0] ARIDS; // Read Address ID + input [43:0] ARADDRS; // Read Address + input [7:0] ARLENS; // Read Burst Length + input [3:0] ARCACHES; // Read Cache type + input [1:0] ARUSERS; // Read inner & outer shareability + input [2:0] ARPROTS; // Read Protection type + +// Read Data channel signals + input RREADYS; // Read Data ready (master ready to accept data) + output RVALIDS; // Read Data valid + output [4:0] RIDS; // Read Data ID + output [127:0] RDATAS; // Read Data + output [1:0] RRESPS; // Read Data response + output RLASTS; // Read Data last transfer indicator +// END NO-ACP pins +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (CLK) +//----------------------------------------------------------------------------- +// Debug CLK interface + input [43:12] DBGROMADDR; // Debug ROM base address + input DBGROMADDRV; // Debug ROM base address valid + + output [`MAIA_CN:0] DBGACK; // Debug acknowledge + output [`MAIA_CN:0] nCOMMIRQ; // Comms channel receive/transmit interrupt + output [`MAIA_CN:0] COMMRX; // Comms channel receive + output [`MAIA_CN:0] COMMTX; // Comms channel transmit + + output [`MAIA_CN:0] DBGRSTREQ; // Warm reset request + output [`MAIA_CN:0] DBGNOPWRDWN; // No power-down request + + input DBGL1RSTDISABLE; // L1 DCache hardware reset disable + +// PMU CLK interface + output [`MAIA_CN:0] nPMUIRQ; // PMU IRQ request + output [24:0] PMUEVENT0; // PMU Event bus +// BEGIN INCLUDE FOR CPU1 + output [24:0] PMUEVENT1; // PMU Event bus +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + output [24:0] PMUEVENT2; // PMU Event bus +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + output [24:0] PMUEVENT3; // PMU Event bus +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (ATCLK) +//----------------------------------------------------------------------------- +// ETM ATB interface and Misc signals + input ATCLKEN; // ATB Clock Enable + input [63:0] TSVALUEB; // ATB Timestamp in binary + + input ATREADYM0; // ATDATA can be accepted + input AFVALIDM0; // ATB Fifo Flush Request + output [31:0] ATDATAM0; // ATB Data + output ATVALIDM0; // ATB Data Valid + output [1:0] ATBYTESM0; // ATB Data Size + output AFREADYM0; // ATB Fifo Flush Finished + output [6:0] ATIDM0; // ATB Trace Source ID + input SYNCREQM0; // ATB External synchronization request + +// BEGIN INCLUDE FOR CPU1 + input ATREADYM1; // ATDATA can be accepted + input AFVALIDM1; // ATB Fifo Flush Request + output [31:0] ATDATAM1; // ATB Data + output ATVALIDM1; // ATB Data Valid + output [1:0] ATBYTESM1; // ATB Data Size + output AFREADYM1; // ATB Fifo Flush Finished + output [6:0] ATIDM1; // ATB Trace Source ID + input SYNCREQM1; // ATB External synchronization request +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ATREADYM2; // ATDATA can be accepted + input AFVALIDM2; // ATB Fifo Flush Request + output [31:0] ATDATAM2; // ATB Data + output ATVALIDM2; // ATB Data Valid + output [1:0] ATBYTESM2; // ATB Data Size + output AFREADYM2; // ATB Fifo Flush Finished + output [6:0] ATIDM2; // ATB Trace Source ID + input SYNCREQM2; // ATB External synchronization request +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ATREADYM3; // ATDATA can be accepted + input AFVALIDM3; // ATB Fifo Flush Request + output [31:0] ATDATAM3; // ATB Data + output ATVALIDM3; // ATB Data Valid + output [1:0] ATBYTESM3; // ATB Data Size + output AFREADYM3; // ATB Fifo Flush Finished + output [6:0] ATIDM3; // ATB Trace Source ID + input SYNCREQM3; // ATB External synchronization request +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (PCLK) +//----------------------------------------------------------------------------- +// Debug-APBv3 port (APB) + input PCLKDBG; // APB Clock + input PCLKENDBG; // APB Clock Enable + input nPRESETDBG; // APB Reset + input PSELDBG; // Debug bus access + input [21:2] PADDRDBG; // APB address + input PADDRDBG31; // APB address bit[31] + input PENABLEDBG; // APB transfer complete flag + input PWRITEDBG; // APB read/write indicator + input [31:0] PWDATADBG; // APB write data + output [31:0] PRDATADBG; // APB read data + output PREADYDBG; // APB slave ready, used to extend a transfer + output PSLVERRDBG; // APB slave transfer error + +// Misc interface + input [`MAIA_CN:0] EDBGRQ; // External debug request + +// PMU Snapshot interface + input [`MAIA_CN:0] PMUSNAPSHOTREQ; // PMU snapshot trigger request + output [`MAIA_CN:0] PMUSNAPSHOTACK; // PMU snapshot trigger acknowledge + +// Power-related interface + input [`MAIA_CN:0] DBGPWRDUP; // Processor power-up status + output [`MAIA_CN:0] DBGPWRUPREQ; // Processor power-up request + +// CTI interface + input [3:0] CTICHIN; // Channel In + input [3:0] CTICHOUTACK; // Channel Out acknowledge + output [3:0] CTICHOUT; // Channel Out + output [3:0] CTICHINACK; // Channel In acknowledge + input CISBYPASS; // Channel interface sync bypass + input [3:0] CIHSBYPASS; // Channel interface H/S bypass + output [`MAIA_CN:0] CTIIRQ; // CTI Interrupt + input [`MAIA_CN:0] CTIIRQACK; // CTI Interrupt acknowledge + +//----------------------------------------------------------------------------- +// Debug Authentication Interface (CLK & PCLK) +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] DBGEN; // Invasive debug enable + input [`MAIA_CN:0] NIDEN; // Non-invasive debug enable + input [`MAIA_CN:0] SPIDEN; // Secure Priviledge invasive debug enable + input [`MAIA_CN:0] SPNIDEN; // Secure Priviledge non-invasive debug enable + +//----------------------------------------------------------------------------- +// DFT Signals +//----------------------------------------------------------------------------- + input DFTSE; // Scan enable + input DFTRSTDISABLE; // Disable reset to cells during scan shift + input [`MAIA_CN:0] DFTCRCLKDISABLE; // Clock grid control for ck_gclkcr + input DFTL2CLKDISABLE; // Clock grid control for ck_gclkl2 + input DFTRAMHOLD; // Holds data in RAMs + input DFTCLKBYPASS; // L2 RAM strobe clock bypass + input DFTMCPHOLD; // Disable multi-cycle RAM paths + +//----------------------------------------------------------------------------- +// MBIST Interface +//----------------------------------------------------------------------------- + input nMBISTRESET; // MBIST reset + input MBISTREQ; // MBIST mode request + + + // wires + wire aa64naa32_cpu0_o; + wire aa64naa32_cpu1_o; + wire aa64naa32_cpu2_o; + wire aa64naa32_cpu3_o; + wire afreadym_cpu0_i; + wire afreadym_cpu1_i; + wire afreadym_cpu2_i; + wire afreadym_cpu3_i; + wire afvalidm_cpu0_o; + wire afvalidm_cpu1_o; + wire afvalidm_cpu2_o; + wire afvalidm_cpu3_o; + wire [1:0] atbytesm_cpu0_i; + wire [1:0] atbytesm_cpu1_i; + wire [1:0] atbytesm_cpu2_i; + wire [1:0] atbytesm_cpu3_i; + wire atclken_cpu0_o; + wire atclken_cpu1_o; + wire atclken_cpu2_o; + wire atclken_cpu3_o; + wire [31:0] atdatam_cpu0_i; + wire [31:0] atdatam_cpu1_i; + wire [31:0] atdatam_cpu2_i; + wire [31:0] atdatam_cpu3_i; + wire [6:0] atidm_cpu0_i; + wire [6:0] atidm_cpu1_i; + wire [6:0] atidm_cpu2_i; + wire [6:0] atidm_cpu3_i; + wire atreadym_cpu0_o; + wire atreadym_cpu1_o; + wire atreadym_cpu2_o; + wire atreadym_cpu3_o; + wire atvalidm_cpu0_i; + wire atvalidm_cpu1_i; + wire atvalidm_cpu2_i; + wire atvalidm_cpu3_i; + wire cfgend_cpu0_o; + wire cfgend_cpu1_o; + wire cfgend_cpu2_o; + wire cfgend_cpu3_o; + wire cfgte_cpu0_o; + wire cfgte_cpu1_o; + wire cfgte_cpu2_o; + wire cfgte_cpu3_o; + wire ck_cpu0_crcx_clk_en_n; + wire ck_cpu0_event_reg; + wire ck_cpu0_wfe_ack; + wire ck_cpu0_wfi_ack; + wire ck_cpu1_crcx_clk_en_n; + wire ck_cpu1_event_reg; + wire ck_cpu1_wfe_ack; + wire ck_cpu1_wfi_ack; + wire ck_cpu2_crcx_clk_en_n; + wire ck_cpu2_event_reg; + wire ck_cpu2_wfe_ack; + wire ck_cpu2_wfi_ack; + wire ck_cpu3_crcx_clk_en_n; + wire ck_cpu3_event_reg; + wire ck_cpu3_wfe_ack; + wire ck_cpu3_wfi_ack; + wire [`MAIA_CN:0] ck_gclkt; + wire [7:0] clusteridaff1_cpu0_o; + wire [7:0] clusteridaff1_cpu1_o; + wire [7:0] clusteridaff1_cpu2_o; + wire [7:0] clusteridaff1_cpu3_o; + wire [7:0] clusteridaff2_cpu0_o; + wire [7:0] clusteridaff2_cpu1_o; + wire [7:0] clusteridaff2_cpu2_o; + wire [7:0] clusteridaff2_cpu3_o; + wire commrx_cpu0_i; + wire commrx_cpu1_i; + wire commrx_cpu2_i; + wire commrx_cpu3_i; + wire commtx_cpu0_i; + wire commtx_cpu1_i; + wire commtx_cpu2_i; + wire commtx_cpu3_i; + wire cp15sdisable_cpu0_o; + wire cp15sdisable_cpu1_o; + wire cp15sdisable_cpu2_o; + wire cp15sdisable_cpu3_o; + wire [1:0] cpuid_cpu0_o; + wire [1:0] cpuid_cpu1_o; + wire [1:0] cpuid_cpu2_o; + wire [1:0] cpuid_cpu3_o; + wire cryptodisable_cpu0_o; + wire cryptodisable_cpu1_o; + wire cryptodisable_cpu2_o; + wire cryptodisable_cpu3_o; + wire dbgack_cpu0_i; + wire dbgack_cpu1_i; + wire dbgack_cpu2_i; + wire dbgack_cpu3_i; + wire dbgen_cpu0_o; + wire dbgen_cpu1_o; + wire dbgen_cpu2_o; + wire dbgen_cpu3_o; + wire dbgl1rstdisable_cpu0_o; + wire dbgl1rstdisable_cpu1_o; + wire dbgl1rstdisable_cpu2_o; + wire dbgl1rstdisable_cpu3_o; + wire dbgnopwrdwn_cpu0_i; + wire dbgnopwrdwn_cpu1_i; + wire dbgnopwrdwn_cpu2_i; + wire dbgnopwrdwn_cpu3_i; + wire [43:12] dbgromaddr_cpu0_o; + wire [43:12] dbgromaddr_cpu1_o; + wire [43:12] dbgromaddr_cpu2_o; + wire [43:12] dbgromaddr_cpu3_o; + wire dbgromaddrv_cpu0_o; + wire dbgromaddrv_cpu1_o; + wire dbgromaddrv_cpu2_o; + wire dbgromaddrv_cpu3_o; + wire dbgrstreq_cpu0_i; + wire dbgrstreq_cpu1_i; + wire dbgrstreq_cpu2_i; + wire dbgrstreq_cpu3_i; + wire dftcrclkdisable_cpu0_o; + wire dftcrclkdisable_cpu1_o; + wire dftcrclkdisable_cpu2_o; + wire dftcrclkdisable_cpu3_o; + wire dftramhold_cpu0_o; + wire dftramhold_cpu1_o; + wire dftramhold_cpu2_o; + wire dftramhold_cpu3_o; + wire dftrstdisable_cpu0_o; + wire dftrstdisable_cpu1_o; + wire dftrstdisable_cpu2_o; + wire dftrstdisable_cpu3_o; + wire dftse_cpu0_o; + wire dftse_cpu1_o; + wire dftse_cpu2_o; + wire dftse_cpu3_o; + wire [2:0] ds_cpu0_cpuectlr_ret; + wire ds_cpu0_cpuectlr_smp; + wire ds_cpu0_fiq_wfe_qual; + wire ds_cpu0_fiq_wfi_qual; + wire ds_cpu0_flush; + wire [5:0] ds_cpu0_flush_type; + wire ds_cpu0_hcr_va; + wire ds_cpu0_hcr_vf; + wire ds_cpu0_hcr_vi; + wire ds_cpu0_ic_aa64naa32; + wire [4:0] ds_cpu0_ic_cpsr_mode; + wire ds_cpu0_ic_hcr_change; + wire ds_cpu0_ic_sample_spr; + wire ds_cpu0_ic_scr_change; + wire ds_cpu0_imp_abrt_wfe_qual; + wire ds_cpu0_imp_abrt_wfi_qual; + wire ds_cpu0_irq_wfe_qual; + wire ds_cpu0_irq_wfi_qual; + wire [8:0] ds_cpu0_l2_spr_addr; + wire ds_cpu0_l2_spr_dw; + wire ds_cpu0_l2_spr_en; + wire ds_cpu0_l2_spr_rd; + wire ds_cpu0_l2_spr_wr; + wire [63:0] ds_cpu0_l2_spr_wr_data; + wire ds_cpu0_reset_req; + wire ds_cpu0_sev_req; + wire ds_cpu0_sevl_req; + wire ds_cpu0_vfiq_wfe_qual; + wire ds_cpu0_vfiq_wfi_qual; + wire ds_cpu0_vimp_abrt_wfe_qual; + wire ds_cpu0_vimp_abrt_wfi_qual; + wire ds_cpu0_virq_wfe_qual; + wire ds_cpu0_virq_wfi_qual; + wire ds_cpu0_wfe_req; + wire ds_cpu0_wfi_req; + wire [2:0] ds_cpu1_cpuectlr_ret; + wire ds_cpu1_cpuectlr_smp; + wire ds_cpu1_fiq_wfe_qual; + wire ds_cpu1_fiq_wfi_qual; + wire ds_cpu1_flush; + wire [5:0] ds_cpu1_flush_type; + wire ds_cpu1_hcr_va; + wire ds_cpu1_hcr_vf; + wire ds_cpu1_hcr_vi; + wire ds_cpu1_ic_aa64naa32; + wire [4:0] ds_cpu1_ic_cpsr_mode; + wire ds_cpu1_ic_hcr_change; + wire ds_cpu1_ic_sample_spr; + wire ds_cpu1_ic_scr_change; + wire ds_cpu1_imp_abrt_wfe_qual; + wire ds_cpu1_imp_abrt_wfi_qual; + wire ds_cpu1_irq_wfe_qual; + wire ds_cpu1_irq_wfi_qual; + wire [8:0] ds_cpu1_l2_spr_addr; + wire ds_cpu1_l2_spr_dw; + wire ds_cpu1_l2_spr_en; + wire ds_cpu1_l2_spr_rd; + wire ds_cpu1_l2_spr_wr; + wire [63:0] ds_cpu1_l2_spr_wr_data; + wire ds_cpu1_reset_req; + wire ds_cpu1_sev_req; + wire ds_cpu1_sevl_req; + wire ds_cpu1_vfiq_wfe_qual; + wire ds_cpu1_vfiq_wfi_qual; + wire ds_cpu1_vimp_abrt_wfe_qual; + wire ds_cpu1_vimp_abrt_wfi_qual; + wire ds_cpu1_virq_wfe_qual; + wire ds_cpu1_virq_wfi_qual; + wire ds_cpu1_wfe_req; + wire ds_cpu1_wfi_req; + wire [2:0] ds_cpu2_cpuectlr_ret; + wire ds_cpu2_cpuectlr_smp; + wire ds_cpu2_fiq_wfe_qual; + wire ds_cpu2_fiq_wfi_qual; + wire ds_cpu2_flush; + wire [5:0] ds_cpu2_flush_type; + wire ds_cpu2_hcr_va; + wire ds_cpu2_hcr_vf; + wire ds_cpu2_hcr_vi; + wire ds_cpu2_ic_aa64naa32; + wire [4:0] ds_cpu2_ic_cpsr_mode; + wire ds_cpu2_ic_hcr_change; + wire ds_cpu2_ic_sample_spr; + wire ds_cpu2_ic_scr_change; + wire ds_cpu2_imp_abrt_wfe_qual; + wire ds_cpu2_imp_abrt_wfi_qual; + wire ds_cpu2_irq_wfe_qual; + wire ds_cpu2_irq_wfi_qual; + wire [8:0] ds_cpu2_l2_spr_addr; + wire ds_cpu2_l2_spr_dw; + wire ds_cpu2_l2_spr_en; + wire ds_cpu2_l2_spr_rd; + wire ds_cpu2_l2_spr_wr; + wire [63:0] ds_cpu2_l2_spr_wr_data; + wire ds_cpu2_reset_req; + wire ds_cpu2_sev_req; + wire ds_cpu2_sevl_req; + wire ds_cpu2_vfiq_wfe_qual; + wire ds_cpu2_vfiq_wfi_qual; + wire ds_cpu2_vimp_abrt_wfe_qual; + wire ds_cpu2_vimp_abrt_wfi_qual; + wire ds_cpu2_virq_wfe_qual; + wire ds_cpu2_virq_wfi_qual; + wire ds_cpu2_wfe_req; + wire ds_cpu2_wfi_req; + wire [2:0] ds_cpu3_cpuectlr_ret; + wire ds_cpu3_cpuectlr_smp; + wire ds_cpu3_fiq_wfe_qual; + wire ds_cpu3_fiq_wfi_qual; + wire ds_cpu3_flush; + wire [5:0] ds_cpu3_flush_type; + wire ds_cpu3_hcr_va; + wire ds_cpu3_hcr_vf; + wire ds_cpu3_hcr_vi; + wire ds_cpu3_ic_aa64naa32; + wire [4:0] ds_cpu3_ic_cpsr_mode; + wire ds_cpu3_ic_hcr_change; + wire ds_cpu3_ic_sample_spr; + wire ds_cpu3_ic_scr_change; + wire ds_cpu3_imp_abrt_wfe_qual; + wire ds_cpu3_imp_abrt_wfi_qual; + wire ds_cpu3_irq_wfe_qual; + wire ds_cpu3_irq_wfi_qual; + wire [8:0] ds_cpu3_l2_spr_addr; + wire ds_cpu3_l2_spr_dw; + wire ds_cpu3_l2_spr_en; + wire ds_cpu3_l2_spr_rd; + wire ds_cpu3_l2_spr_wr; + wire [63:0] ds_cpu3_l2_spr_wr_data; + wire ds_cpu3_reset_req; + wire ds_cpu3_sev_req; + wire ds_cpu3_sevl_req; + wire ds_cpu3_vfiq_wfe_qual; + wire ds_cpu3_vfiq_wfi_qual; + wire ds_cpu3_vimp_abrt_wfe_qual; + wire ds_cpu3_vimp_abrt_wfi_qual; + wire ds_cpu3_virq_wfe_qual; + wire ds_cpu3_virq_wfi_qual; + wire ds_cpu3_wfe_req; + wire ds_cpu3_wfi_req; + wire dt_cpu0_coredbg_in_reset_gclk; + wire [1:0] dt_cpu0_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu0_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu0_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu0_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu0_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu0_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu0_cti_trigoutack_7to4_gclk; + wire dt_cpu0_cti_trigoutack_bit1_gclk; + wire dt_cpu0_dbif_ack_gclk; + wire [14:2] dt_cpu0_dbif_addr_pclk; + wire dt_cpu0_dbif_err_gclk; + wire dt_cpu0_dbif_locked_pclk; + wire [31:0] dt_cpu0_dbif_rddata_gclk; + wire dt_cpu0_dbif_req_pclk; + wire [31:0] dt_cpu0_dbif_wrdata_pclk; + wire dt_cpu0_dbif_write_pclk; + wire dt_cpu0_edacr_frc_idleack_pclk; + wire dt_cpu0_edbgrq_pclk; + wire dt_cpu0_edecr_osuce_pclk; + wire dt_cpu0_edecr_rce_pclk; + wire dt_cpu0_edecr_ss_pclk; + wire dt_cpu0_edprcr_corepurq_pclk; + wire dt_cpu0_et_oslock_gclk; + wire dt_cpu0_halt_ack_gclk; + wire dt_cpu0_hlt_dbgevt_ok_gclk; + wire dt_cpu0_noclkstop_pclk; + wire dt_cpu0_os_double_lock_gclk; + wire dt_cpu0_pmusnapshot_ack_gclk; + wire dt_cpu0_pmusnapshot_req_pclk; + wire dt_cpu0_wfx_dbg_req_gclk; + wire dt_cpu0_wfx_wakeup_pclk; + wire dt_cpu1_coredbg_in_reset_gclk; + wire [1:0] dt_cpu1_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu1_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu1_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu1_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu1_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu1_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu1_cti_trigoutack_7to4_gclk; + wire dt_cpu1_cti_trigoutack_bit1_gclk; + wire dt_cpu1_dbif_ack_gclk; + wire [14:2] dt_cpu1_dbif_addr_pclk; + wire dt_cpu1_dbif_err_gclk; + wire dt_cpu1_dbif_locked_pclk; + wire [31:0] dt_cpu1_dbif_rddata_gclk; + wire dt_cpu1_dbif_req_pclk; + wire [31:0] dt_cpu1_dbif_wrdata_pclk; + wire dt_cpu1_dbif_write_pclk; + wire dt_cpu1_edacr_frc_idleack_pclk; + wire dt_cpu1_edbgrq_pclk; + wire dt_cpu1_edecr_osuce_pclk; + wire dt_cpu1_edecr_rce_pclk; + wire dt_cpu1_edecr_ss_pclk; + wire dt_cpu1_edprcr_corepurq_pclk; + wire dt_cpu1_et_oslock_gclk; + wire dt_cpu1_halt_ack_gclk; + wire dt_cpu1_hlt_dbgevt_ok_gclk; + wire dt_cpu1_noclkstop_pclk; + wire dt_cpu1_os_double_lock_gclk; + wire dt_cpu1_pmusnapshot_ack_gclk; + wire dt_cpu1_pmusnapshot_req_pclk; + wire dt_cpu1_wfx_dbg_req_gclk; + wire dt_cpu1_wfx_wakeup_pclk; + wire dt_cpu2_coredbg_in_reset_gclk; + wire [1:0] dt_cpu2_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu2_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu2_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu2_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu2_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu2_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu2_cti_trigoutack_7to4_gclk; + wire dt_cpu2_cti_trigoutack_bit1_gclk; + wire dt_cpu2_dbif_ack_gclk; + wire [14:2] dt_cpu2_dbif_addr_pclk; + wire dt_cpu2_dbif_err_gclk; + wire dt_cpu2_dbif_locked_pclk; + wire [31:0] dt_cpu2_dbif_rddata_gclk; + wire dt_cpu2_dbif_req_pclk; + wire [31:0] dt_cpu2_dbif_wrdata_pclk; + wire dt_cpu2_dbif_write_pclk; + wire dt_cpu2_edacr_frc_idleack_pclk; + wire dt_cpu2_edbgrq_pclk; + wire dt_cpu2_edecr_osuce_pclk; + wire dt_cpu2_edecr_rce_pclk; + wire dt_cpu2_edecr_ss_pclk; + wire dt_cpu2_edprcr_corepurq_pclk; + wire dt_cpu2_et_oslock_gclk; + wire dt_cpu2_halt_ack_gclk; + wire dt_cpu2_hlt_dbgevt_ok_gclk; + wire dt_cpu2_noclkstop_pclk; + wire dt_cpu2_os_double_lock_gclk; + wire dt_cpu2_pmusnapshot_ack_gclk; + wire dt_cpu2_pmusnapshot_req_pclk; + wire dt_cpu2_wfx_dbg_req_gclk; + wire dt_cpu2_wfx_wakeup_pclk; + wire dt_cpu3_coredbg_in_reset_gclk; + wire [1:0] dt_cpu3_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu3_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu3_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu3_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu3_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu3_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu3_cti_trigoutack_7to4_gclk; + wire dt_cpu3_cti_trigoutack_bit1_gclk; + wire dt_cpu3_dbif_ack_gclk; + wire [14:2] dt_cpu3_dbif_addr_pclk; + wire dt_cpu3_dbif_err_gclk; + wire dt_cpu3_dbif_locked_pclk; + wire [31:0] dt_cpu3_dbif_rddata_gclk; + wire dt_cpu3_dbif_req_pclk; + wire [31:0] dt_cpu3_dbif_wrdata_pclk; + wire dt_cpu3_dbif_write_pclk; + wire dt_cpu3_edacr_frc_idleack_pclk; + wire dt_cpu3_edbgrq_pclk; + wire dt_cpu3_edecr_osuce_pclk; + wire dt_cpu3_edecr_rce_pclk; + wire dt_cpu3_edecr_ss_pclk; + wire dt_cpu3_edprcr_corepurq_pclk; + wire dt_cpu3_et_oslock_gclk; + wire dt_cpu3_halt_ack_gclk; + wire dt_cpu3_hlt_dbgevt_ok_gclk; + wire dt_cpu3_noclkstop_pclk; + wire dt_cpu3_os_double_lock_gclk; + wire dt_cpu3_pmusnapshot_ack_gclk; + wire dt_cpu3_pmusnapshot_req_pclk; + wire dt_cpu3_wfx_dbg_req_gclk; + wire dt_cpu3_wfx_wakeup_pclk; + wire etclken_cpu0_i; + wire etclken_cpu1_i; + wire etclken_cpu2_i; + wire etclken_cpu3_i; + wire giccdisable_cpu0_o; + wire giccdisable_cpu1_o; + wire giccdisable_cpu2_o; + wire giccdisable_cpu3_o; + wire [`MAIA_CN:0] ic_block_eoi_sgi_wr; + wire [`MAIA_CN:0] ic_el_change_complete; + wire [`MAIA_CN:0] ic_hcr_change_complete; + wire [`MAIA_CN:0] ic_ich_el2_tall0; + wire [`MAIA_CN:0] ic_ich_el2_tall1; + wire [`MAIA_CN:0] ic_ich_el2_tc; + wire [`MAIA_CN:0] ic_nfiq; + wire [`MAIA_CN:0] ic_nirq; + wire [`MAIA_CN:0] ic_nsei; + wire [`MAIA_CN:0] ic_nvfiq; + wire [`MAIA_CN:0] ic_nvirq; + wire [`MAIA_CN:0] ic_nvsei; + wire [`MAIA_CN:0] ic_p_valid; + wire [`MAIA_CN:0] ic_sample_spr; + wire [`MAIA_CN:0] ic_scr_change_complete; + wire [`MAIA_CN:0] ic_sra_el1ns_en; + wire [`MAIA_CN:0] ic_sra_el1s_en; + wire [`MAIA_CN:0] ic_sra_el2_en; + wire [`MAIA_CN:0] ic_sra_el3_en; + wire [`MAIA_CN:0] ic_sre_el1ns_hyp_trap; + wire [`MAIA_CN:0] ic_sre_el1ns_mon_trap; + wire [`MAIA_CN:0] ic_sre_el1s_mon_trap; + wire [`MAIA_CN:0] ic_sre_el2_mon_trap; + wire l2_cpu0_arb_thrshld_timeout_en; + wire l2_cpu0_barrier_done; + wire l2_cpu0_blk_non_evict_wr; + wire l2_cpu0_ccb_dbg_req_c3; + wire [48:0] l2_cpu0_ccb_req_addr_c3; + wire [4:0] l2_cpu0_ccb_req_id_c3; + wire [23:0] l2_cpu0_ccb_req_info_c3; + wire [8:0] l2_cpu0_ccb_req_type_c3; + wire l2_cpu0_cfg_ecc_en; + wire [2:0] l2_cpu0_dbufid_r1; + wire [129:0] l2_cpu0_ddata_r2; + wire l2_cpu0_ddlb_ecc_err_r3; + wire l2_cpu0_dext_err_r2; + wire l2_cpu0_dext_err_type_r2; + wire l2_cpu0_disable_clean_evict_opt; + wire l2_cpu0_dlast_r1; + wire l2_cpu0_dsngl_ecc_err_r3; + wire [3:0] l2_cpu0_dsq_clr_id_q; + wire l2_cpu0_dsq_clr_vld_q; + wire [3:0] l2_cpu0_dsq_rd_buf_id; + wire [15:0] l2_cpu0_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu0_dsq_rd_data_q; + wire l2_cpu0_dsq_rd_en; + wire l2_cpu0_dsq_rd_en_x2; + wire l2_cpu0_dt_pmu_evt_en; + wire l2_cpu0_dvalid_r1; + wire l2_cpu0_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu0_flsh_if_rd_id_l4_dly; + wire l2_cpu0_flsh_if_rd_l4_dly; + wire l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu0_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu0_flsh_ls_rd_id_l4_dly; + wire l2_cpu0_flsh_ls_rd_l2_dly; + wire l2_cpu0_flsh_ls_rd_l4_dly; + wire l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu0_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu0_flsh_ls_wr_id_l4_dly; + wire l2_cpu0_flsh_ls_wr_l2_dly; + wire l2_cpu0_flsh_ls_wr_l4_dly; + wire l2_cpu0_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu0_ibufid_r1; + wire [15:0] l2_cpu0_ic_addr_arb_set; + wire l2_cpu0_ic_arb_fast; + wire l2_cpu0_ic_barrier_stall_q; + wire [43:18] l2_cpu0_ic_base; + wire [31:0] l2_cpu0_ic_data_arb_set; + wire [2:0] l2_cpu0_ic_elem_size_arb_set; + wire l2_cpu0_ic_excl_arb_set; + wire [2:0] l2_cpu0_ic_id_arb_set; + wire l2_cpu0_ic_ns_arb_set; + wire l2_cpu0_ic_vld_skid; + wire l2_cpu0_ic_write_arb_set; + wire [127:0] l2_cpu0_idata_r2; + wire l2_cpu0_idlb_ecc_err_r3; + wire l2_cpu0_idle_block_reqs_q; + wire l2_cpu0_idle_wakeup_q; + wire l2_cpu0_iext_err_r2; + wire l2_cpu0_iext_err_type_r2; + wire l2_cpu0_if_ccb_clken_c3; + wire l2_cpu0_if_ccb_req_c3; + wire l2_cpu0_if_ccb_resp; + wire [4:0] l2_cpu0_if_ccb_resp_id; + wire l2_cpu0_if_sync_done_q; + wire l2_cpu0_if_sync_req; + wire l2_cpu0_ifq_haz_pending; + wire l2_cpu0_isngl_ecc_err_r3; + wire l2_cpu0_ivalid_r1; + wire [1:0] l2_cpu0_l2_cache_size; + wire [5:0] l2_cpu0_lrq_haz_clr_id_dcd_q; + wire l2_cpu0_lrq_haz_pending; + wire l2_cpu0_ls_ccb_clken_c3; + wire l2_cpu0_ls_ccb_data_wr; + wire l2_cpu0_ls_ccb_req_c3; + wire l2_cpu0_ls_ccb_resp; + wire [4:0] l2_cpu0_ls_ccb_resp_id; + wire l2_cpu0_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu0_ls_rd_haz_id_arb_q; + wire l2_cpu0_ls_rd_haz_vld_arb_q; + wire l2_cpu0_ls_sync_req; + wire [4:0] l2_cpu0_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu0_ls_wr_data_w2a; + wire l2_cpu0_ls_wr_dirty_w2a; + wire l2_cpu0_ls_wr_err_w2a; + wire [2:0] l2_cpu0_ls_wr_haz_id_arb_q; + wire l2_cpu0_ls_wr_haz_vld_arb_q; + wire l2_cpu0_ls_wr_last_w2a; + wire l2_cpu0_ls_wr_req_w2a; + wire [2:0] l2_cpu0_ls_wr_type_w2a; + wire [12:0] l2_cpu0_mbist1_addr_b1; + wire l2_cpu0_mbist1_all_b1; + wire [3:0] l2_cpu0_mbist1_array_b1; + wire [7:0] l2_cpu0_mbist1_be_b1; + wire l2_cpu0_mbist1_en_b1; + wire l2_cpu0_mbist1_rd_en_b1; + wire l2_cpu0_mbist1_wr_en_b1; + wire l2_cpu0_no_intctrl; + wire l2_cpu0_pf_rd_vld_skid_popped; + wire l2_cpu0_pf_throttle_q; + wire [33:0] l2_cpu0_pmu_events; + wire [2:0] l2_cpu0_rbufid; + wire l2_cpu0_rd_aarch64_arb_set; + wire [44:0] l2_cpu0_rd_addr_arb_set; + wire l2_cpu0_rd_arb; + wire l2_cpu0_rd_arb_fast; + wire [15:8] l2_cpu0_rd_asid_arb_set; + wire l2_cpu0_rd_bypass_arb_set; + wire [2:0] l2_cpu0_rd_bypass_bufid_e5; + wire [2:0] l2_cpu0_rd_bypass_lrq_id_e5; + wire l2_cpu0_rd_bypass_req_can_e5; + wire l2_cpu0_rd_bypass_way_e5; + wire [2:0] l2_cpu0_rd_cache_attr_arb_set; + wire [2:0] l2_cpu0_rd_elem_size_arb_set; + wire l2_cpu0_rd_excl_arb_set; + wire [4:0] l2_cpu0_rd_id_arb_set; + wire [2:0] l2_cpu0_rd_lrq_id_arb_set; + wire [7:0] l2_cpu0_rd_page_attr_arb_set; + wire l2_cpu0_rd_prfm_arb_set; + wire l2_cpu0_rd_priv_arb_set; + wire l2_cpu0_rd_replayed_arb_set; + wire [1:0] l2_cpu0_rd_shared_arb_set; + wire [6:0] l2_cpu0_rd_type_arb_set; + wire l2_cpu0_rd_va48_arb_set; + wire l2_cpu0_rd_vld_skid; + wire l2_cpu0_rd_way_arb_set; + wire l2_cpu0_rexfail; + wire [1:0] l2_cpu0_rstate; + wire l2_cpu0_rvalid; + wire [2:0] l2_cpu0_spec_bufid; + wire l2_cpu0_spec_valid; + wire [63:0] l2_cpu0_spr_rd_data; + wire l2_cpu0_tbw_dbl_ecc_err; + wire [63:0] l2_cpu0_tbw_desc_data; + wire l2_cpu0_tbw_desc_vld; + wire l2_cpu0_tbw_ext_err; + wire l2_cpu0_tbw_ext_err_type; + wire l2_cpu0_tlb_ccb_clken_c3; + wire l2_cpu0_tlb_ccb_req_c3; + wire l2_cpu0_tlb_sync_complete; + wire l2_cpu0_tlb_sync_done_q; + wire l2_cpu0_tlb_sync_req; + wire l2_cpu0_trq_haz_pending; + wire l2_cpu0_tw_ccb_resp; + wire [4:0] l2_cpu0_tw_ccb_resp_id; + wire l2_cpu0_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu0_wr_addr_arb_set; + wire l2_cpu0_wr_arb; + wire l2_cpu0_wr_arb_fast; + wire [2:0] l2_cpu0_wr_cache_attr_arb_set; + wire [11:0] l2_cpu0_wr_cl_id_arb_set; + wire l2_cpu0_wr_clean_evict_arb_set; + wire [143:0] l2_cpu0_wr_data; + wire l2_cpu0_wr_data_stall; + wire l2_cpu0_wr_data_vld_x1_q; + wire l2_cpu0_wr_dirty_arb_set; + wire [2:0] l2_cpu0_wr_elem_size_arb_set; + wire l2_cpu0_wr_err_arb_set; + wire l2_cpu0_wr_evict_x1_q; + wire l2_cpu0_wr_ex_fail; + wire l2_cpu0_wr_ex_resp; + wire [3:0] l2_cpu0_wr_id_arb_set; + wire l2_cpu0_wr_last_arb_set; + wire [7:0] l2_cpu0_wr_page_attr_arb_set; + wire [3:0] l2_cpu0_wr_partial_dw_arb_set; + wire l2_cpu0_wr_priv_arb_set; + wire [1:0] l2_cpu0_wr_shared_arb_set; + wire [2:0] l2_cpu0_wr_type_arb_set; + wire l2_cpu0_wr_vld_skid; + wire l2_cpu0_wr_way_arb_set; + wire l2_cpu0_wrq_almost_full; + wire [15:0] l2_cpu0_wrq_haz_clr_id_dcd_q; + wire l2_cpu0_wrq_haz_pending; + wire l2_cpu1_arb_thrshld_timeout_en; + wire l2_cpu1_barrier_done; + wire l2_cpu1_blk_non_evict_wr; + wire l2_cpu1_ccb_dbg_req_c3; + wire [48:0] l2_cpu1_ccb_req_addr_c3; + wire [4:0] l2_cpu1_ccb_req_id_c3; + wire [23:0] l2_cpu1_ccb_req_info_c3; + wire [8:0] l2_cpu1_ccb_req_type_c3; + wire l2_cpu1_cfg_ecc_en; + wire [2:0] l2_cpu1_dbufid_r1; + wire [129:0] l2_cpu1_ddata_r2; + wire l2_cpu1_ddlb_ecc_err_r3; + wire l2_cpu1_dext_err_r2; + wire l2_cpu1_dext_err_type_r2; + wire l2_cpu1_disable_clean_evict_opt; + wire l2_cpu1_dlast_r1; + wire l2_cpu1_dsngl_ecc_err_r3; + wire [3:0] l2_cpu1_dsq_clr_id_q; + wire l2_cpu1_dsq_clr_vld_q; + wire [3:0] l2_cpu1_dsq_rd_buf_id; + wire [15:0] l2_cpu1_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu1_dsq_rd_data_q; + wire l2_cpu1_dsq_rd_en; + wire l2_cpu1_dsq_rd_en_x2; + wire l2_cpu1_dt_pmu_evt_en; + wire l2_cpu1_dvalid_r1; + wire l2_cpu1_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu1_flsh_if_rd_id_l4_dly; + wire l2_cpu1_flsh_if_rd_l4_dly; + wire l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu1_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu1_flsh_ls_rd_id_l4_dly; + wire l2_cpu1_flsh_ls_rd_l2_dly; + wire l2_cpu1_flsh_ls_rd_l4_dly; + wire l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu1_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu1_flsh_ls_wr_id_l4_dly; + wire l2_cpu1_flsh_ls_wr_l2_dly; + wire l2_cpu1_flsh_ls_wr_l4_dly; + wire l2_cpu1_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu1_ibufid_r1; + wire [15:0] l2_cpu1_ic_addr_arb_set; + wire l2_cpu1_ic_arb_fast; + wire l2_cpu1_ic_barrier_stall_q; + wire [43:18] l2_cpu1_ic_base; + wire [31:0] l2_cpu1_ic_data_arb_set; + wire [2:0] l2_cpu1_ic_elem_size_arb_set; + wire l2_cpu1_ic_excl_arb_set; + wire [2:0] l2_cpu1_ic_id_arb_set; + wire l2_cpu1_ic_ns_arb_set; + wire l2_cpu1_ic_vld_skid; + wire l2_cpu1_ic_write_arb_set; + wire [127:0] l2_cpu1_idata_r2; + wire l2_cpu1_idlb_ecc_err_r3; + wire l2_cpu1_idle_block_reqs_q; + wire l2_cpu1_idle_wakeup_q; + wire l2_cpu1_iext_err_r2; + wire l2_cpu1_iext_err_type_r2; + wire l2_cpu1_if_ccb_clken_c3; + wire l2_cpu1_if_ccb_req_c3; + wire l2_cpu1_if_ccb_resp; + wire [4:0] l2_cpu1_if_ccb_resp_id; + wire l2_cpu1_if_sync_done_q; + wire l2_cpu1_if_sync_req; + wire l2_cpu1_ifq_haz_pending; + wire l2_cpu1_isngl_ecc_err_r3; + wire l2_cpu1_ivalid_r1; + wire [1:0] l2_cpu1_l2_cache_size; + wire [5:0] l2_cpu1_lrq_haz_clr_id_dcd_q; + wire l2_cpu1_lrq_haz_pending; + wire l2_cpu1_ls_ccb_clken_c3; + wire l2_cpu1_ls_ccb_data_wr; + wire l2_cpu1_ls_ccb_req_c3; + wire l2_cpu1_ls_ccb_resp; + wire [4:0] l2_cpu1_ls_ccb_resp_id; + wire l2_cpu1_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu1_ls_rd_haz_id_arb_q; + wire l2_cpu1_ls_rd_haz_vld_arb_q; + wire l2_cpu1_ls_sync_req; + wire [4:0] l2_cpu1_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu1_ls_wr_data_w2a; + wire l2_cpu1_ls_wr_dirty_w2a; + wire l2_cpu1_ls_wr_err_w2a; + wire [2:0] l2_cpu1_ls_wr_haz_id_arb_q; + wire l2_cpu1_ls_wr_haz_vld_arb_q; + wire l2_cpu1_ls_wr_last_w2a; + wire l2_cpu1_ls_wr_req_w2a; + wire [2:0] l2_cpu1_ls_wr_type_w2a; + wire [12:0] l2_cpu1_mbist1_addr_b1; + wire l2_cpu1_mbist1_all_b1; + wire [3:0] l2_cpu1_mbist1_array_b1; + wire [7:0] l2_cpu1_mbist1_be_b1; + wire l2_cpu1_mbist1_en_b1; + wire l2_cpu1_mbist1_rd_en_b1; + wire l2_cpu1_mbist1_wr_en_b1; + wire l2_cpu1_no_intctrl; + wire l2_cpu1_pf_rd_vld_skid_popped; + wire l2_cpu1_pf_throttle_q; + wire [33:0] l2_cpu1_pmu_events; + wire [2:0] l2_cpu1_rbufid; + wire l2_cpu1_rd_aarch64_arb_set; + wire [44:0] l2_cpu1_rd_addr_arb_set; + wire l2_cpu1_rd_arb; + wire l2_cpu1_rd_arb_fast; + wire [15:8] l2_cpu1_rd_asid_arb_set; + wire l2_cpu1_rd_bypass_arb_set; + wire [2:0] l2_cpu1_rd_bypass_bufid_e5; + wire [2:0] l2_cpu1_rd_bypass_lrq_id_e5; + wire l2_cpu1_rd_bypass_req_can_e5; + wire l2_cpu1_rd_bypass_way_e5; + wire [2:0] l2_cpu1_rd_cache_attr_arb_set; + wire [2:0] l2_cpu1_rd_elem_size_arb_set; + wire l2_cpu1_rd_excl_arb_set; + wire [4:0] l2_cpu1_rd_id_arb_set; + wire [2:0] l2_cpu1_rd_lrq_id_arb_set; + wire [7:0] l2_cpu1_rd_page_attr_arb_set; + wire l2_cpu1_rd_prfm_arb_set; + wire l2_cpu1_rd_priv_arb_set; + wire l2_cpu1_rd_replayed_arb_set; + wire [1:0] l2_cpu1_rd_shared_arb_set; + wire [6:0] l2_cpu1_rd_type_arb_set; + wire l2_cpu1_rd_va48_arb_set; + wire l2_cpu1_rd_vld_skid; + wire l2_cpu1_rd_way_arb_set; + wire l2_cpu1_rexfail; + wire [1:0] l2_cpu1_rstate; + wire l2_cpu1_rvalid; + wire [2:0] l2_cpu1_spec_bufid; + wire l2_cpu1_spec_valid; + wire [63:0] l2_cpu1_spr_rd_data; + wire l2_cpu1_tbw_dbl_ecc_err; + wire [63:0] l2_cpu1_tbw_desc_data; + wire l2_cpu1_tbw_desc_vld; + wire l2_cpu1_tbw_ext_err; + wire l2_cpu1_tbw_ext_err_type; + wire l2_cpu1_tlb_ccb_clken_c3; + wire l2_cpu1_tlb_ccb_req_c3; + wire l2_cpu1_tlb_sync_complete; + wire l2_cpu1_tlb_sync_done_q; + wire l2_cpu1_tlb_sync_req; + wire l2_cpu1_trq_haz_pending; + wire l2_cpu1_tw_ccb_resp; + wire [4:0] l2_cpu1_tw_ccb_resp_id; + wire l2_cpu1_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu1_wr_addr_arb_set; + wire l2_cpu1_wr_arb; + wire l2_cpu1_wr_arb_fast; + wire [2:0] l2_cpu1_wr_cache_attr_arb_set; + wire [11:0] l2_cpu1_wr_cl_id_arb_set; + wire l2_cpu1_wr_clean_evict_arb_set; + wire [143:0] l2_cpu1_wr_data; + wire l2_cpu1_wr_data_stall; + wire l2_cpu1_wr_data_vld_x1_q; + wire l2_cpu1_wr_dirty_arb_set; + wire [2:0] l2_cpu1_wr_elem_size_arb_set; + wire l2_cpu1_wr_err_arb_set; + wire l2_cpu1_wr_evict_x1_q; + wire l2_cpu1_wr_ex_fail; + wire l2_cpu1_wr_ex_resp; + wire [3:0] l2_cpu1_wr_id_arb_set; + wire l2_cpu1_wr_last_arb_set; + wire [7:0] l2_cpu1_wr_page_attr_arb_set; + wire [3:0] l2_cpu1_wr_partial_dw_arb_set; + wire l2_cpu1_wr_priv_arb_set; + wire [1:0] l2_cpu1_wr_shared_arb_set; + wire [2:0] l2_cpu1_wr_type_arb_set; + wire l2_cpu1_wr_vld_skid; + wire l2_cpu1_wr_way_arb_set; + wire l2_cpu1_wrq_almost_full; + wire [15:0] l2_cpu1_wrq_haz_clr_id_dcd_q; + wire l2_cpu1_wrq_haz_pending; + wire l2_cpu2_arb_thrshld_timeout_en; + wire l2_cpu2_barrier_done; + wire l2_cpu2_blk_non_evict_wr; + wire l2_cpu2_ccb_dbg_req_c3; + wire [48:0] l2_cpu2_ccb_req_addr_c3; + wire [4:0] l2_cpu2_ccb_req_id_c3; + wire [23:0] l2_cpu2_ccb_req_info_c3; + wire [8:0] l2_cpu2_ccb_req_type_c3; + wire l2_cpu2_cfg_ecc_en; + wire [2:0] l2_cpu2_dbufid_r1; + wire [129:0] l2_cpu2_ddata_r2; + wire l2_cpu2_ddlb_ecc_err_r3; + wire l2_cpu2_dext_err_r2; + wire l2_cpu2_dext_err_type_r2; + wire l2_cpu2_disable_clean_evict_opt; + wire l2_cpu2_dlast_r1; + wire l2_cpu2_dsngl_ecc_err_r3; + wire [3:0] l2_cpu2_dsq_clr_id_q; + wire l2_cpu2_dsq_clr_vld_q; + wire [3:0] l2_cpu2_dsq_rd_buf_id; + wire [15:0] l2_cpu2_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu2_dsq_rd_data_q; + wire l2_cpu2_dsq_rd_en; + wire l2_cpu2_dsq_rd_en_x2; + wire l2_cpu2_dt_pmu_evt_en; + wire l2_cpu2_dvalid_r1; + wire l2_cpu2_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu2_flsh_if_rd_id_l4_dly; + wire l2_cpu2_flsh_if_rd_l4_dly; + wire l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu2_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu2_flsh_ls_rd_id_l4_dly; + wire l2_cpu2_flsh_ls_rd_l2_dly; + wire l2_cpu2_flsh_ls_rd_l4_dly; + wire l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu2_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu2_flsh_ls_wr_id_l4_dly; + wire l2_cpu2_flsh_ls_wr_l2_dly; + wire l2_cpu2_flsh_ls_wr_l4_dly; + wire l2_cpu2_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu2_ibufid_r1; + wire [15:0] l2_cpu2_ic_addr_arb_set; + wire l2_cpu2_ic_arb_fast; + wire l2_cpu2_ic_barrier_stall_q; + wire [43:18] l2_cpu2_ic_base; + wire [31:0] l2_cpu2_ic_data_arb_set; + wire [2:0] l2_cpu2_ic_elem_size_arb_set; + wire l2_cpu2_ic_excl_arb_set; + wire [2:0] l2_cpu2_ic_id_arb_set; + wire l2_cpu2_ic_ns_arb_set; + wire l2_cpu2_ic_vld_skid; + wire l2_cpu2_ic_write_arb_set; + wire [127:0] l2_cpu2_idata_r2; + wire l2_cpu2_idlb_ecc_err_r3; + wire l2_cpu2_idle_block_reqs_q; + wire l2_cpu2_idle_wakeup_q; + wire l2_cpu2_iext_err_r2; + wire l2_cpu2_iext_err_type_r2; + wire l2_cpu2_if_ccb_clken_c3; + wire l2_cpu2_if_ccb_req_c3; + wire l2_cpu2_if_ccb_resp; + wire [4:0] l2_cpu2_if_ccb_resp_id; + wire l2_cpu2_if_sync_done_q; + wire l2_cpu2_if_sync_req; + wire l2_cpu2_ifq_haz_pending; + wire l2_cpu2_isngl_ecc_err_r3; + wire l2_cpu2_ivalid_r1; + wire [1:0] l2_cpu2_l2_cache_size; + wire [5:0] l2_cpu2_lrq_haz_clr_id_dcd_q; + wire l2_cpu2_lrq_haz_pending; + wire l2_cpu2_ls_ccb_clken_c3; + wire l2_cpu2_ls_ccb_data_wr; + wire l2_cpu2_ls_ccb_req_c3; + wire l2_cpu2_ls_ccb_resp; + wire [4:0] l2_cpu2_ls_ccb_resp_id; + wire l2_cpu2_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu2_ls_rd_haz_id_arb_q; + wire l2_cpu2_ls_rd_haz_vld_arb_q; + wire l2_cpu2_ls_sync_req; + wire [4:0] l2_cpu2_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu2_ls_wr_data_w2a; + wire l2_cpu2_ls_wr_dirty_w2a; + wire l2_cpu2_ls_wr_err_w2a; + wire [2:0] l2_cpu2_ls_wr_haz_id_arb_q; + wire l2_cpu2_ls_wr_haz_vld_arb_q; + wire l2_cpu2_ls_wr_last_w2a; + wire l2_cpu2_ls_wr_req_w2a; + wire [2:0] l2_cpu2_ls_wr_type_w2a; + wire [12:0] l2_cpu2_mbist1_addr_b1; + wire l2_cpu2_mbist1_all_b1; + wire [3:0] l2_cpu2_mbist1_array_b1; + wire [7:0] l2_cpu2_mbist1_be_b1; + wire l2_cpu2_mbist1_en_b1; + wire l2_cpu2_mbist1_rd_en_b1; + wire l2_cpu2_mbist1_wr_en_b1; + wire l2_cpu2_no_intctrl; + wire l2_cpu2_pf_rd_vld_skid_popped; + wire l2_cpu2_pf_throttle_q; + wire [33:0] l2_cpu2_pmu_events; + wire [2:0] l2_cpu2_rbufid; + wire l2_cpu2_rd_aarch64_arb_set; + wire [44:0] l2_cpu2_rd_addr_arb_set; + wire l2_cpu2_rd_arb; + wire l2_cpu2_rd_arb_fast; + wire [15:8] l2_cpu2_rd_asid_arb_set; + wire l2_cpu2_rd_bypass_arb_set; + wire [2:0] l2_cpu2_rd_bypass_bufid_e5; + wire [2:0] l2_cpu2_rd_bypass_lrq_id_e5; + wire l2_cpu2_rd_bypass_req_can_e5; + wire l2_cpu2_rd_bypass_way_e5; + wire [2:0] l2_cpu2_rd_cache_attr_arb_set; + wire [2:0] l2_cpu2_rd_elem_size_arb_set; + wire l2_cpu2_rd_excl_arb_set; + wire [4:0] l2_cpu2_rd_id_arb_set; + wire [2:0] l2_cpu2_rd_lrq_id_arb_set; + wire [7:0] l2_cpu2_rd_page_attr_arb_set; + wire l2_cpu2_rd_prfm_arb_set; + wire l2_cpu2_rd_priv_arb_set; + wire l2_cpu2_rd_replayed_arb_set; + wire [1:0] l2_cpu2_rd_shared_arb_set; + wire [6:0] l2_cpu2_rd_type_arb_set; + wire l2_cpu2_rd_va48_arb_set; + wire l2_cpu2_rd_vld_skid; + wire l2_cpu2_rd_way_arb_set; + wire l2_cpu2_rexfail; + wire [1:0] l2_cpu2_rstate; + wire l2_cpu2_rvalid; + wire [2:0] l2_cpu2_spec_bufid; + wire l2_cpu2_spec_valid; + wire [63:0] l2_cpu2_spr_rd_data; + wire l2_cpu2_tbw_dbl_ecc_err; + wire [63:0] l2_cpu2_tbw_desc_data; + wire l2_cpu2_tbw_desc_vld; + wire l2_cpu2_tbw_ext_err; + wire l2_cpu2_tbw_ext_err_type; + wire l2_cpu2_tlb_ccb_clken_c3; + wire l2_cpu2_tlb_ccb_req_c3; + wire l2_cpu2_tlb_sync_complete; + wire l2_cpu2_tlb_sync_done_q; + wire l2_cpu2_tlb_sync_req; + wire l2_cpu2_trq_haz_pending; + wire l2_cpu2_tw_ccb_resp; + wire [4:0] l2_cpu2_tw_ccb_resp_id; + wire l2_cpu2_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu2_wr_addr_arb_set; + wire l2_cpu2_wr_arb; + wire l2_cpu2_wr_arb_fast; + wire [2:0] l2_cpu2_wr_cache_attr_arb_set; + wire [11:0] l2_cpu2_wr_cl_id_arb_set; + wire l2_cpu2_wr_clean_evict_arb_set; + wire [143:0] l2_cpu2_wr_data; + wire l2_cpu2_wr_data_stall; + wire l2_cpu2_wr_data_vld_x1_q; + wire l2_cpu2_wr_dirty_arb_set; + wire [2:0] l2_cpu2_wr_elem_size_arb_set; + wire l2_cpu2_wr_err_arb_set; + wire l2_cpu2_wr_evict_x1_q; + wire l2_cpu2_wr_ex_fail; + wire l2_cpu2_wr_ex_resp; + wire [3:0] l2_cpu2_wr_id_arb_set; + wire l2_cpu2_wr_last_arb_set; + wire [7:0] l2_cpu2_wr_page_attr_arb_set; + wire [3:0] l2_cpu2_wr_partial_dw_arb_set; + wire l2_cpu2_wr_priv_arb_set; + wire [1:0] l2_cpu2_wr_shared_arb_set; + wire [2:0] l2_cpu2_wr_type_arb_set; + wire l2_cpu2_wr_vld_skid; + wire l2_cpu2_wr_way_arb_set; + wire l2_cpu2_wrq_almost_full; + wire [15:0] l2_cpu2_wrq_haz_clr_id_dcd_q; + wire l2_cpu2_wrq_haz_pending; + wire l2_cpu3_arb_thrshld_timeout_en; + wire l2_cpu3_barrier_done; + wire l2_cpu3_blk_non_evict_wr; + wire l2_cpu3_ccb_dbg_req_c3; + wire [48:0] l2_cpu3_ccb_req_addr_c3; + wire [4:0] l2_cpu3_ccb_req_id_c3; + wire [23:0] l2_cpu3_ccb_req_info_c3; + wire [8:0] l2_cpu3_ccb_req_type_c3; + wire l2_cpu3_cfg_ecc_en; + wire [2:0] l2_cpu3_dbufid_r1; + wire [129:0] l2_cpu3_ddata_r2; + wire l2_cpu3_ddlb_ecc_err_r3; + wire l2_cpu3_dext_err_r2; + wire l2_cpu3_dext_err_type_r2; + wire l2_cpu3_disable_clean_evict_opt; + wire l2_cpu3_dlast_r1; + wire l2_cpu3_dsngl_ecc_err_r3; + wire [3:0] l2_cpu3_dsq_clr_id_q; + wire l2_cpu3_dsq_clr_vld_q; + wire [3:0] l2_cpu3_dsq_rd_buf_id; + wire [15:0] l2_cpu3_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu3_dsq_rd_data_q; + wire l2_cpu3_dsq_rd_en; + wire l2_cpu3_dsq_rd_en_x2; + wire l2_cpu3_dt_pmu_evt_en; + wire l2_cpu3_dvalid_r1; + wire l2_cpu3_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu3_flsh_if_rd_id_l4_dly; + wire l2_cpu3_flsh_if_rd_l4_dly; + wire l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu3_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu3_flsh_ls_rd_id_l4_dly; + wire l2_cpu3_flsh_ls_rd_l2_dly; + wire l2_cpu3_flsh_ls_rd_l4_dly; + wire l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu3_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu3_flsh_ls_wr_id_l4_dly; + wire l2_cpu3_flsh_ls_wr_l2_dly; + wire l2_cpu3_flsh_ls_wr_l4_dly; + wire l2_cpu3_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu3_ibufid_r1; + wire [15:0] l2_cpu3_ic_addr_arb_set; + wire l2_cpu3_ic_arb_fast; + wire l2_cpu3_ic_barrier_stall_q; + wire [43:18] l2_cpu3_ic_base; + wire [31:0] l2_cpu3_ic_data_arb_set; + wire [2:0] l2_cpu3_ic_elem_size_arb_set; + wire l2_cpu3_ic_excl_arb_set; + wire [2:0] l2_cpu3_ic_id_arb_set; + wire l2_cpu3_ic_ns_arb_set; + wire l2_cpu3_ic_vld_skid; + wire l2_cpu3_ic_write_arb_set; + wire [127:0] l2_cpu3_idata_r2; + wire l2_cpu3_idlb_ecc_err_r3; + wire l2_cpu3_idle_block_reqs_q; + wire l2_cpu3_idle_wakeup_q; + wire l2_cpu3_iext_err_r2; + wire l2_cpu3_iext_err_type_r2; + wire l2_cpu3_if_ccb_clken_c3; + wire l2_cpu3_if_ccb_req_c3; + wire l2_cpu3_if_ccb_resp; + wire [4:0] l2_cpu3_if_ccb_resp_id; + wire l2_cpu3_if_sync_done_q; + wire l2_cpu3_if_sync_req; + wire l2_cpu3_ifq_haz_pending; + wire l2_cpu3_isngl_ecc_err_r3; + wire l2_cpu3_ivalid_r1; + wire [1:0] l2_cpu3_l2_cache_size; + wire [5:0] l2_cpu3_lrq_haz_clr_id_dcd_q; + wire l2_cpu3_lrq_haz_pending; + wire l2_cpu3_ls_ccb_clken_c3; + wire l2_cpu3_ls_ccb_data_wr; + wire l2_cpu3_ls_ccb_req_c3; + wire l2_cpu3_ls_ccb_resp; + wire [4:0] l2_cpu3_ls_ccb_resp_id; + wire l2_cpu3_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu3_ls_rd_haz_id_arb_q; + wire l2_cpu3_ls_rd_haz_vld_arb_q; + wire l2_cpu3_ls_sync_req; + wire [4:0] l2_cpu3_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu3_ls_wr_data_w2a; + wire l2_cpu3_ls_wr_dirty_w2a; + wire l2_cpu3_ls_wr_err_w2a; + wire [2:0] l2_cpu3_ls_wr_haz_id_arb_q; + wire l2_cpu3_ls_wr_haz_vld_arb_q; + wire l2_cpu3_ls_wr_last_w2a; + wire l2_cpu3_ls_wr_req_w2a; + wire [2:0] l2_cpu3_ls_wr_type_w2a; + wire [12:0] l2_cpu3_mbist1_addr_b1; + wire l2_cpu3_mbist1_all_b1; + wire [3:0] l2_cpu3_mbist1_array_b1; + wire [7:0] l2_cpu3_mbist1_be_b1; + wire l2_cpu3_mbist1_en_b1; + wire l2_cpu3_mbist1_rd_en_b1; + wire l2_cpu3_mbist1_wr_en_b1; + wire l2_cpu3_no_intctrl; + wire l2_cpu3_pf_rd_vld_skid_popped; + wire l2_cpu3_pf_throttle_q; + wire [33:0] l2_cpu3_pmu_events; + wire [2:0] l2_cpu3_rbufid; + wire l2_cpu3_rd_aarch64_arb_set; + wire [44:0] l2_cpu3_rd_addr_arb_set; + wire l2_cpu3_rd_arb; + wire l2_cpu3_rd_arb_fast; + wire [15:8] l2_cpu3_rd_asid_arb_set; + wire l2_cpu3_rd_bypass_arb_set; + wire [2:0] l2_cpu3_rd_bypass_bufid_e5; + wire [2:0] l2_cpu3_rd_bypass_lrq_id_e5; + wire l2_cpu3_rd_bypass_req_can_e5; + wire l2_cpu3_rd_bypass_way_e5; + wire [2:0] l2_cpu3_rd_cache_attr_arb_set; + wire [2:0] l2_cpu3_rd_elem_size_arb_set; + wire l2_cpu3_rd_excl_arb_set; + wire [4:0] l2_cpu3_rd_id_arb_set; + wire [2:0] l2_cpu3_rd_lrq_id_arb_set; + wire [7:0] l2_cpu3_rd_page_attr_arb_set; + wire l2_cpu3_rd_prfm_arb_set; + wire l2_cpu3_rd_priv_arb_set; + wire l2_cpu3_rd_replayed_arb_set; + wire [1:0] l2_cpu3_rd_shared_arb_set; + wire [6:0] l2_cpu3_rd_type_arb_set; + wire l2_cpu3_rd_va48_arb_set; + wire l2_cpu3_rd_vld_skid; + wire l2_cpu3_rd_way_arb_set; + wire l2_cpu3_rexfail; + wire [1:0] l2_cpu3_rstate; + wire l2_cpu3_rvalid; + wire [2:0] l2_cpu3_spec_bufid; + wire l2_cpu3_spec_valid; + wire [63:0] l2_cpu3_spr_rd_data; + wire l2_cpu3_tbw_dbl_ecc_err; + wire [63:0] l2_cpu3_tbw_desc_data; + wire l2_cpu3_tbw_desc_vld; + wire l2_cpu3_tbw_ext_err; + wire l2_cpu3_tbw_ext_err_type; + wire l2_cpu3_tlb_ccb_clken_c3; + wire l2_cpu3_tlb_ccb_req_c3; + wire l2_cpu3_tlb_sync_complete; + wire l2_cpu3_tlb_sync_done_q; + wire l2_cpu3_tlb_sync_req; + wire l2_cpu3_trq_haz_pending; + wire l2_cpu3_tw_ccb_resp; + wire [4:0] l2_cpu3_tw_ccb_resp_id; + wire l2_cpu3_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu3_wr_addr_arb_set; + wire l2_cpu3_wr_arb; + wire l2_cpu3_wr_arb_fast; + wire [2:0] l2_cpu3_wr_cache_attr_arb_set; + wire [11:0] l2_cpu3_wr_cl_id_arb_set; + wire l2_cpu3_wr_clean_evict_arb_set; + wire [143:0] l2_cpu3_wr_data; + wire l2_cpu3_wr_data_stall; + wire l2_cpu3_wr_data_vld_x1_q; + wire l2_cpu3_wr_dirty_arb_set; + wire [2:0] l2_cpu3_wr_elem_size_arb_set; + wire l2_cpu3_wr_err_arb_set; + wire l2_cpu3_wr_evict_x1_q; + wire l2_cpu3_wr_ex_fail; + wire l2_cpu3_wr_ex_resp; + wire [3:0] l2_cpu3_wr_id_arb_set; + wire l2_cpu3_wr_last_arb_set; + wire [7:0] l2_cpu3_wr_page_attr_arb_set; + wire [3:0] l2_cpu3_wr_partial_dw_arb_set; + wire l2_cpu3_wr_priv_arb_set; + wire [1:0] l2_cpu3_wr_shared_arb_set; + wire [2:0] l2_cpu3_wr_type_arb_set; + wire l2_cpu3_wr_vld_skid; + wire l2_cpu3_wr_way_arb_set; + wire l2_cpu3_wrq_almost_full; + wire [15:0] l2_cpu3_wrq_haz_clr_id_dcd_q; + wire l2_cpu3_wrq_haz_pending; + wire [2:0] l2_tbnk0_cpu0_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu0_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu0_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu0_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu1_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu1_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu1_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu1_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu2_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu2_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu2_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu2_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu3_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu3_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu3_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu3_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu0_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu0_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu0_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu0_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu1_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu1_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu1_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu1_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu2_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu2_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu2_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu2_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu3_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu3_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu3_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu3_wrq_clr_l4_dly2_q; + wire ls_cpu0_clrexmon; + wire ls_cpu0_imp_abort_containable; + wire ls_cpu0_imp_abort_dec; + wire ls_cpu0_imp_abort_ecc; + wire ls_cpu0_imp_abort_slv; + wire ls_cpu0_raw_eae_nonsec; + wire ls_cpu0_raw_eae_secure; + wire ls_cpu1_clrexmon; + wire ls_cpu1_imp_abort_containable; + wire ls_cpu1_imp_abort_dec; + wire ls_cpu1_imp_abort_ecc; + wire ls_cpu1_imp_abort_slv; + wire ls_cpu1_raw_eae_nonsec; + wire ls_cpu1_raw_eae_secure; + wire ls_cpu2_clrexmon; + wire ls_cpu2_imp_abort_containable; + wire ls_cpu2_imp_abort_dec; + wire ls_cpu2_imp_abort_ecc; + wire ls_cpu2_imp_abort_slv; + wire ls_cpu2_raw_eae_nonsec; + wire ls_cpu2_raw_eae_secure; + wire ls_cpu3_clrexmon; + wire ls_cpu3_imp_abort_containable; + wire ls_cpu3_imp_abort_dec; + wire ls_cpu3_imp_abort_ecc; + wire ls_cpu3_imp_abort_slv; + wire ls_cpu3_raw_eae_nonsec; + wire ls_cpu3_raw_eae_secure; + wire ncommirq_cpu0_i; + wire ncommirq_cpu1_i; + wire ncommirq_cpu2_i; + wire ncommirq_cpu3_i; + wire ncorereset_cpu0_o; + wire ncorereset_cpu1_o; + wire ncorereset_cpu2_o; + wire ncorereset_cpu3_o; + wire ncpuporeset_cpu0_o; + wire ncpuporeset_cpu1_o; + wire ncpuporeset_cpu2_o; + wire ncpuporeset_cpu3_o; + wire niden_cpu0_o; + wire niden_cpu1_o; + wire niden_cpu2_o; + wire niden_cpu3_o; + wire nmbistreset_cpu0_o; + wire nmbistreset_cpu1_o; + wire nmbistreset_cpu2_o; + wire nmbistreset_cpu3_o; + wire npmuirq_cpu0_i; + wire npmuirq_cpu1_i; + wire npmuirq_cpu2_i; + wire npmuirq_cpu3_i; + wire pm_export_cpu0_i; + wire pm_export_cpu1_i; + wire pm_export_cpu2_i; + wire pm_export_cpu3_i; + wire [24:0] pmuevent_cpu0_i; + wire [24:0] pmuevent_cpu1_i; + wire [24:0] pmuevent_cpu2_i; + wire [24:0] pmuevent_cpu3_i; + wire [43:2] rvbaraddr_cpu0_o; + wire [43:2] rvbaraddr_cpu1_o; + wire [43:2] rvbaraddr_cpu2_o; + wire [43:2] rvbaraddr_cpu3_o; + wire spiden_cpu0_o; + wire spiden_cpu1_o; + wire spiden_cpu2_o; + wire spiden_cpu3_o; + wire spniden_cpu0_o; + wire spniden_cpu1_o; + wire spniden_cpu2_o; + wire spniden_cpu3_o; + wire syncreqm_cpu0_o; + wire syncreqm_cpu1_o; + wire syncreqm_cpu2_o; + wire syncreqm_cpu3_o; + wire [1:0] tm_cpu0_cnthctl_kernel; + wire [3:0] tm_cpu0_cntkctl_usr; + wire [1:0] tm_cpu1_cnthctl_kernel; + wire [3:0] tm_cpu1_cntkctl_usr; + wire [1:0] tm_cpu2_cnthctl_kernel; + wire [3:0] tm_cpu2_cntkctl_usr; + wire [1:0] tm_cpu3_cnthctl_kernel; + wire [3:0] tm_cpu3_cntkctl_usr; + wire [63:0] tsvalueb_cpu0_o; + wire [63:0] tsvalueb_cpu1_o; + wire [63:0] tsvalueb_cpu2_o; + wire [63:0] tsvalueb_cpu3_o; + wire vinithi_cpu0_o; + wire vinithi_cpu1_o; + wire vinithi_cpu2_o; + wire vinithi_cpu3_o; + + maia_cpu ucpu0( // outputs + .afreadym_cpu (afreadym_cpu0_i), + .atbytesm_cpu (atbytesm_cpu0_i[1:0]), + .atdatam_cpu (atdatam_cpu0_i[31:0]), + .atidm_cpu (atidm_cpu0_i[6:0]), + .atvalidm_cpu (atvalidm_cpu0_i), + .commrx_cpu (commrx_cpu0_i), + .commtx_cpu (commtx_cpu0_i), + .dbgack_cpu (dbgack_cpu0_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu0_i), + .dbgrstreq_cpu (dbgrstreq_cpu0_i), + .ds_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_flush (ds_cpu0_flush), + .ds_flush_type (ds_cpu0_flush_type[5:0]), + .ds_hcr_va (ds_cpu0_hcr_va), + .ds_hcr_vf (ds_cpu0_hcr_vf), + .ds_hcr_vi (ds_cpu0_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu0_reset_req), + .ds_sev_req (ds_cpu0_sev_req), + .ds_sevl_req (ds_cpu0_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_wfe_req (ds_cpu0_wfe_req), + .ds_wfi_req (ds_cpu0_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu0_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu0_clrexmon), + .ls_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu0_i), + .npmuirq_cpu (npmuirq_cpu0_i), + .pm_export_cpu (pm_export_cpu0_i), + .pmuevent_cpu (pmuevent_cpu0_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu0_o), + .afvalidm_cpu (afvalidm_cpu0_o), + .atclken_cpu (atclken_cpu0_o), + .atreadym_cpu (atreadym_cpu0_o), + .cfgend_cpu (cfgend_cpu0_o), + .cfgte_cpu (cfgte_cpu0_o), + .ck_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_event_reg (ck_cpu0_event_reg), + .ck_gclkt (ck_gclkt[0]), + .ck_wfe_ack (ck_cpu0_wfe_ack), + .ck_wfi_ack (ck_cpu0_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu0_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu0_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu0_o), + .cpuid (cpuid_cpu0_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu0_o), + .dbgen_cpu (dbgen_cpu0_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu0_o), + .dbgromaddr_cpu (dbgromaddr_cpu0_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu0_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu0_o), + .dftramhold_cpu (dftramhold_cpu0_o), + .dftrstdisable_cpu (dftrstdisable_cpu0_o), + .dftse_cpu (dftse_cpu0_o), + .dt_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu0_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[0]), + .ic_el_change_complete (ic_el_change_complete[0]), + .ic_hcr_change_complete (ic_hcr_change_complete[0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[0]), + .ic_ich_el2_tc (ic_ich_el2_tc[0]), + .ic_nfiq (ic_nfiq[0]), + .ic_nirq (ic_nirq[0]), + .ic_nsei (ic_nsei[0]), + .ic_nvfiq (ic_nvfiq[0]), + .ic_nvirq (ic_nvirq[0]), + .ic_nvsei (ic_nvsei[0]), + .ic_p_valid (ic_p_valid[0]), + .ic_sample_spr (ic_sample_spr[0]), + .ic_scr_change_complete (ic_scr_change_complete[0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[0]), + .ic_sra_el1s_en (ic_sra_el1s_en[0]), + .ic_sra_el2_en (ic_sra_el2_en[0]), + .ic_sra_el3_en (ic_sra_el3_en[0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[0]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu0_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu0_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu0_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu0_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu0_rexfail), + .l2_cpu_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu0_rvalid), + .l2_cpu_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu0_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu0_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu0_o), + .ncpuporeset_cpu (ncpuporeset_cpu0_o), + .niden_cpu (niden_cpu0_o), + .nmbistreset_cpu (nmbistreset_cpu0_o), + .rvbaraddr_cpu (rvbaraddr_cpu0_o[43:2]), + .spiden_cpu (spiden_cpu0_o), + .spniden_cpu (spniden_cpu0_o), + .syncreqm_cpu (syncreqm_cpu0_o), + .tm_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu0_o[63:0]), + .vinithi_cpu (vinithi_cpu0_o) + ); // ucpu0 + + maia_cpu ucpu1( // outputs + .afreadym_cpu (afreadym_cpu1_i), + .atbytesm_cpu (atbytesm_cpu1_i[1:0]), + .atdatam_cpu (atdatam_cpu1_i[31:0]), + .atidm_cpu (atidm_cpu1_i[6:0]), + .atvalidm_cpu (atvalidm_cpu1_i), + .commrx_cpu (commrx_cpu1_i), + .commtx_cpu (commtx_cpu1_i), + .dbgack_cpu (dbgack_cpu1_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu1_i), + .dbgrstreq_cpu (dbgrstreq_cpu1_i), + .ds_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_flush (ds_cpu1_flush), + .ds_flush_type (ds_cpu1_flush_type[5:0]), + .ds_hcr_va (ds_cpu1_hcr_va), + .ds_hcr_vf (ds_cpu1_hcr_vf), + .ds_hcr_vi (ds_cpu1_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu1_reset_req), + .ds_sev_req (ds_cpu1_sev_req), + .ds_sevl_req (ds_cpu1_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_wfe_req (ds_cpu1_wfe_req), + .ds_wfi_req (ds_cpu1_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu1_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu1_clrexmon), + .ls_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu1_i), + .npmuirq_cpu (npmuirq_cpu1_i), + .pm_export_cpu (pm_export_cpu1_i), + .pmuevent_cpu (pmuevent_cpu1_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu1_o), + .afvalidm_cpu (afvalidm_cpu1_o), + .atclken_cpu (atclken_cpu1_o), + .atreadym_cpu (atreadym_cpu1_o), + .cfgend_cpu (cfgend_cpu1_o), + .cfgte_cpu (cfgte_cpu1_o), + .ck_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_event_reg (ck_cpu1_event_reg), + .ck_gclkt (ck_gclkt[1]), + .ck_wfe_ack (ck_cpu1_wfe_ack), + .ck_wfi_ack (ck_cpu1_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu1_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu1_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu1_o), + .cpuid (cpuid_cpu1_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu1_o), + .dbgen_cpu (dbgen_cpu1_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu1_o), + .dbgromaddr_cpu (dbgromaddr_cpu1_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu1_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu1_o), + .dftramhold_cpu (dftramhold_cpu1_o), + .dftrstdisable_cpu (dftrstdisable_cpu1_o), + .dftse_cpu (dftse_cpu1_o), + .dt_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu1_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[1]), + .ic_el_change_complete (ic_el_change_complete[1]), + .ic_hcr_change_complete (ic_hcr_change_complete[1]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[1]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[1]), + .ic_ich_el2_tc (ic_ich_el2_tc[1]), + .ic_nfiq (ic_nfiq[1]), + .ic_nirq (ic_nirq[1]), + .ic_nsei (ic_nsei[1]), + .ic_nvfiq (ic_nvfiq[1]), + .ic_nvirq (ic_nvirq[1]), + .ic_nvsei (ic_nvsei[1]), + .ic_p_valid (ic_p_valid[1]), + .ic_sample_spr (ic_sample_spr[1]), + .ic_scr_change_complete (ic_scr_change_complete[1]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[1]), + .ic_sra_el1s_en (ic_sra_el1s_en[1]), + .ic_sra_el2_en (ic_sra_el2_en[1]), + .ic_sra_el3_en (ic_sra_el3_en[1]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[1]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[1]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[1]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[1]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu1_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu1_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu1_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu1_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu1_rexfail), + .l2_cpu_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu1_rvalid), + .l2_cpu_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu1_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu1_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu1_o), + .ncpuporeset_cpu (ncpuporeset_cpu1_o), + .niden_cpu (niden_cpu1_o), + .nmbistreset_cpu (nmbistreset_cpu1_o), + .rvbaraddr_cpu (rvbaraddr_cpu1_o[43:2]), + .spiden_cpu (spiden_cpu1_o), + .spniden_cpu (spniden_cpu1_o), + .syncreqm_cpu (syncreqm_cpu1_o), + .tm_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu1_o[63:0]), + .vinithi_cpu (vinithi_cpu1_o) + ); // ucpu1 + + maia_cpu ucpu2( // outputs + .afreadym_cpu (afreadym_cpu2_i), + .atbytesm_cpu (atbytesm_cpu2_i[1:0]), + .atdatam_cpu (atdatam_cpu2_i[31:0]), + .atidm_cpu (atidm_cpu2_i[6:0]), + .atvalidm_cpu (atvalidm_cpu2_i), + .commrx_cpu (commrx_cpu2_i), + .commtx_cpu (commtx_cpu2_i), + .dbgack_cpu (dbgack_cpu2_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu2_i), + .dbgrstreq_cpu (dbgrstreq_cpu2_i), + .ds_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_flush (ds_cpu2_flush), + .ds_flush_type (ds_cpu2_flush_type[5:0]), + .ds_hcr_va (ds_cpu2_hcr_va), + .ds_hcr_vf (ds_cpu2_hcr_vf), + .ds_hcr_vi (ds_cpu2_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu2_reset_req), + .ds_sev_req (ds_cpu2_sev_req), + .ds_sevl_req (ds_cpu2_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_wfe_req (ds_cpu2_wfe_req), + .ds_wfi_req (ds_cpu2_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu2_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu2_clrexmon), + .ls_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu2_i), + .npmuirq_cpu (npmuirq_cpu2_i), + .pm_export_cpu (pm_export_cpu2_i), + .pmuevent_cpu (pmuevent_cpu2_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu2_o), + .afvalidm_cpu (afvalidm_cpu2_o), + .atclken_cpu (atclken_cpu2_o), + .atreadym_cpu (atreadym_cpu2_o), + .cfgend_cpu (cfgend_cpu2_o), + .cfgte_cpu (cfgte_cpu2_o), + .ck_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_event_reg (ck_cpu2_event_reg), + .ck_gclkt (ck_gclkt[2]), + .ck_wfe_ack (ck_cpu2_wfe_ack), + .ck_wfi_ack (ck_cpu2_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu2_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu2_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu2_o), + .cpuid (cpuid_cpu2_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu2_o), + .dbgen_cpu (dbgen_cpu2_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu2_o), + .dbgromaddr_cpu (dbgromaddr_cpu2_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu2_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu2_o), + .dftramhold_cpu (dftramhold_cpu2_o), + .dftrstdisable_cpu (dftrstdisable_cpu2_o), + .dftse_cpu (dftse_cpu2_o), + .dt_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu2_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[2]), + .ic_el_change_complete (ic_el_change_complete[2]), + .ic_hcr_change_complete (ic_hcr_change_complete[2]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[2]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[2]), + .ic_ich_el2_tc (ic_ich_el2_tc[2]), + .ic_nfiq (ic_nfiq[2]), + .ic_nirq (ic_nirq[2]), + .ic_nsei (ic_nsei[2]), + .ic_nvfiq (ic_nvfiq[2]), + .ic_nvirq (ic_nvirq[2]), + .ic_nvsei (ic_nvsei[2]), + .ic_p_valid (ic_p_valid[2]), + .ic_sample_spr (ic_sample_spr[2]), + .ic_scr_change_complete (ic_scr_change_complete[2]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[2]), + .ic_sra_el1s_en (ic_sra_el1s_en[2]), + .ic_sra_el2_en (ic_sra_el2_en[2]), + .ic_sra_el3_en (ic_sra_el3_en[2]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[2]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[2]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[2]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[2]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu2_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu2_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu2_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu2_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu2_rexfail), + .l2_cpu_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu2_rvalid), + .l2_cpu_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu2_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu2_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu2_o), + .ncpuporeset_cpu (ncpuporeset_cpu2_o), + .niden_cpu (niden_cpu2_o), + .nmbistreset_cpu (nmbistreset_cpu2_o), + .rvbaraddr_cpu (rvbaraddr_cpu2_o[43:2]), + .spiden_cpu (spiden_cpu2_o), + .spniden_cpu (spniden_cpu2_o), + .syncreqm_cpu (syncreqm_cpu2_o), + .tm_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu2_o[63:0]), + .vinithi_cpu (vinithi_cpu2_o) + ); // ucpu2 + + maia_cpu ucpu3( // outputs + .afreadym_cpu (afreadym_cpu3_i), + .atbytesm_cpu (atbytesm_cpu3_i[1:0]), + .atdatam_cpu (atdatam_cpu3_i[31:0]), + .atidm_cpu (atidm_cpu3_i[6:0]), + .atvalidm_cpu (atvalidm_cpu3_i), + .commrx_cpu (commrx_cpu3_i), + .commtx_cpu (commtx_cpu3_i), + .dbgack_cpu (dbgack_cpu3_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu (dbgrstreq_cpu3_i), + .ds_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_flush (ds_cpu3_flush), + .ds_flush_type (ds_cpu3_flush_type[5:0]), + .ds_hcr_va (ds_cpu3_hcr_va), + .ds_hcr_vf (ds_cpu3_hcr_vf), + .ds_hcr_vi (ds_cpu3_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_ic_scr_change (ds_cpu3_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu3_reset_req), + .ds_sev_req (ds_cpu3_sev_req), + .ds_sevl_req (ds_cpu3_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_wfe_req (ds_cpu3_wfe_req), + .ds_wfi_req (ds_cpu3_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu3_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu3_clrexmon), + .ls_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu3_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu3_i), + .npmuirq_cpu (npmuirq_cpu3_i), + .pm_export_cpu (pm_export_cpu3_i), + .pmuevent_cpu (pmuevent_cpu3_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu3_o), + .afvalidm_cpu (afvalidm_cpu3_o), + .atclken_cpu (atclken_cpu3_o), + .atreadym_cpu (atreadym_cpu3_o), + .cfgend_cpu (cfgend_cpu3_o), + .cfgte_cpu (cfgte_cpu3_o), + .ck_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_event_reg (ck_cpu3_event_reg), + .ck_gclkt (ck_gclkt[3]), + .ck_wfe_ack (ck_cpu3_wfe_ack), + .ck_wfi_ack (ck_cpu3_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu3_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu3_o), + .cpuid (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu3_o), + .dbgen_cpu (dbgen_cpu3_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu3_o), + .dbgromaddr_cpu (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu3_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu3_o), + .dftramhold_cpu (dftramhold_cpu3_o), + .dftrstdisable_cpu (dftrstdisable_cpu3_o), + .dftse_cpu (dftse_cpu3_o), + .dt_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu3_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[3]), + .ic_el_change_complete (ic_el_change_complete[3]), + .ic_hcr_change_complete (ic_hcr_change_complete[3]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[3]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[3]), + .ic_ich_el2_tc (ic_ich_el2_tc[3]), + .ic_nfiq (ic_nfiq[3]), + .ic_nirq (ic_nirq[3]), + .ic_nsei (ic_nsei[3]), + .ic_nvfiq (ic_nvfiq[3]), + .ic_nvirq (ic_nvirq[3]), + .ic_nvsei (ic_nvsei[3]), + .ic_p_valid (ic_p_valid[3]), + .ic_sample_spr (ic_sample_spr[3]), + .ic_scr_change_complete (ic_scr_change_complete[3]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[3]), + .ic_sra_el1s_en (ic_sra_el1s_en[3]), + .ic_sra_el2_en (ic_sra_el2_en[3]), + .ic_sra_el3_en (ic_sra_el3_en[3]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[3]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[3]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[3]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[3]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu3_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu3_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu3_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu3_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu3_rexfail), + .l2_cpu_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu3_rvalid), + .l2_cpu_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu3_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu3_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu3_o), + .ncpuporeset_cpu (ncpuporeset_cpu3_o), + .niden_cpu (niden_cpu3_o), + .nmbistreset_cpu (nmbistreset_cpu3_o), + .rvbaraddr_cpu (rvbaraddr_cpu3_o[43:2]), + .spiden_cpu (spiden_cpu3_o), + .spniden_cpu (spniden_cpu3_o), + .syncreqm_cpu (syncreqm_cpu3_o), + .tm_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu3_o[63:0]), + .vinithi_cpu (vinithi_cpu3_o) + ); // ucpu3 + + maia_noncpu_feq20_s unoncpu( // outputs + .AFREADYM0 (AFREADYM0), + .AFREADYM1 (AFREADYM1), + .AFREADYM2 (AFREADYM2), + .AFREADYM3 (AFREADYM3), + .ARREADYS (ARREADYS), + .ATBYTESM0 (ATBYTESM0[1:0]), + .ATBYTESM1 (ATBYTESM1[1:0]), + .ATBYTESM2 (ATBYTESM2[1:0]), + .ATBYTESM3 (ATBYTESM3[1:0]), + .ATDATAM0 (ATDATAM0[31:0]), + .ATDATAM1 (ATDATAM1[31:0]), + .ATDATAM2 (ATDATAM2[31:0]), + .ATDATAM3 (ATDATAM3[31:0]), + .ATIDM0 (ATIDM0[6:0]), + .ATIDM1 (ATIDM1[6:0]), + .ATIDM2 (ATIDM2[6:0]), + .ATIDM3 (ATIDM3[6:0]), + .ATVALIDM0 (ATVALIDM0), + .ATVALIDM1 (ATVALIDM1), + .ATVALIDM2 (ATVALIDM2), + .ATVALIDM3 (ATVALIDM3), + .AWREADYS (AWREADYS), + .BIDS (BIDS[4:0]), + .BRESPS (BRESPS[1:0]), + .BVALIDS (BVALIDS), + .CLREXMONACK (CLREXMONACK), + .COMMRX (COMMRX[`MAIA_CN:0]), + .COMMTX (COMMTX[`MAIA_CN:0]), + .CPUQACCEPTn (CPUQACCEPTn[`MAIA_CN:0]), + .CPUQACTIVE (CPUQACTIVE[`MAIA_CN:0]), + .CPUQDENY (CPUQDENY[`MAIA_CN:0]), + .CTICHINACK (CTICHINACK[3:0]), + .CTICHOUT (CTICHOUT[3:0]), + .CTIIRQ (CTIIRQ[`MAIA_CN:0]), + .DBGACK (DBGACK[`MAIA_CN:0]), + .DBGNOPWRDWN (DBGNOPWRDWN[`MAIA_CN:0]), + .DBGPWRUPREQ (DBGPWRUPREQ[`MAIA_CN:0]), + .DBGRSTREQ (DBGRSTREQ[`MAIA_CN:0]), + .EVENTO (EVENTO), + .ICCTDATA (ICCTDATA[15:0]), + .ICCTID (ICCTID[1:0]), + .ICCTLAST (ICCTLAST), + .ICCTVALID (ICCTVALID), + .ICDTREADY (ICDTREADY), + .L2FLUSHDONE (L2FLUSHDONE), + .L2QACCEPTn (L2QACCEPTn), + .L2QACTIVE (L2QACTIVE), + .L2QDENY (L2QDENY), + .PMUEVENT0 (PMUEVENT0[24:0]), + .PMUEVENT1 (PMUEVENT1[24:0]), + .PMUEVENT2 (PMUEVENT2[24:0]), + .PMUEVENT3 (PMUEVENT3[24:0]), + .PMUSNAPSHOTACK (PMUSNAPSHOTACK[`MAIA_CN:0]), + .PRDATADBG (PRDATADBG[31:0]), + .PREADYDBG (PREADYDBG), + .PSLVERRDBG (PSLVERRDBG), + .RDATAS (RDATAS[127:0]), + .REQMEMATTR (REQMEMATTR[7:0]), + .RIDS (RIDS[4:0]), + .RLASTS (RLASTS), + .RRESPS (RRESPS[1:0]), + .RVALIDS (RVALIDS), + .RXDATLCRDV (RXDATLCRDV), + .RXLINKACTIVEACK (RXLINKACTIVEACK), + .RXRSPLCRDV (RXRSPLCRDV), + .RXSNPLCRDV (RXSNPLCRDV), + .SMPEN (SMPEN[`MAIA_CN:0]), + .STANDBYWFE (STANDBYWFE[`MAIA_CN:0]), + .STANDBYWFI (STANDBYWFI[`MAIA_CN:0]), + .STANDBYWFIL2 (STANDBYWFIL2), + .TXDATFLIT (TXDATFLIT[193:0]), + .TXDATFLITPEND (TXDATFLITPEND), + .TXDATFLITV (TXDATFLITV), + .TXLINKACTIVEREQ (TXLINKACTIVEREQ), + .TXREQFLIT (TXREQFLIT[99:0]), + .TXREQFLITPEND (TXREQFLITPEND), + .TXREQFLITV (TXREQFLITV), + .TXRSPFLIT (TXRSPFLIT[44:0]), + .TXRSPFLITPEND (TXRSPFLITPEND), + .TXRSPFLITV (TXRSPFLITV), + .TXSACTIVE (TXSACTIVE), + .WARMRSTREQ (WARMRSTREQ[`MAIA_CN:0]), + .WREADYS (WREADYS), + .aa64naa32_cpu0_o (aa64naa32_cpu0_o), + .aa64naa32_cpu1_o (aa64naa32_cpu1_o), + .aa64naa32_cpu2_o (aa64naa32_cpu2_o), + .aa64naa32_cpu3_o (aa64naa32_cpu3_o), + .afvalidm_cpu0_o (afvalidm_cpu0_o), + .afvalidm_cpu1_o (afvalidm_cpu1_o), + .afvalidm_cpu2_o (afvalidm_cpu2_o), + .afvalidm_cpu3_o (afvalidm_cpu3_o), + .atclken_cpu0_o (atclken_cpu0_o), + .atclken_cpu1_o (atclken_cpu1_o), + .atclken_cpu2_o (atclken_cpu2_o), + .atclken_cpu3_o (atclken_cpu3_o), + .atreadym_cpu0_o (atreadym_cpu0_o), + .atreadym_cpu1_o (atreadym_cpu1_o), + .atreadym_cpu2_o (atreadym_cpu2_o), + .atreadym_cpu3_o (atreadym_cpu3_o), + .cfgend_cpu0_o (cfgend_cpu0_o), + .cfgend_cpu1_o (cfgend_cpu1_o), + .cfgend_cpu2_o (cfgend_cpu2_o), + .cfgend_cpu3_o (cfgend_cpu3_o), + .cfgte_cpu0_o (cfgte_cpu0_o), + .cfgte_cpu1_o (cfgte_cpu1_o), + .cfgte_cpu2_o (cfgte_cpu2_o), + .cfgte_cpu3_o (cfgte_cpu3_o), + .ck_cpu0_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_cpu0_event_reg (ck_cpu0_event_reg), + .ck_cpu0_wfe_ack (ck_cpu0_wfe_ack), + .ck_cpu0_wfi_ack (ck_cpu0_wfi_ack), + .ck_cpu1_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_cpu1_event_reg (ck_cpu1_event_reg), + .ck_cpu1_wfe_ack (ck_cpu1_wfe_ack), + .ck_cpu1_wfi_ack (ck_cpu1_wfi_ack), + .ck_cpu2_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_cpu2_event_reg (ck_cpu2_event_reg), + .ck_cpu2_wfe_ack (ck_cpu2_wfe_ack), + .ck_cpu2_wfi_ack (ck_cpu2_wfi_ack), + .ck_cpu3_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_cpu3_event_reg (ck_cpu3_event_reg), + .ck_cpu3_wfe_ack (ck_cpu3_wfe_ack), + .ck_cpu3_wfi_ack (ck_cpu3_wfi_ack), + .ck_gclkt (ck_gclkt[`MAIA_CN:0]), + .clusteridaff1_cpu0_o (clusteridaff1_cpu0_o[7:0]), + .clusteridaff1_cpu1_o (clusteridaff1_cpu1_o[7:0]), + .clusteridaff1_cpu2_o (clusteridaff1_cpu2_o[7:0]), + .clusteridaff1_cpu3_o (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu0_o (clusteridaff2_cpu0_o[7:0]), + .clusteridaff2_cpu1_o (clusteridaff2_cpu1_o[7:0]), + .clusteridaff2_cpu2_o (clusteridaff2_cpu2_o[7:0]), + .clusteridaff2_cpu3_o (clusteridaff2_cpu3_o[7:0]), + .cp15sdisable_cpu0_o (cp15sdisable_cpu0_o), + .cp15sdisable_cpu1_o (cp15sdisable_cpu1_o), + .cp15sdisable_cpu2_o (cp15sdisable_cpu2_o), + .cp15sdisable_cpu3_o (cp15sdisable_cpu3_o), + .cpuid_cpu0_o (cpuid_cpu0_o[1:0]), + .cpuid_cpu1_o (cpuid_cpu1_o[1:0]), + .cpuid_cpu2_o (cpuid_cpu2_o[1:0]), + .cpuid_cpu3_o (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu0_o (cryptodisable_cpu0_o), + .cryptodisable_cpu1_o (cryptodisable_cpu1_o), + .cryptodisable_cpu2_o (cryptodisable_cpu2_o), + .cryptodisable_cpu3_o (cryptodisable_cpu3_o), + .dbgen_cpu0_o (dbgen_cpu0_o), + .dbgen_cpu1_o (dbgen_cpu1_o), + .dbgen_cpu2_o (dbgen_cpu2_o), + .dbgen_cpu3_o (dbgen_cpu3_o), + .dbgl1rstdisable_cpu0_o (dbgl1rstdisable_cpu0_o), + .dbgl1rstdisable_cpu1_o (dbgl1rstdisable_cpu1_o), + .dbgl1rstdisable_cpu2_o (dbgl1rstdisable_cpu2_o), + .dbgl1rstdisable_cpu3_o (dbgl1rstdisable_cpu3_o), + .dbgromaddr_cpu0_o (dbgromaddr_cpu0_o[43:12]), + .dbgromaddr_cpu1_o (dbgromaddr_cpu1_o[43:12]), + .dbgromaddr_cpu2_o (dbgromaddr_cpu2_o[43:12]), + .dbgromaddr_cpu3_o (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu0_o (dbgromaddrv_cpu0_o), + .dbgromaddrv_cpu1_o (dbgromaddrv_cpu1_o), + .dbgromaddrv_cpu2_o (dbgromaddrv_cpu2_o), + .dbgromaddrv_cpu3_o (dbgromaddrv_cpu3_o), + .dftcrclkdisable_cpu0_o (dftcrclkdisable_cpu0_o), + .dftcrclkdisable_cpu1_o (dftcrclkdisable_cpu1_o), + .dftcrclkdisable_cpu2_o (dftcrclkdisable_cpu2_o), + .dftcrclkdisable_cpu3_o (dftcrclkdisable_cpu3_o), + .dftramhold_cpu0_o (dftramhold_cpu0_o), + .dftramhold_cpu1_o (dftramhold_cpu1_o), + .dftramhold_cpu2_o (dftramhold_cpu2_o), + .dftramhold_cpu3_o (dftramhold_cpu3_o), + .dftrstdisable_cpu0_o (dftrstdisable_cpu0_o), + .dftrstdisable_cpu1_o (dftrstdisable_cpu1_o), + .dftrstdisable_cpu2_o (dftrstdisable_cpu2_o), + .dftrstdisable_cpu3_o (dftrstdisable_cpu3_o), + .dftse_cpu0_o (dftse_cpu0_o), + .dftse_cpu1_o (dftse_cpu1_o), + .dftse_cpu2_o (dftse_cpu2_o), + .dftse_cpu3_o (dftse_cpu3_o), + .dt_cpu0_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cpu0_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cpu0_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cpu0_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_cpu0_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_cpu0_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_cpu0_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_cpu0_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_cpu0_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_cpu0_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_cpu0_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_cpu0_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_cpu0_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_cpu0_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_cpu0_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_cpu0_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_cpu0_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cpu1_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cpu1_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cpu1_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_cpu1_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_cpu1_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_cpu1_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_cpu1_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_cpu1_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_cpu1_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_cpu1_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_cpu1_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_cpu1_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_cpu1_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_cpu1_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_cpu1_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_cpu1_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cpu2_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cpu2_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cpu2_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_cpu2_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_cpu2_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_cpu2_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_cpu2_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_cpu2_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_cpu2_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_cpu2_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_cpu2_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_cpu2_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_cpu2_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_cpu2_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_cpu2_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_cpu2_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cpu3_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cpu3_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cpu3_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_cpu3_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_cpu3_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_cpu3_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_cpu3_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_cpu3_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_cpu3_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_cpu3_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_cpu3_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_cpu3_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_cpu3_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_cpu3_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_cpu3_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_cpu3_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .giccdisable_cpu0_o (giccdisable_cpu0_o), + .giccdisable_cpu1_o (giccdisable_cpu1_o), + .giccdisable_cpu2_o (giccdisable_cpu2_o), + .giccdisable_cpu3_o (giccdisable_cpu3_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[`MAIA_CN:0]), + .ic_el_change_complete (ic_el_change_complete[`MAIA_CN:0]), + .ic_hcr_change_complete (ic_hcr_change_complete[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq[`MAIA_CN:0]), + .ic_nirq (ic_nirq[`MAIA_CN:0]), + .ic_nsei (ic_nsei[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei[`MAIA_CN:0]), + .ic_p_valid (ic_p_valid[`MAIA_CN:0]), + .ic_sample_spr (ic_sample_spr[`MAIA_CN:0]), + .ic_scr_change_complete (ic_scr_change_complete[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[`MAIA_CN:0]), + .l2_cpu0_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu0_barrier_done (l2_cpu0_barrier_done), + .l2_cpu0_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu0_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu0_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu0_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu0_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu0_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu0_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu0_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu0_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu0_ddbl_ecc_err_r3 (l2_cpu0_ddlb_ecc_err_r3), + .l2_cpu0_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu0_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu0_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu0_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu0_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu0_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu0_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu0_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu0_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu0_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu0_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu0_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu0_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu0_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu0_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu0_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu0_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu0_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu0_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu0_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu0_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu0_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu0_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu0_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu0_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu0_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu0_idbl_ecc_err_r3 (l2_cpu0_idlb_ecc_err_r3), + .l2_cpu0_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu0_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu0_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu0_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu0_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu0_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu0_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu0_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu0_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu0_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu0_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu0_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu0_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu0_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu0_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu0_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu0_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu0_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu0_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu0_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu0_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu0_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu0_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu0_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu0_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu0_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu0_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu0_rd_arb (l2_cpu0_rd_arb), + .l2_cpu0_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu0_rexfail (l2_cpu0_rexfail), + .l2_cpu0_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu0_rvalid (l2_cpu0_rvalid), + .l2_cpu0_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu0_spec_valid (l2_cpu0_spec_valid), + .l2_cpu0_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu0_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu0_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu0_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu0_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu0_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu0_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu0_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu0_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu0_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu0_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu0_wr_arb (l2_cpu0_wr_arb), + .l2_cpu0_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu0_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu0_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu0_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu0_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_cpu1_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu1_barrier_done (l2_cpu1_barrier_done), + .l2_cpu1_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu1_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu1_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu1_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu1_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu1_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu1_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu1_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu1_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu1_ddbl_ecc_err_r3 (l2_cpu1_ddlb_ecc_err_r3), + .l2_cpu1_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu1_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu1_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu1_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu1_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu1_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu1_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu1_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu1_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu1_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu1_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu1_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu1_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu1_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu1_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu1_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu1_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu1_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu1_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu1_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu1_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu1_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu1_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu1_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu1_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu1_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu1_idbl_ecc_err_r3 (l2_cpu1_idlb_ecc_err_r3), + .l2_cpu1_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu1_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu1_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu1_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu1_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu1_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu1_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu1_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu1_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu1_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu1_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu1_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu1_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu1_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu1_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu1_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu1_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu1_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu1_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu1_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu1_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu1_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu1_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu1_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu1_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu1_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu1_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu1_rd_arb (l2_cpu1_rd_arb), + .l2_cpu1_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu1_rexfail (l2_cpu1_rexfail), + .l2_cpu1_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu1_rvalid (l2_cpu1_rvalid), + .l2_cpu1_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu1_spec_valid (l2_cpu1_spec_valid), + .l2_cpu1_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu1_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu1_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu1_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu1_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu1_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu1_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu1_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu1_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu1_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu1_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu1_wr_arb (l2_cpu1_wr_arb), + .l2_cpu1_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu1_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu1_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu1_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu1_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_cpu2_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu2_barrier_done (l2_cpu2_barrier_done), + .l2_cpu2_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu2_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu2_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu2_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu2_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu2_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu2_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu2_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu2_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu2_ddbl_ecc_err_r3 (l2_cpu2_ddlb_ecc_err_r3), + .l2_cpu2_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu2_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu2_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu2_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu2_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu2_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu2_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu2_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu2_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu2_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu2_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu2_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu2_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu2_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu2_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu2_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu2_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu2_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu2_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu2_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu2_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu2_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu2_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu2_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu2_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu2_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu2_idbl_ecc_err_r3 (l2_cpu2_idlb_ecc_err_r3), + .l2_cpu2_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu2_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu2_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu2_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu2_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu2_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu2_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu2_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu2_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu2_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu2_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu2_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu2_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu2_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu2_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu2_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu2_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu2_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu2_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu2_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu2_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu2_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu2_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu2_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu2_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu2_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu2_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu2_rd_arb (l2_cpu2_rd_arb), + .l2_cpu2_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu2_rexfail (l2_cpu2_rexfail), + .l2_cpu2_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu2_rvalid (l2_cpu2_rvalid), + .l2_cpu2_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu2_spec_valid (l2_cpu2_spec_valid), + .l2_cpu2_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu2_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu2_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu2_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu2_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu2_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu2_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu2_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu2_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu2_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu2_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu2_wr_arb (l2_cpu2_wr_arb), + .l2_cpu2_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu2_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu2_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu2_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu2_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_cpu3_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu3_barrier_done (l2_cpu3_barrier_done), + .l2_cpu3_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu3_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu3_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu3_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu3_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu3_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu3_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu3_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu3_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu3_ddbl_ecc_err_r3 (l2_cpu3_ddlb_ecc_err_r3), + .l2_cpu3_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu3_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu3_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu3_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu3_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu3_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu3_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu3_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu3_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu3_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu3_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu3_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu3_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu3_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu3_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu3_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu3_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu3_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu3_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu3_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu3_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu3_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu3_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu3_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu3_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu3_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu3_idbl_ecc_err_r3 (l2_cpu3_idlb_ecc_err_r3), + .l2_cpu3_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu3_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu3_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu3_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu3_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu3_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu3_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu3_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu3_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu3_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu3_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu3_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu3_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu3_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu3_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu3_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu3_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu3_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu3_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu3_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu3_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu3_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu3_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu3_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu3_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu3_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu3_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu3_rd_arb (l2_cpu3_rd_arb), + .l2_cpu3_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu3_rexfail (l2_cpu3_rexfail), + .l2_cpu3_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu3_rvalid (l2_cpu3_rvalid), + .l2_cpu3_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu3_spec_valid (l2_cpu3_spec_valid), + .l2_cpu3_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu3_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu3_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu3_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu3_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu3_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu3_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu3_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu3_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu3_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu3_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu3_wr_arb (l2_cpu3_wr_arb), + .l2_cpu3_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu3_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu3_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu3_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu3_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_tbnk0_cpu0_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu0_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu0_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu0_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu1_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu1_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu1_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu1_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu2_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu2_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu2_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu2_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu3_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu3_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu3_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu3_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu0_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu0_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu0_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu0_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu1_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu1_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu1_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu1_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu2_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu2_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu2_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu2_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu3_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu3_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu3_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu3_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .nCNTHPIRQ (nCNTHPIRQ[`MAIA_CN:0]), + .nCNTPNSIRQ (nCNTPNSIRQ[`MAIA_CN:0]), + .nCNTPSIRQ (nCNTPSIRQ[`MAIA_CN:0]), + .nCNTVIRQ (nCNTVIRQ[`MAIA_CN:0]), + .nCOMMIRQ (nCOMMIRQ[`MAIA_CN:0]), + .nEXTERRIRQ (nEXTERRIRQ), + .nINTERRIRQ (nINTERRIRQ), + .nPMUIRQ (nPMUIRQ[`MAIA_CN:0]), + .nVCPUMNTIRQ (nVCPUMNTIRQ[`MAIA_CN:0]), + .ncorereset_cpu0_o (ncorereset_cpu0_o), + .ncorereset_cpu1_o (ncorereset_cpu1_o), + .ncorereset_cpu2_o (ncorereset_cpu2_o), + .ncorereset_cpu3_o (ncorereset_cpu3_o), + .ncpuporeset_cpu0_o (ncpuporeset_cpu0_o), + .ncpuporeset_cpu1_o (ncpuporeset_cpu1_o), + .ncpuporeset_cpu2_o (ncpuporeset_cpu2_o), + .ncpuporeset_cpu3_o (ncpuporeset_cpu3_o), + .niden_cpu0_o (niden_cpu0_o), + .niden_cpu1_o (niden_cpu1_o), + .niden_cpu2_o (niden_cpu2_o), + .niden_cpu3_o (niden_cpu3_o), + .nmbistreset_cpu0_o (nmbistreset_cpu0_o), + .nmbistreset_cpu1_o (nmbistreset_cpu1_o), + .nmbistreset_cpu2_o (nmbistreset_cpu2_o), + .nmbistreset_cpu3_o (nmbistreset_cpu3_o), + .rvbaraddr_cpu0_o (rvbaraddr_cpu0_o[43:2]), + .rvbaraddr_cpu1_o (rvbaraddr_cpu1_o[43:2]), + .rvbaraddr_cpu2_o (rvbaraddr_cpu2_o[43:2]), + .rvbaraddr_cpu3_o (rvbaraddr_cpu3_o[43:2]), + .spiden_cpu0_o (spiden_cpu0_o), + .spiden_cpu1_o (spiden_cpu1_o), + .spiden_cpu2_o (spiden_cpu2_o), + .spiden_cpu3_o (spiden_cpu3_o), + .spniden_cpu0_o (spniden_cpu0_o), + .spniden_cpu1_o (spniden_cpu1_o), + .spniden_cpu2_o (spniden_cpu2_o), + .spniden_cpu3_o (spniden_cpu3_o), + .syncreqm_cpu0_o (syncreqm_cpu0_o), + .syncreqm_cpu1_o (syncreqm_cpu1_o), + .syncreqm_cpu2_o (syncreqm_cpu2_o), + .syncreqm_cpu3_o (syncreqm_cpu3_o), + .tm_cpu0_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cpu0_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tm_cpu1_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cpu1_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tm_cpu2_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cpu2_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tm_cpu3_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cpu3_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tsvalueb_cpu0_o (tsvalueb_cpu0_o[63:0]), + .tsvalueb_cpu1_o (tsvalueb_cpu1_o[63:0]), + .tsvalueb_cpu2_o (tsvalueb_cpu2_o[63:0]), + .tsvalueb_cpu3_o (tsvalueb_cpu3_o[63:0]), + .vinithi_cpu0_o (vinithi_cpu0_o), + .vinithi_cpu1_o (vinithi_cpu1_o), + .vinithi_cpu2_o (vinithi_cpu2_o), + .vinithi_cpu3_o (vinithi_cpu3_o), + + // inputs + .AA64nAA32 (AA64nAA32[`MAIA_CN:0]), + .ACLKENS (ACLKENS), + .AFVALIDM0 (AFVALIDM0), + .AFVALIDM1 (AFVALIDM1), + .AFVALIDM2 (AFVALIDM2), + .AFVALIDM3 (AFVALIDM3), + .AINACTS (AINACTS), + .ARADDRS (ARADDRS[43:0]), + .ARCACHES (ARCACHES[3:0]), + .ARIDS (ARIDS[4:0]), + .ARLENS (ARLENS[7:0]), + .ARPROTS (ARPROTS[2:0]), + .ARUSERS (ARUSERS[1:0]), + .ARVALIDS (ARVALIDS), + .ATCLKEN (ATCLKEN), + .ATREADYM0 (ATREADYM0), + .ATREADYM1 (ATREADYM1), + .ATREADYM2 (ATREADYM2), + .ATREADYM3 (ATREADYM3), + .AWADDRS (AWADDRS[43:0]), + .AWCACHES (AWCACHES[3:0]), + .AWIDS (AWIDS[4:0]), + .AWLENS (AWLENS[7:0]), + .AWPROTS (AWPROTS[2:0]), + .AWUSERS (AWUSERS[1:0]), + .AWVALIDS (AWVALIDS), + .BREADYS (BREADYS), + .BROADCASTCACHEMAINT (BROADCASTCACHEMAINT), + .BROADCASTINNER (BROADCASTINNER), + .BROADCASTOUTER (BROADCASTOUTER), + .CFGEND (CFGEND[`MAIA_CN:0]), + .CFGTE (CFGTE[`MAIA_CN:0]), + .CIHSBYPASS (CIHSBYPASS[3:0]), + .CISBYPASS (CISBYPASS), + .CLK (CLK), + .CLKEN (CLKEN), + .CLREXMONREQ (CLREXMONREQ), + .CLUSTERIDAFF1 (CLUSTERIDAFF1[7:0]), + .CLUSTERIDAFF2 (CLUSTERIDAFF2[7:0]), + .CNTCLKEN (CNTCLKEN), + .CNTVALUEB (CNTVALUEB[63:0]), + .CP15SDISABLE (CP15SDISABLE[`MAIA_CN:0]), + .CPUQREQn (CPUQREQn[`MAIA_CN:0]), + .CRYPTODISABLE (CRYPTODISABLE[`MAIA_CN:0]), + .CTICHIN (CTICHIN[3:0]), + .CTICHOUTACK (CTICHOUTACK[3:0]), + .CTIIRQACK (CTIIRQACK[`MAIA_CN:0]), + .DBGEN (DBGEN[`MAIA_CN:0]), + .DBGL1RSTDISABLE (DBGL1RSTDISABLE), + .DBGPWRDUP (DBGPWRDUP[`MAIA_CN:0]), + .DBGROMADDR (DBGROMADDR[43:12]), + .DBGROMADDRV (DBGROMADDRV), + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTCRCLKDISABLE (DFTCRCLKDISABLE[`MAIA_CN:0]), + .DFTL2CLKDISABLE (DFTL2CLKDISABLE), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .EDBGRQ (EDBGRQ[`MAIA_CN:0]), + .EVENTI (EVENTI), + .GICCDISABLE (GICCDISABLE), + .ICCTREADY (ICCTREADY), + .ICDTDATA (ICDTDATA[15:0]), + .ICDTDEST (ICDTDEST[1:0]), + .ICDTLAST (ICDTLAST), + .ICDTVALID (ICDTVALID), + .L2FLUSHREQ (L2FLUSHREQ), + .L2QREQn (L2QREQn), + .L2RSTDISABLE (L2RSTDISABLE), + .MBISTREQ (MBISTREQ), + .NIDEN (NIDEN[`MAIA_CN:0]), + .NODEID (NODEID[6:0]), + .PADDRDBG (PADDRDBG[21:2]), + .PADDRDBG31 (PADDRDBG31), + .PCLKDBG (PCLKDBG), + .PCLKENDBG (PCLKENDBG), + .PENABLEDBG (PENABLEDBG), + .PERIPHBASE (PERIPHBASE[43:18]), + .PMUSNAPSHOTREQ (PMUSNAPSHOTREQ[`MAIA_CN:0]), + .PSELDBG (PSELDBG), + .PWDATADBG (PWDATADBG[31:0]), + .PWRITEDBG (PWRITEDBG), + .RREADYS (RREADYS), + .RVBARADDR0 (RVBARADDR0[43:2]), + .RVBARADDR1 (RVBARADDR1[43:2]), + .RVBARADDR2 (RVBARADDR2[43:2]), + .RVBARADDR3 (RVBARADDR3[43:2]), + .RXDATFLIT (RXDATFLIT[193:0]), + .RXDATFLITPEND (RXDATFLITPEND), + .RXDATFLITV (RXDATFLITV), + .RXLINKACTIVEREQ (RXLINKACTIVEREQ), + .RXRSPFLIT (RXRSPFLIT[44:0]), + .RXRSPFLITPEND (RXRSPFLITPEND), + .RXRSPFLITV (RXRSPFLITV), + .RXSACTIVE (RXSACTIVE), + .RXSNPFLIT (RXSNPFLIT[64:0]), + .RXSNPFLITPEND (RXSNPFLITPEND), + .RXSNPFLITV (RXSNPFLITV), + .SAMADDRMAP0 (SAMADDRMAP0[1:0]), + .SAMADDRMAP1 (SAMADDRMAP1[1:0]), + .SAMADDRMAP10 (SAMADDRMAP10[1:0]), + .SAMADDRMAP11 (SAMADDRMAP11[1:0]), + .SAMADDRMAP12 (SAMADDRMAP12[1:0]), + .SAMADDRMAP13 (SAMADDRMAP13[1:0]), + .SAMADDRMAP14 (SAMADDRMAP14[1:0]), + .SAMADDRMAP15 (SAMADDRMAP15[1:0]), + .SAMADDRMAP16 (SAMADDRMAP16[1:0]), + .SAMADDRMAP17 (SAMADDRMAP17[1:0]), + .SAMADDRMAP18 (SAMADDRMAP18[1:0]), + .SAMADDRMAP19 (SAMADDRMAP19[1:0]), + .SAMADDRMAP2 (SAMADDRMAP2[1:0]), + .SAMADDRMAP3 (SAMADDRMAP3[1:0]), + .SAMADDRMAP4 (SAMADDRMAP4[1:0]), + .SAMADDRMAP5 (SAMADDRMAP5[1:0]), + .SAMADDRMAP6 (SAMADDRMAP6[1:0]), + .SAMADDRMAP7 (SAMADDRMAP7[1:0]), + .SAMADDRMAP8 (SAMADDRMAP8[1:0]), + .SAMADDRMAP9 (SAMADDRMAP9[1:0]), + .SAMHNF0NODEID (SAMHNF0NODEID[6:0]), + .SAMHNF1NODEID (SAMHNF1NODEID[6:0]), + .SAMHNF2NODEID (SAMHNF2NODEID[6:0]), + .SAMHNF3NODEID (SAMHNF3NODEID[6:0]), + .SAMHNF4NODEID (SAMHNF4NODEID[6:0]), + .SAMHNF5NODEID (SAMHNF5NODEID[6:0]), + .SAMHNF6NODEID (SAMHNF6NODEID[6:0]), + .SAMHNF7NODEID (SAMHNF7NODEID[6:0]), + .SAMHNFMODE (SAMHNFMODE[2:0]), + .SAMHNI0NODEID (SAMHNI0NODEID[6:0]), + .SAMHNI1NODEID (SAMHNI1NODEID[6:0]), + .SAMMNBASE (SAMMNBASE[43:24]), + .SAMMNNODEID (SAMMNNODEID[6:0]), + .SCLKEN (SCLKEN), + .SINACT (SINACT), + .SPIDEN (SPIDEN[`MAIA_CN:0]), + .SPNIDEN (SPNIDEN[`MAIA_CN:0]), + .SYNCREQM0 (SYNCREQM0), + .SYNCREQM1 (SYNCREQM1), + .SYNCREQM2 (SYNCREQM2), + .SYNCREQM3 (SYNCREQM3), + .SYSBARDISABLE (SYSBARDISABLE), + .TSVALUEB (TSVALUEB[63:0]), + .TXDATLCRDV (TXDATLCRDV), + .TXLINKACTIVEACK (TXLINKACTIVEACK), + .TXREQLCRDV (TXREQLCRDV), + .TXRSPLCRDV (TXRSPLCRDV), + .VINITHI (VINITHI[`MAIA_CN:0]), + .WDATAS (WDATAS[127:0]), + .WLASTS (WLASTS), + .WSTRBS (WSTRBS[15:0]), + .WVALIDS (WVALIDS), + .afreadym_cpu0_i (afreadym_cpu0_i), + .afreadym_cpu1_i (afreadym_cpu1_i), + .afreadym_cpu2_i (afreadym_cpu2_i), + .afreadym_cpu3_i (afreadym_cpu3_i), + .atbytesm_cpu0_i (atbytesm_cpu0_i[1:0]), + .atbytesm_cpu1_i (atbytesm_cpu1_i[1:0]), + .atbytesm_cpu2_i (atbytesm_cpu2_i[1:0]), + .atbytesm_cpu3_i (atbytesm_cpu3_i[1:0]), + .atdatam_cpu0_i (atdatam_cpu0_i[31:0]), + .atdatam_cpu1_i (atdatam_cpu1_i[31:0]), + .atdatam_cpu2_i (atdatam_cpu2_i[31:0]), + .atdatam_cpu3_i (atdatam_cpu3_i[31:0]), + .atidm_cpu0_i (atidm_cpu0_i[6:0]), + .atidm_cpu1_i (atidm_cpu1_i[6:0]), + .atidm_cpu2_i (atidm_cpu2_i[6:0]), + .atidm_cpu3_i (atidm_cpu3_i[6:0]), + .atvalidm_cpu0_i (atvalidm_cpu0_i), + .atvalidm_cpu1_i (atvalidm_cpu1_i), + .atvalidm_cpu2_i (atvalidm_cpu2_i), + .atvalidm_cpu3_i (atvalidm_cpu3_i), + .commrx_cpu0_i (commrx_cpu0_i), + .commrx_cpu1_i (commrx_cpu1_i), + .commrx_cpu2_i (commrx_cpu2_i), + .commrx_cpu3_i (commrx_cpu3_i), + .commtx_cpu0_i (commtx_cpu0_i), + .commtx_cpu1_i (commtx_cpu1_i), + .commtx_cpu2_i (commtx_cpu2_i), + .commtx_cpu3_i (commtx_cpu3_i), + .dbgack_cpu0_i (dbgack_cpu0_i), + .dbgack_cpu1_i (dbgack_cpu1_i), + .dbgack_cpu2_i (dbgack_cpu2_i), + .dbgack_cpu3_i (dbgack_cpu3_i), + .dbgnopwrdwn_cpu0_i (dbgnopwrdwn_cpu0_i), + .dbgnopwrdwn_cpu1_i (dbgnopwrdwn_cpu1_i), + .dbgnopwrdwn_cpu2_i (dbgnopwrdwn_cpu2_i), + .dbgnopwrdwn_cpu3_i (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu0_i (dbgrstreq_cpu0_i), + .dbgrstreq_cpu1_i (dbgrstreq_cpu1_i), + .dbgrstreq_cpu2_i (dbgrstreq_cpu2_i), + .dbgrstreq_cpu3_i (dbgrstreq_cpu3_i), + .ds_cpu0_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpu0_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_cpu0_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_cpu0_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_cpu0_flush (ds_cpu0_flush), + .ds_cpu0_flush_type (ds_cpu0_flush_type[5:0]), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_hcr_vf (ds_cpu0_hcr_vf), + .ds_cpu0_hcr_vi (ds_cpu0_hcr_vi), + .ds_cpu0_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_cpu0_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_cpu0_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_cpu0_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_cpu0_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_cpu0_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_cpu0_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_cpu0_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_cpu0_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu0_reset_req (ds_cpu0_reset_req), + .ds_cpu0_sev_req (ds_cpu0_sev_req), + .ds_cpu0_sevl_req (ds_cpu0_sevl_req), + .ds_cpu0_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_cpu0_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_cpu0_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_cpu0_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_cpu0_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_cpu0_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_cpu0_wfe_req (ds_cpu0_wfe_req), + .ds_cpu0_wfi_req (ds_cpu0_wfi_req), + .ds_cpu1_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpu1_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_cpu1_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_cpu1_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_cpu1_flush (ds_cpu1_flush), + .ds_cpu1_flush_type (ds_cpu1_flush_type[5:0]), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_hcr_vf (ds_cpu1_hcr_vf), + .ds_cpu1_hcr_vi (ds_cpu1_hcr_vi), + .ds_cpu1_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_cpu1_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_cpu1_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_cpu1_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_cpu1_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_cpu1_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_cpu1_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_cpu1_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_cpu1_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu1_reset_req (ds_cpu1_reset_req), + .ds_cpu1_sev_req (ds_cpu1_sev_req), + .ds_cpu1_sevl_req (ds_cpu1_sevl_req), + .ds_cpu1_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_cpu1_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_cpu1_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_cpu1_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_cpu1_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_cpu1_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_cpu1_wfe_req (ds_cpu1_wfe_req), + .ds_cpu1_wfi_req (ds_cpu1_wfi_req), + .ds_cpu2_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpu2_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_cpu2_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_cpu2_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_cpu2_flush (ds_cpu2_flush), + .ds_cpu2_flush_type (ds_cpu2_flush_type[5:0]), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_hcr_vf (ds_cpu2_hcr_vf), + .ds_cpu2_hcr_vi (ds_cpu2_hcr_vi), + .ds_cpu2_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_cpu2_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_cpu2_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_cpu2_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_cpu2_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_cpu2_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_cpu2_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_cpu2_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_cpu2_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu2_reset_req (ds_cpu2_reset_req), + .ds_cpu2_sev_req (ds_cpu2_sev_req), + .ds_cpu2_sevl_req (ds_cpu2_sevl_req), + .ds_cpu2_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_cpu2_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_cpu2_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_cpu2_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_cpu2_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_cpu2_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_cpu2_wfe_req (ds_cpu2_wfe_req), + .ds_cpu2_wfi_req (ds_cpu2_wfi_req), + .ds_cpu3_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpu3_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_cpu3_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_cpu3_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_cpu3_flush (ds_cpu3_flush), + .ds_cpu3_flush_type (ds_cpu3_flush_type[5:0]), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_hcr_vf (ds_cpu3_hcr_vf), + .ds_cpu3_hcr_vi (ds_cpu3_hcr_vi), + .ds_cpu3_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_cpu3_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_cpu3_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_cpu3_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_cpu3_ic_scr_change (ds_cpu3_ic_scr_change), + .ds_cpu3_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_cpu3_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_cpu3_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_cpu3_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_cpu3_reset_req (ds_cpu3_reset_req), + .ds_cpu3_sev_req (ds_cpu3_sev_req), + .ds_cpu3_sevl_req (ds_cpu3_sevl_req), + .ds_cpu3_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_cpu3_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_cpu3_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_cpu3_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_cpu3_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_cpu3_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_cpu3_wfe_req (ds_cpu3_wfe_req), + .ds_cpu3_wfi_req (ds_cpu3_wfi_req), + .dt_cpu0_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cpu0_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cpu0_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_cpu0_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_cpu0_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_cpu0_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_cpu0_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_cpu0_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_cpu0_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_cpu0_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_cpu0_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_cpu0_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .dt_cpu1_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cpu1_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cpu1_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_cpu1_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_cpu1_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_cpu1_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_cpu1_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_cpu1_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_cpu1_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_cpu1_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_cpu1_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_cpu1_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .dt_cpu2_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cpu2_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cpu2_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_cpu2_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_cpu2_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_cpu2_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_cpu2_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_cpu2_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_cpu2_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_cpu2_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_cpu2_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_cpu2_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .dt_cpu3_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cpu3_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cpu3_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_cpu3_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_cpu3_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_cpu3_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_cpu3_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_cpu3_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .dt_cpu3_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_cpu3_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_cpu3_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_cpu3_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .etclken_cpu0_i (etclken_cpu0_i), + .etclken_cpu1_i (etclken_cpu1_i), + .etclken_cpu2_i (etclken_cpu2_i), + .etclken_cpu3_i (etclken_cpu3_i), + .l2_cpu0_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu0_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu0_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu0_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu0_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu0_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu0_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu0_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu0_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu0_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu0_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu0_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu0_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu0_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu0_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu0_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu0_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu0_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu0_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu0_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu0_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu0_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu0_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu0_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu0_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu0_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu0_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu0_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu0_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu0_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu0_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu0_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu0_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu0_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu0_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu0_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu0_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu0_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu0_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu0_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu0_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu0_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu0_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu0_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu0_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu0_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu0_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu0_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu0_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu0_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu0_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu0_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu0_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu0_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu0_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu0_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu0_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu0_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu0_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu0_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu0_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu0_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu0_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu0_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu0_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu0_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu0_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu0_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu0_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu0_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu0_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu0_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu0_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu0_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu0_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu0_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu0_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu0_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu1_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu1_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu1_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu1_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu1_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu1_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu1_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu1_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu1_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu1_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu1_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu1_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu1_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu1_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu1_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu1_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu1_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu1_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu1_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu1_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu1_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu1_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu1_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu1_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu1_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu1_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu1_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu1_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu1_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu1_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu1_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu1_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu1_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu1_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu1_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu1_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu1_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu1_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu1_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu1_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu1_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu1_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu1_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu1_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu1_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu1_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu1_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu1_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu1_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu1_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu1_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu1_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu1_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu1_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu1_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu1_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu1_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu1_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu1_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu1_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu1_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu1_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu1_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu1_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu1_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu1_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu1_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu1_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu1_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu1_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu1_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu1_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu1_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu1_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu1_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu1_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu1_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu1_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu2_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu2_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu2_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu2_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu2_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu2_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu2_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu2_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu2_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu2_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu2_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu2_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu2_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu2_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu2_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu2_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu2_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu2_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu2_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu2_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu2_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu2_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu2_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu2_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu2_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu2_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu2_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu2_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu2_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu2_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu2_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu2_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu2_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu2_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu2_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu2_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu2_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu2_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu2_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu2_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu2_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu2_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu2_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu2_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu2_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu2_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu2_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu2_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu2_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu2_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu2_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu2_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu2_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu2_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu2_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu2_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu2_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu2_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu2_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu2_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu2_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu2_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu2_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu2_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu2_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu2_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu2_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu2_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu2_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu2_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu2_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu2_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu2_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu2_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu2_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu2_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu2_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu2_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu3_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu3_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu3_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu3_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu3_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu3_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu3_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu3_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu3_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu3_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu3_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu3_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu3_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu3_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu3_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu3_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu3_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu3_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu3_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu3_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu3_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu3_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu3_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu3_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu3_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu3_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu3_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu3_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu3_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu3_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu3_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu3_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu3_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu3_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu3_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu3_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu3_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu3_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu3_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu3_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu3_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu3_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu3_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu3_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu3_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu3_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu3_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu3_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu3_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu3_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu3_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu3_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu3_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu3_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu3_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu3_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu3_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu3_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu3_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu3_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu3_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu3_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu3_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu3_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu3_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu3_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu3_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu3_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu3_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu3_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu3_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu3_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu3_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu3_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu3_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu3_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu3_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu3_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .ls_cpu0_clrexmon (ls_cpu0_clrexmon), + .ls_cpu0_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_cpu0_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_cpu0_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_cpu0_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_cpu0_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_cpu0_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ls_cpu1_clrexmon (ls_cpu1_clrexmon), + .ls_cpu1_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_cpu1_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_cpu1_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_cpu1_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_cpu1_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_cpu1_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ls_cpu2_clrexmon (ls_cpu2_clrexmon), + .ls_cpu2_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_cpu2_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_cpu2_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_cpu2_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_cpu2_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_cpu2_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ls_cpu3_clrexmon (ls_cpu3_clrexmon), + .ls_cpu3_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_cpu3_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_cpu3_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_cpu3_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_cpu3_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_cpu3_raw_eae_secure (ls_cpu3_raw_eae_secure), + .nCORERESET (nCORERESET[`MAIA_CN:0]), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nFIQ (nFIQ[`MAIA_CN:0]), + .nIRQ (nIRQ[`MAIA_CN:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .nPRESETDBG (nPRESETDBG), + .nREI (nREI[`MAIA_CN:0]), + .nSEI (nSEI[`MAIA_CN:0]), + .nVFIQ (nVFIQ[`MAIA_CN:0]), + .nVIRQ (nVIRQ[`MAIA_CN:0]), + .nVSEI (nVSEI[`MAIA_CN:0]), + .ncommirq_cpu0_i (ncommirq_cpu0_i), + .ncommirq_cpu1_i (ncommirq_cpu1_i), + .ncommirq_cpu2_i (ncommirq_cpu2_i), + .ncommirq_cpu3_i (ncommirq_cpu3_i), + .npmuirq_cpu0_i (npmuirq_cpu0_i), + .npmuirq_cpu1_i (npmuirq_cpu1_i), + .npmuirq_cpu2_i (npmuirq_cpu2_i), + .npmuirq_cpu3_i (npmuirq_cpu3_i), + .pm_export_cpu0_i (pm_export_cpu0_i), + .pm_export_cpu1_i (pm_export_cpu1_i), + .pm_export_cpu2_i (pm_export_cpu2_i), + .pm_export_cpu3_i (pm_export_cpu3_i), + .pmuevent_cpu0_i (pmuevent_cpu0_i[24:0]), + .pmuevent_cpu1_i (pmuevent_cpu1_i[24:0]), + .pmuevent_cpu2_i (pmuevent_cpu2_i[24:0]), + .pmuevent_cpu3_i (pmuevent_cpu3_i[24:0]) + ); // unoncpu +endmodule // MAIA_feq20_s + + +//ARMAUTO UNDEF START +`define MAIA_UNDEFINE +`include "maia_header.v" +`undef MAIA_UNDEFINE +//ARMAUTO UNDEF END diff --git a/Security Algo Accelerator/logical/maia/verilog/MAIA_feq28.v b/Security Algo Accelerator/logical/maia/verilog/MAIA_feq28.v new file mode 100644 index 0000000000..8295b03241 --- /dev/null +++ b/Security Algo Accelerator/logical/maia/verilog/MAIA_feq28.v @@ -0,0 +1,4801 @@ +//----------------------------------------------------------------------------- +// The confidential and proprietary information contained in this file may +// only be used by a person authorised under and to the extent permitted +// by a subsisting licensing agreement from ARM Limited. +// +// (C) COPYRIGHT 2013-2014 ARM Limited. +// ALL RIGHTS RESERVED +// +// This entire notice must be reproduced on all copies of this file +// and copies of this file may only be made by a person if such person is +// permitted to do so under the terms of a subsisting license agreement +// from ARM Limited. +// +// Filename : $RCSfile: MAIA_feq28.v $ +// Checked In : $Date: 2014-10-14 15:20:06 -0500 (Tue, 14 Oct 2014) $ +// Revision : $Revision: 71806 $ +// Release Information : Cortex-A72-r1p0-00rel0 +// +//----------------------------------------------------------------------------- +// Verilog-2001 (IEEE Std 1364-2001) +//----------------------------------------------------------------------------- + +//# +//# Overview +//# ======== +//# + +// +// This is top-level interconnect layer for the MAIA_feq28 top-level. +// + +//# +//# Module Declaration +//# ================== +//# + +`include "maia_header.v" + +`define MAIA_CN 3 + +module MAIA_feq28 ( + CLK, + CLKEN, + nCPUPORESET, + nCORERESET, + nL2RESET, + L2RSTDISABLE, + WARMRSTREQ, + CFGEND, + VINITHI, + CFGTE, + CP15SDISABLE, + CLUSTERIDAFF1, + CLUSTERIDAFF2, + AA64nAA32, + RVBARADDR0, +// BEGIN INCLUDE FOR CPU1 + RVBARADDR1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + RVBARADDR2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + RVBARADDR3, +// END INCLUDE FOR CPU3 + CRYPTODISABLE, + nFIQ, + nIRQ, + nSEI, + nREI, + nVFIQ, + nVIRQ, + nVSEI, +// BEGIN NO-GIC pins + nVCPUMNTIRQ, +// END NO-GIC pins + PERIPHBASE, +// BEGIN NO-GIC pins + GICCDISABLE, + ICDTVALID, + ICDTREADY, + ICDTDATA, + ICDTLAST, + ICDTDEST, + ICCTVALID, + ICCTREADY, + ICCTDATA, + ICCTLAST, + ICCTID, +// END NO-GIC pins + CNTVALUEB, + CNTCLKEN, + nCNTPNSIRQ, + nCNTPSIRQ, + nCNTVIRQ, + nCNTHPIRQ, + CLREXMONREQ, + CLREXMONACK, + EVENTI, + EVENTO, + STANDBYWFI, + STANDBYWFE, + STANDBYWFIL2, + SMPEN, + CPUQACTIVE, + CPUQREQn, + CPUQACCEPTn, + CPUQDENY, + L2QACTIVE, + L2QREQn, + L2QACCEPTn, + L2QDENY, + L2FLUSHREQ, + L2FLUSHDONE, + nINTERRIRQ, + nEXTERRIRQ, + SYSBARDISABLE, + BROADCASTINNER, + BROADCASTOUTER, + BROADCASTCACHEMAINT, + ACLKENM, + ACINACTM, + AWREADYM, + AWVALIDM, + AWIDM, + AWADDRM, + AWLENM, + AWSIZEM, + AWBURSTM, + AWBARM, + AWDOMAINM, + AWLOCKM, + AWCACHEM, + AWPROTM, + AWSNOOPM, + AWUNIQUEM, + WRMEMATTR, + WREADYM, + WVALIDM, + WDATAM, + WSTRBM, + WIDM, + WLASTM, + BREADYM, + BVALIDM, + BIDM, + BRESPM, + ARREADYM, + ARVALIDM, + ARIDM, + ARADDRM, + ARLENM, + ARSIZEM, + ARBURSTM, + ARBARM, + ARDOMAINM, + ARLOCKM, + ARCACHEM, + ARPROTM, + ARSNOOPM, + RDMEMATTR, + RREADYM, + RVALIDM, + RIDM, + RDATAM, + RRESPM, + RLASTM, + ACREADYM, + ACVALIDM, + ACADDRM, + ACPROTM, + ACSNOOPM, + CRREADYM, + CRVALIDM, + CRRESPM, + CDREADYM, + CDVALIDM, + CDDATAM, + CDLASTM, + RACKM, + WACKM, +// BEGIN NO-ACP pins + ACLKENS, + AINACTS, + AWREADYS, + AWVALIDS, + AWIDS, + AWADDRS, + AWLENS, + AWCACHES, + AWUSERS, + AWPROTS, + WREADYS, + WVALIDS, + WDATAS, + WSTRBS, + WLASTS, + BREADYS, + BVALIDS, + BIDS, + BRESPS, + ARREADYS, + ARVALIDS, + ARIDS, + ARADDRS, + ARLENS, + ARCACHES, + ARUSERS, + ARPROTS, + RREADYS, + RVALIDS, + RIDS, + RDATAS, + RRESPS, + RLASTS, +// END NO-ACP pins + DBGROMADDR, + DBGROMADDRV, + DBGACK, + nCOMMIRQ, + COMMRX, + COMMTX, + DBGRSTREQ, + DBGNOPWRDWN, + DBGL1RSTDISABLE, + nPMUIRQ, + PMUEVENT0, +// BEGIN INCLUDE FOR CPU1 + PMUEVENT1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + PMUEVENT2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + PMUEVENT3, +// END INCLUDE FOR CPU3 + ATCLKEN, + TSVALUEB, + ATREADYM0, + AFVALIDM0, + ATDATAM0, + ATVALIDM0, + ATBYTESM0, + AFREADYM0, + ATIDM0, + SYNCREQM0, +// BEGIN INCLUDE FOR CPU1 + ATREADYM1, + AFVALIDM1, + ATDATAM1, + ATVALIDM1, + ATBYTESM1, + AFREADYM1, + ATIDM1, + SYNCREQM1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ATREADYM2, + AFVALIDM2, + ATDATAM2, + ATVALIDM2, + ATBYTESM2, + AFREADYM2, + ATIDM2, + SYNCREQM2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ATREADYM3, + AFVALIDM3, + ATDATAM3, + ATVALIDM3, + ATBYTESM3, + AFREADYM3, + ATIDM3, + SYNCREQM3, +// END INCLUDE FOR CPU3 + PCLKDBG, + PCLKENDBG, + nPRESETDBG, + PSELDBG, + PADDRDBG, + PADDRDBG31, + PENABLEDBG, + PWRITEDBG, + PWDATADBG, + PRDATADBG, + PREADYDBG, + PSLVERRDBG, + EDBGRQ, + PMUSNAPSHOTREQ, + PMUSNAPSHOTACK, + DBGPWRDUP, + DBGPWRUPREQ, + CTICHIN, + CTICHOUTACK, + CTICHOUT, + CTICHINACK, + CISBYPASS, + CIHSBYPASS, + CTIIRQ, + CTIIRQACK, + DBGEN, + NIDEN, + SPIDEN, + SPNIDEN, + DFTSE, + DFTRSTDISABLE, + DFTCRCLKDISABLE, + DFTL2CLKDISABLE, + DFTRAMHOLD, + DFTCLKBYPASS, + DFTMCPHOLD, + nMBISTRESET, + MBISTREQ +); + +//# +//# Interface Signals +//# ================= +//# + +//----------------------------------------------------------------------------- +// Clock and Reset Signals +//----------------------------------------------------------------------------- + input CLK; // Fast Clock + input CLKEN; // Fast Clock Enable + + input [`MAIA_CN:0] nCPUPORESET; // CPU Power-on reset + input [`MAIA_CN:0] nCORERESET; // CPU reset (excluding DBG & ETM) + input nL2RESET; // L2 reset + input L2RSTDISABLE; // L2 RAMs hardware reset disable + output [`MAIA_CN:0] WARMRSTREQ; // CPU Warm reset request +//See also nPRESETDBG; // Debug APB reset (PCLK) + +//----------------------------------------------------------------------------- +// Static Configuration Signals +//----------------------------------------------------------------------------- +// Static configuration signals that should be tied off and not change dynamically. +// Many of the initial values specified by these inputs +// may be overridden in software using CP15 registers. + + input [`MAIA_CN:0] CFGEND; // Endianness EE bit (1:big endian) + input [`MAIA_CN:0] VINITHI; // 1: start up using high vectors + input [`MAIA_CN:0] CFGTE; // Exception handling state (0:ARM/1:Thumb) + input [`MAIA_CN:0] CP15SDISABLE; // Disable write access to some secure CP15 registers + + input [7:0] CLUSTERIDAFF1; // Value read in ClusterID Affinity1 field, MPIDR bits[15:8] + input [7:0] CLUSTERIDAFF2; // Value read in ClusterID Affinity2 field, MPIDR bits[23:16] + + input [`MAIA_CN:0] AA64nAA32; // Register Width (1:AArch64/0:AArch32) + input [43:2] RVBARADDR0; // RVBAR address +// BEGIN INCLUDE FOR CPU1 + input [43:2] RVBARADDR1; // RVBAR address +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input [43:2] RVBARADDR2; // RVBAR address +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input [43:2] RVBARADDR3; // RVBAR address +// END INCLUDE FOR CPU3 + input [`MAIA_CN:0] CRYPTODISABLE; // Disable Cryptography Extension + +//----------------------------------------------------------------------------- +// Interrupt Controller Signals +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] nFIQ; // Fast Interrupt request + input [`MAIA_CN:0] nIRQ; // Interrupt request + input [`MAIA_CN:0] nSEI; // System Error Interrupt + input [`MAIA_CN:0] nREI; // RAM Error Interrupt + input [`MAIA_CN:0] nVFIQ; // Virtual Fast Interrupt request + input [`MAIA_CN:0] nVIRQ; // Virtual Interrupt request + input [`MAIA_CN:0] nVSEI; // Virtual System Error Interrupt + + output [`MAIA_CN:0] nVCPUMNTIRQ; // Virtual Maintenance Interrupt output + + input [43:18] PERIPHBASE; // Base address for IC memory-mapped registers + input GICCDISABLE; // Put GIC into bypass mode + + input ICDTVALID; // Distrubuter AXI4 SP Message Valid + output ICDTREADY; // GIC Ready for Distrubuter AXI4 SP Message + input [15:0] ICDTDATA; // Distrubuter AXI4 SP Message Data + input ICDTLAST; // Distrubuter AXI4 SP Message Last Packet + input [1:0] ICDTDEST; // Distrubuter AXI4 SP Message CPU ID + + output ICCTVALID; // GIC to Distributer AXI4 SP Message Valid + input ICCTREADY; // Distributer Ready for GIC AXI4 SP Message + output [15:0] ICCTDATA; // GIC to Distributer AXI4 SP Message Data + output ICCTLAST; // GIC to Distributer AXI4 SP Message Last Packet + output [1:0] ICCTID; // GIC to Distributer AXI4 SP Message CPU ID + +//----------------------------------------------------------------------------- +// Timer Signals +//----------------------------------------------------------------------------- + input [63:0] CNTVALUEB; // Counter value in binary + input CNTCLKEN; // Counter clock enable + output [`MAIA_CN:0] nCNTPNSIRQ; // NS Physical Timer event + output [`MAIA_CN:0] nCNTPSIRQ; // S Physical Timer event + output [`MAIA_CN:0] nCNTVIRQ; // Virtual Timer event + output [`MAIA_CN:0] nCNTHPIRQ; // Hyp Physical Timer event + +//----------------------------------------------------------------------------- +// Power Management Signals +//----------------------------------------------------------------------------- + input CLREXMONREQ; // Clearing of external global exclusive monitor (REQ) + output CLREXMONACK; // Clearing of external global exclusive monitor (ACK) + input EVENTI; // Event input for processor wake-up from WFE state + output EVENTO; // Event output, signal is active when SEV instruction is executed + output [`MAIA_CN:0] STANDBYWFI; // WFI mode + output [`MAIA_CN:0] STANDBYWFE; // WFE mode + output STANDBYWFIL2; // WFI mode for L2 + output [`MAIA_CN:0] SMPEN; // CPU SMP bit + + output [`MAIA_CN:0] CPUQACTIVE; // CPU Q-channel QACTIVE + input [`MAIA_CN:0] CPUQREQn; // CPU Q-channel QREQn + output [`MAIA_CN:0] CPUQACCEPTn; // CPU Q-channel QACCEPTn + output [`MAIA_CN:0] CPUQDENY; // CPU Q-channel QDENY + + output L2QACTIVE; // L2 Q-channel QACTIVE + input L2QREQn; // L2 Q-channel QREQn + output L2QACCEPTn; // L2 Q-channel QACCEPTn + output L2QDENY; // L2 Q-channel QDENY + + input L2FLUSHREQ; // L2 hardware flush request + output L2FLUSHDONE; // L2 hardware flush done + +//----------------------------------------------------------------------------- +// Asynchronous Error Signals +//----------------------------------------------------------------------------- + output nINTERRIRQ; // L2 RAM dbl-bit ECC error + output nEXTERRIRQ; // Write transaction error + +//----------------------------------------------------------------------------- +// Bus Configuration Signals +//----------------------------------------------------------------------------- + input SYSBARDISABLE; // Disable broadcast of barriers + input BROADCASTINNER; // Extend Inner Shared Domain + input BROADCASTOUTER; // Extend Outer Shared Domain + input BROADCASTCACHEMAINT; // Broadcast cache maint ops + +//----------------------------------------------------------------------------- +// AMBA4 ACE Master (AXI with Coherency extensions) +//----------------------------------------------------------------------------- + input ACLKENM; // AXI Master clock enable + input ACINACTM; // ACE Snoop interface no longer active or accepting requests + +// Write Address channel signals + input AWREADYM; // Write Address ready (slave ready to accept write address) + output AWVALIDM; // Write Address valid + output [6:0] AWIDM; // Write Address ID + output [43:0] AWADDRM; // Write Address + output [7:0] AWLENM; // Write Burst Length + output [2:0] AWSIZEM; // Write Burst Size + output [1:0] AWBURSTM; // Write Burst type + output [1:0] AWBARM; // Barrier + output [1:0] AWDOMAINM; // Domain + output AWLOCKM; // Write Lock type + output [3:0] AWCACHEM; // Write Cache type + output [2:0] AWPROTM; // Write Protection type + output [2:0] AWSNOOPM; // Write Snoop Request type + output AWUNIQUEM; // Write Unique state + output [7:0] WRMEMATTR; // Write raw memory attributes + +// Write Data channel signals + input WREADYM; // Write Data ready (slave ready to accept data) + output WVALIDM; // Write Data valid + output [127:0] WDATAM; // Write Data + output [15:0] WSTRBM; // Write byte-lane strobes + output [6:0] WIDM; // Write id + output WLASTM; // Write Data last transfer indicator + +// Write Response channel signals + output BREADYM; // Write Response ready (master ready to accept response) + input BVALIDM; // Write Response Valid + input [6:0] BIDM; // Write Response ID + input [1:0] BRESPM; // Write Response + +// Read Address channel signals + input ARREADYM; // Read Address ready (slave ready to accept read address) + output ARVALIDM; // Read Address valid + output [6:0] ARIDM; // Read Address ID + output [43:0] ARADDRM; // Read Address + output [7:0] ARLENM; // Read Burst Length + output [2:0] ARSIZEM; // Read Burst Size + output [1:0] ARBURSTM; // Read Burst type + output [1:0] ARBARM; // Barrier + output [1:0] ARDOMAINM; // Domain + output ARLOCKM; // Read Lock type + output [3:0] ARCACHEM; // Read Cache type + output [2:0] ARPROTM; // Read Protection type + output [3:0] ARSNOOPM; // Read Snoop Request type + output [7:0] RDMEMATTR; // Read raw memory attributes + +// Read Data channel signals + output RREADYM; // Read Data ready (master ready to accept data) + input RVALIDM; // Read Data valid + input [6:0] RIDM; // Read Data ID + input [127:0] RDATAM; // Read Data + input [3:0] RRESPM; // Read Data response + input RLASTM; // Read Data last transfer indicator + +// Coherency Address channel signals + output ACREADYM; // master ready to accept snoop address + input ACVALIDM; // Snoop Address valid + input [43:0] ACADDRM; // Snoop Address + input [2:0] ACPROTM; // Snoop Protection type + input [3:0] ACSNOOPM; // Snoop Request type + +// Coherency Response channel signals + input CRREADYM; // slave ready to accept snoop response + output CRVALIDM; // Snoop Response valid + output [4:0] CRRESPM; // Snoop Response + +// Coherency Data handshake channel signals + input CDREADYM; // slave ready to accept snoop data + output CDVALIDM; // Snoop Data valid + output [127:0] CDDATAM; // Snoop Data + output CDLASTM; // Snoop Data last transfer indicator + +// Read/Write Acknowledge signals + output RACKM; // Read Acknowledge + output WACKM; // Write Acknowledge + +// BEGIN NO-ACP pins +//----------------------------------------------------------------------------- +// ACP AXI Slave +//----------------------------------------------------------------------------- + input ACLKENS; // AXI slave clock enable + input AINACTS; // AXI slave interface no longer active or accepting requests + +// Write Address channel signals + output AWREADYS; // Write Address ready (slave ready to accept write address) + input AWVALIDS; // Write Address valid + input [4:0] AWIDS; // Write Address ID + input [43:0] AWADDRS; // Write Address + input [7:0] AWLENS; // Write Burst Length + input [3:0] AWCACHES; // Write Cache type + input [1:0] AWUSERS; // Write inner & outer shareability + input [2:0] AWPROTS; // Write Protection type + +// Write Data channel signals + output WREADYS; // Write Data ready (slave ready to accept data) + input WVALIDS; // Write Data valid + input [127:0] WDATAS; // Write Data + input [15:0] WSTRBS; // Write byte-lane strobes + input WLASTS; // Write Data last transfer indicator + +// Write Response channel signals + input BREADYS; // Write Response ready (master ready to accept response) + output BVALIDS; // Write Response Valid + output [4:0] BIDS; // Write Response ID tag + output [1:0] BRESPS; // Write Response + +// Read Address channel signals + output ARREADYS; // Read Address ready (slave ready to accept read address) + input ARVALIDS; // Read Address valid + input [4:0] ARIDS; // Read Address ID + input [43:0] ARADDRS; // Read Address + input [7:0] ARLENS; // Read Burst Length + input [3:0] ARCACHES; // Read Cache type + input [1:0] ARUSERS; // Read inner & outer shareability + input [2:0] ARPROTS; // Read Protection type + +// Read Data channel signals + input RREADYS; // Read Data ready (master ready to accept data) + output RVALIDS; // Read Data valid + output [4:0] RIDS; // Read Data ID + output [127:0] RDATAS; // Read Data + output [1:0] RRESPS; // Read Data response + output RLASTS; // Read Data last transfer indicator +// END NO-ACP pins + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (CLK) +//----------------------------------------------------------------------------- +// Debug CLK interface + input [43:12] DBGROMADDR; // Debug ROM base address + input DBGROMADDRV; // Debug ROM base address valid + + output [`MAIA_CN:0] DBGACK; // Debug acknowledge + output [`MAIA_CN:0] nCOMMIRQ; // Comms channel receive/transmit interrupt + output [`MAIA_CN:0] COMMRX; // Comms channel receive + output [`MAIA_CN:0] COMMTX; // Comms channel transmit + + output [`MAIA_CN:0] DBGRSTREQ; // Warm reset request + output [`MAIA_CN:0] DBGNOPWRDWN; // No power-down request + + input DBGL1RSTDISABLE; // L1 DCache hardware reset disable + +// PMU CLK interface + output [`MAIA_CN:0] nPMUIRQ; // PMU IRQ request + output [24:0] PMUEVENT0; // PMU Event bus +// BEGIN INCLUDE FOR CPU1 + output [24:0] PMUEVENT1; // PMU Event bus +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + output [24:0] PMUEVENT2; // PMU Event bus +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + output [24:0] PMUEVENT3; // PMU Event bus +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (ATCLK) +//----------------------------------------------------------------------------- +// ETM ATB interface and Misc signals + input ATCLKEN; // ATB Clock Enable + input [63:0] TSVALUEB; // ATB Timestamp in binary + + input ATREADYM0; // ATDATA can be accepted + input AFVALIDM0; // ATB Fifo Flush Request + output [31:0] ATDATAM0; // ATB Data + output ATVALIDM0; // ATB Data Valid + output [1:0] ATBYTESM0; // ATB Data Size + output AFREADYM0; // ATB Fifo Flush Finished + output [6:0] ATIDM0; // ATB Trace Source ID + input SYNCREQM0; // ATB External synchronization request + +// BEGIN INCLUDE FOR CPU1 + input ATREADYM1; // ATDATA can be accepted + input AFVALIDM1; // ATB Fifo Flush Request + output [31:0] ATDATAM1; // ATB Data + output ATVALIDM1; // ATB Data Valid + output [1:0] ATBYTESM1; // ATB Data Size + output AFREADYM1; // ATB Fifo Flush Finished + output [6:0] ATIDM1; // ATB Trace Source ID + input SYNCREQM1; // ATB External synchronization request +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ATREADYM2; // ATDATA can be accepted + input AFVALIDM2; // ATB Fifo Flush Request + output [31:0] ATDATAM2; // ATB Data + output ATVALIDM2; // ATB Data Valid + output [1:0] ATBYTESM2; // ATB Data Size + output AFREADYM2; // ATB Fifo Flush Finished + output [6:0] ATIDM2; // ATB Trace Source ID + input SYNCREQM2; // ATB External synchronization request +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ATREADYM3; // ATDATA can be accepted + input AFVALIDM3; // ATB Fifo Flush Request + output [31:0] ATDATAM3; // ATB Data + output ATVALIDM3; // ATB Data Valid + output [1:0] ATBYTESM3; // ATB Data Size + output AFREADYM3; // ATB Fifo Flush Finished + output [6:0] ATIDM3; // ATB Trace Source ID + input SYNCREQM3; // ATB External synchronization request +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (PCLK) +//----------------------------------------------------------------------------- +// Debug-APBv3 port (APB) + input PCLKDBG; // APB Clock + input PCLKENDBG; // APB Clock Enable + input nPRESETDBG; // APB Reset + input PSELDBG; // Debug bus access + input [21:2] PADDRDBG; // APB address + input PADDRDBG31; // APB address bit[31] + input PENABLEDBG; // APB transfer complete flag + input PWRITEDBG; // APB read/write indicator + input [31:0] PWDATADBG; // APB write data + output [31:0] PRDATADBG; // APB read data + output PREADYDBG; // APB slave ready, used to extend a transfer + output PSLVERRDBG; // APB slave transfer error + +// Misc interface + input [`MAIA_CN:0] EDBGRQ; // External debug request + +// PMU Snapshot interface + input [`MAIA_CN:0] PMUSNAPSHOTREQ; // PMU snapshot trigger request + output [`MAIA_CN:0] PMUSNAPSHOTACK; // PMU snapshot trigger acknowledge + +// Power-related interface + input [`MAIA_CN:0] DBGPWRDUP; // Processor power-up status + output [`MAIA_CN:0] DBGPWRUPREQ; // Processor power-up request + +// CTI interface + input [3:0] CTICHIN; // Channel In + input [3:0] CTICHOUTACK; // Channel Out acknowledge + output [3:0] CTICHOUT; // Channel Out + output [3:0] CTICHINACK; // Channel In acknowledge + input CISBYPASS; // Channel interface sync bypass + input [3:0] CIHSBYPASS; // Channel interface H/S bypass + output [`MAIA_CN:0] CTIIRQ; // CTI Interrupt + input [`MAIA_CN:0] CTIIRQACK; // CTI Interrupt acknowledge + +//----------------------------------------------------------------------------- +// Debug Authentication Interface (CLK & PCLK) +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] DBGEN; // Invasive debug enable + input [`MAIA_CN:0] NIDEN; // Non-invasive debug enable + input [`MAIA_CN:0] SPIDEN; // Secure Priviledge invasive debug enable + input [`MAIA_CN:0] SPNIDEN; // Secure Priviledge non-invasive debug enable + +//----------------------------------------------------------------------------- +// DFT Signals +//----------------------------------------------------------------------------- + input DFTSE; // Scan enable + input DFTRSTDISABLE; // Disable reset to cells during scan shift + input [`MAIA_CN:0] DFTCRCLKDISABLE; // Clock grid control for ck_gclkcr + input DFTL2CLKDISABLE; // Clock grid control for ck_gclkl2 + input DFTRAMHOLD; // Holds data in RAMs + input DFTCLKBYPASS; // L2 RAM strobe clock bypass + input DFTMCPHOLD; // Disable multi-cycle RAM paths + +//----------------------------------------------------------------------------- +// MBIST Interface +//----------------------------------------------------------------------------- + input nMBISTRESET; // MBIST reset + input MBISTREQ; // MBIST mode request + + + // wires + wire aa64naa32_cpu0_o; + wire aa64naa32_cpu1_o; + wire aa64naa32_cpu2_o; + wire aa64naa32_cpu3_o; + wire afreadym_cpu0_i; + wire afreadym_cpu1_i; + wire afreadym_cpu2_i; + wire afreadym_cpu3_i; + wire afvalidm_cpu0_o; + wire afvalidm_cpu1_o; + wire afvalidm_cpu2_o; + wire afvalidm_cpu3_o; + wire [1:0] atbytesm_cpu0_i; + wire [1:0] atbytesm_cpu1_i; + wire [1:0] atbytesm_cpu2_i; + wire [1:0] atbytesm_cpu3_i; + wire atclken_cpu0_o; + wire atclken_cpu1_o; + wire atclken_cpu2_o; + wire atclken_cpu3_o; + wire [31:0] atdatam_cpu0_i; + wire [31:0] atdatam_cpu1_i; + wire [31:0] atdatam_cpu2_i; + wire [31:0] atdatam_cpu3_i; + wire [6:0] atidm_cpu0_i; + wire [6:0] atidm_cpu1_i; + wire [6:0] atidm_cpu2_i; + wire [6:0] atidm_cpu3_i; + wire atreadym_cpu0_o; + wire atreadym_cpu1_o; + wire atreadym_cpu2_o; + wire atreadym_cpu3_o; + wire atvalidm_cpu0_i; + wire atvalidm_cpu1_i; + wire atvalidm_cpu2_i; + wire atvalidm_cpu3_i; + wire cfgend_cpu0_o; + wire cfgend_cpu1_o; + wire cfgend_cpu2_o; + wire cfgend_cpu3_o; + wire cfgte_cpu0_o; + wire cfgte_cpu1_o; + wire cfgte_cpu2_o; + wire cfgte_cpu3_o; + wire ck_cpu0_crcx_clk_en_n; + wire ck_cpu0_event_reg; + wire ck_cpu0_wfe_ack; + wire ck_cpu0_wfi_ack; + wire ck_cpu1_crcx_clk_en_n; + wire ck_cpu1_event_reg; + wire ck_cpu1_wfe_ack; + wire ck_cpu1_wfi_ack; + wire ck_cpu2_crcx_clk_en_n; + wire ck_cpu2_event_reg; + wire ck_cpu2_wfe_ack; + wire ck_cpu2_wfi_ack; + wire ck_cpu3_crcx_clk_en_n; + wire ck_cpu3_event_reg; + wire ck_cpu3_wfe_ack; + wire ck_cpu3_wfi_ack; + wire [`MAIA_CN:0] ck_gclkt; + wire [7:0] clusteridaff1_cpu0_o; + wire [7:0] clusteridaff1_cpu1_o; + wire [7:0] clusteridaff1_cpu2_o; + wire [7:0] clusteridaff1_cpu3_o; + wire [7:0] clusteridaff2_cpu0_o; + wire [7:0] clusteridaff2_cpu1_o; + wire [7:0] clusteridaff2_cpu2_o; + wire [7:0] clusteridaff2_cpu3_o; + wire commrx_cpu0_i; + wire commrx_cpu1_i; + wire commrx_cpu2_i; + wire commrx_cpu3_i; + wire commtx_cpu0_i; + wire commtx_cpu1_i; + wire commtx_cpu2_i; + wire commtx_cpu3_i; + wire cp15sdisable_cpu0_o; + wire cp15sdisable_cpu1_o; + wire cp15sdisable_cpu2_o; + wire cp15sdisable_cpu3_o; + wire [1:0] cpuid_cpu0_o; + wire [1:0] cpuid_cpu1_o; + wire [1:0] cpuid_cpu2_o; + wire [1:0] cpuid_cpu3_o; + wire cryptodisable_cpu0_o; + wire cryptodisable_cpu1_o; + wire cryptodisable_cpu2_o; + wire cryptodisable_cpu3_o; + wire dbgack_cpu0_i; + wire dbgack_cpu1_i; + wire dbgack_cpu2_i; + wire dbgack_cpu3_i; + wire dbgen_cpu0_o; + wire dbgen_cpu1_o; + wire dbgen_cpu2_o; + wire dbgen_cpu3_o; + wire dbgl1rstdisable_cpu0_o; + wire dbgl1rstdisable_cpu1_o; + wire dbgl1rstdisable_cpu2_o; + wire dbgl1rstdisable_cpu3_o; + wire dbgnopwrdwn_cpu0_i; + wire dbgnopwrdwn_cpu1_i; + wire dbgnopwrdwn_cpu2_i; + wire dbgnopwrdwn_cpu3_i; + wire [43:12] dbgromaddr_cpu0_o; + wire [43:12] dbgromaddr_cpu1_o; + wire [43:12] dbgromaddr_cpu2_o; + wire [43:12] dbgromaddr_cpu3_o; + wire dbgromaddrv_cpu0_o; + wire dbgromaddrv_cpu1_o; + wire dbgromaddrv_cpu2_o; + wire dbgromaddrv_cpu3_o; + wire dbgrstreq_cpu0_i; + wire dbgrstreq_cpu1_i; + wire dbgrstreq_cpu2_i; + wire dbgrstreq_cpu3_i; + wire dftcrclkdisable_cpu0_o; + wire dftcrclkdisable_cpu1_o; + wire dftcrclkdisable_cpu2_o; + wire dftcrclkdisable_cpu3_o; + wire dftramhold_cpu0_o; + wire dftramhold_cpu1_o; + wire dftramhold_cpu2_o; + wire dftramhold_cpu3_o; + wire dftrstdisable_cpu0_o; + wire dftrstdisable_cpu1_o; + wire dftrstdisable_cpu2_o; + wire dftrstdisable_cpu3_o; + wire dftse_cpu0_o; + wire dftse_cpu1_o; + wire dftse_cpu2_o; + wire dftse_cpu3_o; + wire [2:0] ds_cpu0_cpuectlr_ret; + wire ds_cpu0_cpuectlr_smp; + wire ds_cpu0_fiq_wfe_qual; + wire ds_cpu0_fiq_wfi_qual; + wire ds_cpu0_flush; + wire [5:0] ds_cpu0_flush_type; + wire ds_cpu0_hcr_va; + wire ds_cpu0_hcr_vf; + wire ds_cpu0_hcr_vi; + wire ds_cpu0_ic_aa64naa32; + wire [4:0] ds_cpu0_ic_cpsr_mode; + wire ds_cpu0_ic_hcr_change; + wire ds_cpu0_ic_sample_spr; + wire ds_cpu0_ic_scr_change; + wire ds_cpu0_imp_abrt_wfe_qual; + wire ds_cpu0_imp_abrt_wfi_qual; + wire ds_cpu0_irq_wfe_qual; + wire ds_cpu0_irq_wfi_qual; + wire [8:0] ds_cpu0_l2_spr_addr; + wire ds_cpu0_l2_spr_dw; + wire ds_cpu0_l2_spr_en; + wire ds_cpu0_l2_spr_rd; + wire ds_cpu0_l2_spr_wr; + wire [63:0] ds_cpu0_l2_spr_wr_data; + wire ds_cpu0_reset_req; + wire ds_cpu0_sev_req; + wire ds_cpu0_sevl_req; + wire ds_cpu0_vfiq_wfe_qual; + wire ds_cpu0_vfiq_wfi_qual; + wire ds_cpu0_vimp_abrt_wfe_qual; + wire ds_cpu0_vimp_abrt_wfi_qual; + wire ds_cpu0_virq_wfe_qual; + wire ds_cpu0_virq_wfi_qual; + wire ds_cpu0_wfe_req; + wire ds_cpu0_wfi_req; + wire [2:0] ds_cpu1_cpuectlr_ret; + wire ds_cpu1_cpuectlr_smp; + wire ds_cpu1_fiq_wfe_qual; + wire ds_cpu1_fiq_wfi_qual; + wire ds_cpu1_flush; + wire [5:0] ds_cpu1_flush_type; + wire ds_cpu1_hcr_va; + wire ds_cpu1_hcr_vf; + wire ds_cpu1_hcr_vi; + wire ds_cpu1_ic_aa64naa32; + wire [4:0] ds_cpu1_ic_cpsr_mode; + wire ds_cpu1_ic_hcr_change; + wire ds_cpu1_ic_sample_spr; + wire ds_cpu1_ic_scr_change; + wire ds_cpu1_imp_abrt_wfe_qual; + wire ds_cpu1_imp_abrt_wfi_qual; + wire ds_cpu1_irq_wfe_qual; + wire ds_cpu1_irq_wfi_qual; + wire [8:0] ds_cpu1_l2_spr_addr; + wire ds_cpu1_l2_spr_dw; + wire ds_cpu1_l2_spr_en; + wire ds_cpu1_l2_spr_rd; + wire ds_cpu1_l2_spr_wr; + wire [63:0] ds_cpu1_l2_spr_wr_data; + wire ds_cpu1_reset_req; + wire ds_cpu1_sev_req; + wire ds_cpu1_sevl_req; + wire ds_cpu1_vfiq_wfe_qual; + wire ds_cpu1_vfiq_wfi_qual; + wire ds_cpu1_vimp_abrt_wfe_qual; + wire ds_cpu1_vimp_abrt_wfi_qual; + wire ds_cpu1_virq_wfe_qual; + wire ds_cpu1_virq_wfi_qual; + wire ds_cpu1_wfe_req; + wire ds_cpu1_wfi_req; + wire [2:0] ds_cpu2_cpuectlr_ret; + wire ds_cpu2_cpuectlr_smp; + wire ds_cpu2_fiq_wfe_qual; + wire ds_cpu2_fiq_wfi_qual; + wire ds_cpu2_flush; + wire [5:0] ds_cpu2_flush_type; + wire ds_cpu2_hcr_va; + wire ds_cpu2_hcr_vf; + wire ds_cpu2_hcr_vi; + wire ds_cpu2_ic_aa64naa32; + wire [4:0] ds_cpu2_ic_cpsr_mode; + wire ds_cpu2_ic_hcr_change; + wire ds_cpu2_ic_sample_spr; + wire ds_cpu2_ic_scr_change; + wire ds_cpu2_imp_abrt_wfe_qual; + wire ds_cpu2_imp_abrt_wfi_qual; + wire ds_cpu2_irq_wfe_qual; + wire ds_cpu2_irq_wfi_qual; + wire [8:0] ds_cpu2_l2_spr_addr; + wire ds_cpu2_l2_spr_dw; + wire ds_cpu2_l2_spr_en; + wire ds_cpu2_l2_spr_rd; + wire ds_cpu2_l2_spr_wr; + wire [63:0] ds_cpu2_l2_spr_wr_data; + wire ds_cpu2_reset_req; + wire ds_cpu2_sev_req; + wire ds_cpu2_sevl_req; + wire ds_cpu2_vfiq_wfe_qual; + wire ds_cpu2_vfiq_wfi_qual; + wire ds_cpu2_vimp_abrt_wfe_qual; + wire ds_cpu2_vimp_abrt_wfi_qual; + wire ds_cpu2_virq_wfe_qual; + wire ds_cpu2_virq_wfi_qual; + wire ds_cpu2_wfe_req; + wire ds_cpu2_wfi_req; + wire [2:0] ds_cpu3_cpuectlr_ret; + wire ds_cpu3_cpuectlr_smp; + wire ds_cpu3_fiq_wfe_qual; + wire ds_cpu3_fiq_wfi_qual; + wire ds_cpu3_flush; + wire [5:0] ds_cpu3_flush_type; + wire ds_cpu3_hcr_va; + wire ds_cpu3_hcr_vf; + wire ds_cpu3_hcr_vi; + wire ds_cpu3_ic_aa64naa32; + wire [4:0] ds_cpu3_ic_cpsr_mode; + wire ds_cpu3_ic_hcr_change; + wire ds_cpu3_ic_sample_spr; + wire ds_cpu3_ic_scr_change; + wire ds_cpu3_imp_abrt_wfe_qual; + wire ds_cpu3_imp_abrt_wfi_qual; + wire ds_cpu3_irq_wfe_qual; + wire ds_cpu3_irq_wfi_qual; + wire [8:0] ds_cpu3_l2_spr_addr; + wire ds_cpu3_l2_spr_dw; + wire ds_cpu3_l2_spr_en; + wire ds_cpu3_l2_spr_rd; + wire ds_cpu3_l2_spr_wr; + wire [63:0] ds_cpu3_l2_spr_wr_data; + wire ds_cpu3_reset_req; + wire ds_cpu3_sev_req; + wire ds_cpu3_sevl_req; + wire ds_cpu3_vfiq_wfe_qual; + wire ds_cpu3_vfiq_wfi_qual; + wire ds_cpu3_vimp_abrt_wfe_qual; + wire ds_cpu3_vimp_abrt_wfi_qual; + wire ds_cpu3_virq_wfe_qual; + wire ds_cpu3_virq_wfi_qual; + wire ds_cpu3_wfe_req; + wire ds_cpu3_wfi_req; + wire dt_cpu0_coredbg_in_reset_gclk; + wire [1:0] dt_cpu0_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu0_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu0_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu0_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu0_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu0_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu0_cti_trigoutack_7to4_gclk; + wire dt_cpu0_cti_trigoutack_bit1_gclk; + wire dt_cpu0_dbif_ack_gclk; + wire [14:2] dt_cpu0_dbif_addr_pclk; + wire dt_cpu0_dbif_err_gclk; + wire dt_cpu0_dbif_locked_pclk; + wire [31:0] dt_cpu0_dbif_rddata_gclk; + wire dt_cpu0_dbif_req_pclk; + wire [31:0] dt_cpu0_dbif_wrdata_pclk; + wire dt_cpu0_dbif_write_pclk; + wire dt_cpu0_edacr_frc_idleack_pclk; + wire dt_cpu0_edbgrq_pclk; + wire dt_cpu0_edecr_osuce_pclk; + wire dt_cpu0_edecr_rce_pclk; + wire dt_cpu0_edecr_ss_pclk; + wire dt_cpu0_edprcr_corepurq_pclk; + wire dt_cpu0_et_oslock_gclk; + wire dt_cpu0_halt_ack_gclk; + wire dt_cpu0_hlt_dbgevt_ok_gclk; + wire dt_cpu0_noclkstop_pclk; + wire dt_cpu0_os_double_lock_gclk; + wire dt_cpu0_pmusnapshot_ack_gclk; + wire dt_cpu0_pmusnapshot_req_pclk; + wire dt_cpu0_wfx_dbg_req_gclk; + wire dt_cpu0_wfx_wakeup_pclk; + wire dt_cpu1_coredbg_in_reset_gclk; + wire [1:0] dt_cpu1_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu1_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu1_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu1_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu1_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu1_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu1_cti_trigoutack_7to4_gclk; + wire dt_cpu1_cti_trigoutack_bit1_gclk; + wire dt_cpu1_dbif_ack_gclk; + wire [14:2] dt_cpu1_dbif_addr_pclk; + wire dt_cpu1_dbif_err_gclk; + wire dt_cpu1_dbif_locked_pclk; + wire [31:0] dt_cpu1_dbif_rddata_gclk; + wire dt_cpu1_dbif_req_pclk; + wire [31:0] dt_cpu1_dbif_wrdata_pclk; + wire dt_cpu1_dbif_write_pclk; + wire dt_cpu1_edacr_frc_idleack_pclk; + wire dt_cpu1_edbgrq_pclk; + wire dt_cpu1_edecr_osuce_pclk; + wire dt_cpu1_edecr_rce_pclk; + wire dt_cpu1_edecr_ss_pclk; + wire dt_cpu1_edprcr_corepurq_pclk; + wire dt_cpu1_et_oslock_gclk; + wire dt_cpu1_halt_ack_gclk; + wire dt_cpu1_hlt_dbgevt_ok_gclk; + wire dt_cpu1_noclkstop_pclk; + wire dt_cpu1_os_double_lock_gclk; + wire dt_cpu1_pmusnapshot_ack_gclk; + wire dt_cpu1_pmusnapshot_req_pclk; + wire dt_cpu1_wfx_dbg_req_gclk; + wire dt_cpu1_wfx_wakeup_pclk; + wire dt_cpu2_coredbg_in_reset_gclk; + wire [1:0] dt_cpu2_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu2_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu2_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu2_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu2_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu2_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu2_cti_trigoutack_7to4_gclk; + wire dt_cpu2_cti_trigoutack_bit1_gclk; + wire dt_cpu2_dbif_ack_gclk; + wire [14:2] dt_cpu2_dbif_addr_pclk; + wire dt_cpu2_dbif_err_gclk; + wire dt_cpu2_dbif_locked_pclk; + wire [31:0] dt_cpu2_dbif_rddata_gclk; + wire dt_cpu2_dbif_req_pclk; + wire [31:0] dt_cpu2_dbif_wrdata_pclk; + wire dt_cpu2_dbif_write_pclk; + wire dt_cpu2_edacr_frc_idleack_pclk; + wire dt_cpu2_edbgrq_pclk; + wire dt_cpu2_edecr_osuce_pclk; + wire dt_cpu2_edecr_rce_pclk; + wire dt_cpu2_edecr_ss_pclk; + wire dt_cpu2_edprcr_corepurq_pclk; + wire dt_cpu2_et_oslock_gclk; + wire dt_cpu2_halt_ack_gclk; + wire dt_cpu2_hlt_dbgevt_ok_gclk; + wire dt_cpu2_noclkstop_pclk; + wire dt_cpu2_os_double_lock_gclk; + wire dt_cpu2_pmusnapshot_ack_gclk; + wire dt_cpu2_pmusnapshot_req_pclk; + wire dt_cpu2_wfx_dbg_req_gclk; + wire dt_cpu2_wfx_wakeup_pclk; + wire dt_cpu3_coredbg_in_reset_gclk; + wire [1:0] dt_cpu3_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu3_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu3_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu3_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu3_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu3_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu3_cti_trigoutack_7to4_gclk; + wire dt_cpu3_cti_trigoutack_bit1_gclk; + wire dt_cpu3_dbif_ack_gclk; + wire [14:2] dt_cpu3_dbif_addr_pclk; + wire dt_cpu3_dbif_err_gclk; + wire dt_cpu3_dbif_locked_pclk; + wire [31:0] dt_cpu3_dbif_rddata_gclk; + wire dt_cpu3_dbif_req_pclk; + wire [31:0] dt_cpu3_dbif_wrdata_pclk; + wire dt_cpu3_dbif_write_pclk; + wire dt_cpu3_edacr_frc_idleack_pclk; + wire dt_cpu3_edbgrq_pclk; + wire dt_cpu3_edecr_osuce_pclk; + wire dt_cpu3_edecr_rce_pclk; + wire dt_cpu3_edecr_ss_pclk; + wire dt_cpu3_edprcr_corepurq_pclk; + wire dt_cpu3_et_oslock_gclk; + wire dt_cpu3_halt_ack_gclk; + wire dt_cpu3_hlt_dbgevt_ok_gclk; + wire dt_cpu3_noclkstop_pclk; + wire dt_cpu3_os_double_lock_gclk; + wire dt_cpu3_pmusnapshot_ack_gclk; + wire dt_cpu3_pmusnapshot_req_pclk; + wire dt_cpu3_wfx_dbg_req_gclk; + wire dt_cpu3_wfx_wakeup_pclk; + wire etclken_cpu0_i; + wire etclken_cpu1_i; + wire etclken_cpu2_i; + wire etclken_cpu3_i; + wire giccdisable_cpu0_o; + wire giccdisable_cpu1_o; + wire giccdisable_cpu2_o; + wire giccdisable_cpu3_o; + wire [`MAIA_CN:0] ic_block_eoi_sgi_wr; + wire [`MAIA_CN:0] ic_el_change_complete; + wire [`MAIA_CN:0] ic_hcr_change_complete; + wire [`MAIA_CN:0] ic_ich_el2_tall0; + wire [`MAIA_CN:0] ic_ich_el2_tall1; + wire [`MAIA_CN:0] ic_ich_el2_tc; + wire [`MAIA_CN:0] ic_nfiq; + wire [`MAIA_CN:0] ic_nirq; + wire [`MAIA_CN:0] ic_nsei; + wire [`MAIA_CN:0] ic_nvfiq; + wire [`MAIA_CN:0] ic_nvirq; + wire [`MAIA_CN:0] ic_nvsei; + wire [`MAIA_CN:0] ic_p_valid; + wire [`MAIA_CN:0] ic_sample_spr; + wire [`MAIA_CN:0] ic_scr_change_complete; + wire [`MAIA_CN:0] ic_sra_el1ns_en; + wire [`MAIA_CN:0] ic_sra_el1s_en; + wire [`MAIA_CN:0] ic_sra_el2_en; + wire [`MAIA_CN:0] ic_sra_el3_en; + wire [`MAIA_CN:0] ic_sre_el1ns_hyp_trap; + wire [`MAIA_CN:0] ic_sre_el1ns_mon_trap; + wire [`MAIA_CN:0] ic_sre_el1s_mon_trap; + wire [`MAIA_CN:0] ic_sre_el2_mon_trap; + wire l2_cpu0_arb_thrshld_timeout_en; + wire l2_cpu0_barrier_done; + wire l2_cpu0_blk_non_evict_wr; + wire l2_cpu0_ccb_dbg_req_c3; + wire [48:0] l2_cpu0_ccb_req_addr_c3; + wire [4:0] l2_cpu0_ccb_req_id_c3; + wire [23:0] l2_cpu0_ccb_req_info_c3; + wire [8:0] l2_cpu0_ccb_req_type_c3; + wire l2_cpu0_cfg_ecc_en; + wire [2:0] l2_cpu0_dbufid_r1; + wire [129:0] l2_cpu0_ddata_r2; + wire l2_cpu0_ddlb_ecc_err_r3; + wire l2_cpu0_dext_err_r2; + wire l2_cpu0_dext_err_type_r2; + wire l2_cpu0_disable_clean_evict_opt; + wire l2_cpu0_dlast_r1; + wire l2_cpu0_dsngl_ecc_err_r3; + wire [3:0] l2_cpu0_dsq_clr_id_q; + wire l2_cpu0_dsq_clr_vld_q; + wire [3:0] l2_cpu0_dsq_rd_buf_id; + wire [15:0] l2_cpu0_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu0_dsq_rd_data_q; + wire l2_cpu0_dsq_rd_en; + wire l2_cpu0_dsq_rd_en_x2; + wire l2_cpu0_dt_pmu_evt_en; + wire l2_cpu0_dvalid_r1; + wire l2_cpu0_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu0_flsh_if_rd_id_l4_dly; + wire l2_cpu0_flsh_if_rd_l4_dly; + wire l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu0_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu0_flsh_ls_rd_id_l4_dly; + wire l2_cpu0_flsh_ls_rd_l2_dly; + wire l2_cpu0_flsh_ls_rd_l4_dly; + wire l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu0_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu0_flsh_ls_wr_id_l4_dly; + wire l2_cpu0_flsh_ls_wr_l2_dly; + wire l2_cpu0_flsh_ls_wr_l4_dly; + wire l2_cpu0_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu0_ibufid_r1; + wire [15:0] l2_cpu0_ic_addr_arb_set; + wire l2_cpu0_ic_arb_fast; + wire l2_cpu0_ic_barrier_stall_q; + wire [43:18] l2_cpu0_ic_base; + wire [31:0] l2_cpu0_ic_data_arb_set; + wire [2:0] l2_cpu0_ic_elem_size_arb_set; + wire l2_cpu0_ic_excl_arb_set; + wire [2:0] l2_cpu0_ic_id_arb_set; + wire l2_cpu0_ic_ns_arb_set; + wire l2_cpu0_ic_vld_skid; + wire l2_cpu0_ic_write_arb_set; + wire [127:0] l2_cpu0_idata_r2; + wire l2_cpu0_idlb_ecc_err_r3; + wire l2_cpu0_idle_block_reqs_q; + wire l2_cpu0_idle_wakeup_q; + wire l2_cpu0_iext_err_r2; + wire l2_cpu0_iext_err_type_r2; + wire l2_cpu0_if_ccb_clken_c3; + wire l2_cpu0_if_ccb_req_c3; + wire l2_cpu0_if_ccb_resp; + wire [4:0] l2_cpu0_if_ccb_resp_id; + wire l2_cpu0_if_sync_done_q; + wire l2_cpu0_if_sync_req; + wire l2_cpu0_ifq_haz_pending; + wire l2_cpu0_isngl_ecc_err_r3; + wire l2_cpu0_ivalid_r1; + wire [1:0] l2_cpu0_l2_cache_size; + wire [5:0] l2_cpu0_lrq_haz_clr_id_dcd_q; + wire l2_cpu0_lrq_haz_pending; + wire l2_cpu0_ls_ccb_clken_c3; + wire l2_cpu0_ls_ccb_data_wr; + wire l2_cpu0_ls_ccb_req_c3; + wire l2_cpu0_ls_ccb_resp; + wire [4:0] l2_cpu0_ls_ccb_resp_id; + wire l2_cpu0_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu0_ls_rd_haz_id_arb_q; + wire l2_cpu0_ls_rd_haz_vld_arb_q; + wire l2_cpu0_ls_sync_req; + wire [4:0] l2_cpu0_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu0_ls_wr_data_w2a; + wire l2_cpu0_ls_wr_dirty_w2a; + wire l2_cpu0_ls_wr_err_w2a; + wire [2:0] l2_cpu0_ls_wr_haz_id_arb_q; + wire l2_cpu0_ls_wr_haz_vld_arb_q; + wire l2_cpu0_ls_wr_last_w2a; + wire l2_cpu0_ls_wr_req_w2a; + wire [2:0] l2_cpu0_ls_wr_type_w2a; + wire [12:0] l2_cpu0_mbist1_addr_b1; + wire l2_cpu0_mbist1_all_b1; + wire [3:0] l2_cpu0_mbist1_array_b1; + wire [7:0] l2_cpu0_mbist1_be_b1; + wire l2_cpu0_mbist1_en_b1; + wire l2_cpu0_mbist1_rd_en_b1; + wire l2_cpu0_mbist1_wr_en_b1; + wire l2_cpu0_no_intctrl; + wire l2_cpu0_pf_rd_vld_skid_popped; + wire l2_cpu0_pf_throttle_q; + wire [33:0] l2_cpu0_pmu_events; + wire [2:0] l2_cpu0_rbufid; + wire l2_cpu0_rd_aarch64_arb_set; + wire [44:0] l2_cpu0_rd_addr_arb_set; + wire l2_cpu0_rd_arb; + wire l2_cpu0_rd_arb_fast; + wire [15:8] l2_cpu0_rd_asid_arb_set; + wire l2_cpu0_rd_bypass_arb_set; + wire [2:0] l2_cpu0_rd_bypass_bufid_e5; + wire [2:0] l2_cpu0_rd_bypass_lrq_id_e5; + wire l2_cpu0_rd_bypass_req_can_e5; + wire l2_cpu0_rd_bypass_way_e5; + wire [2:0] l2_cpu0_rd_cache_attr_arb_set; + wire [2:0] l2_cpu0_rd_elem_size_arb_set; + wire l2_cpu0_rd_excl_arb_set; + wire [4:0] l2_cpu0_rd_id_arb_set; + wire [2:0] l2_cpu0_rd_lrq_id_arb_set; + wire [7:0] l2_cpu0_rd_page_attr_arb_set; + wire l2_cpu0_rd_prfm_arb_set; + wire l2_cpu0_rd_priv_arb_set; + wire l2_cpu0_rd_replayed_arb_set; + wire [1:0] l2_cpu0_rd_shared_arb_set; + wire [6:0] l2_cpu0_rd_type_arb_set; + wire l2_cpu0_rd_va48_arb_set; + wire l2_cpu0_rd_vld_skid; + wire l2_cpu0_rd_way_arb_set; + wire l2_cpu0_rexfail; + wire [1:0] l2_cpu0_rstate; + wire l2_cpu0_rvalid; + wire [2:0] l2_cpu0_spec_bufid; + wire l2_cpu0_spec_valid; + wire [63:0] l2_cpu0_spr_rd_data; + wire l2_cpu0_tbw_dbl_ecc_err; + wire [63:0] l2_cpu0_tbw_desc_data; + wire l2_cpu0_tbw_desc_vld; + wire l2_cpu0_tbw_ext_err; + wire l2_cpu0_tbw_ext_err_type; + wire l2_cpu0_tlb_ccb_clken_c3; + wire l2_cpu0_tlb_ccb_req_c3; + wire l2_cpu0_tlb_sync_complete; + wire l2_cpu0_tlb_sync_done_q; + wire l2_cpu0_tlb_sync_req; + wire l2_cpu0_trq_haz_pending; + wire l2_cpu0_tw_ccb_resp; + wire [4:0] l2_cpu0_tw_ccb_resp_id; + wire l2_cpu0_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu0_wr_addr_arb_set; + wire l2_cpu0_wr_arb; + wire l2_cpu0_wr_arb_fast; + wire [2:0] l2_cpu0_wr_cache_attr_arb_set; + wire [11:0] l2_cpu0_wr_cl_id_arb_set; + wire l2_cpu0_wr_clean_evict_arb_set; + wire [143:0] l2_cpu0_wr_data; + wire l2_cpu0_wr_data_stall; + wire l2_cpu0_wr_data_vld_x1_q; + wire l2_cpu0_wr_dirty_arb_set; + wire [2:0] l2_cpu0_wr_elem_size_arb_set; + wire l2_cpu0_wr_err_arb_set; + wire l2_cpu0_wr_evict_x1_q; + wire l2_cpu0_wr_ex_fail; + wire l2_cpu0_wr_ex_resp; + wire [3:0] l2_cpu0_wr_id_arb_set; + wire l2_cpu0_wr_last_arb_set; + wire [7:0] l2_cpu0_wr_page_attr_arb_set; + wire [3:0] l2_cpu0_wr_partial_dw_arb_set; + wire l2_cpu0_wr_priv_arb_set; + wire [1:0] l2_cpu0_wr_shared_arb_set; + wire [2:0] l2_cpu0_wr_type_arb_set; + wire l2_cpu0_wr_vld_skid; + wire l2_cpu0_wr_way_arb_set; + wire l2_cpu0_wrq_almost_full; + wire [15:0] l2_cpu0_wrq_haz_clr_id_dcd_q; + wire l2_cpu0_wrq_haz_pending; + wire l2_cpu1_arb_thrshld_timeout_en; + wire l2_cpu1_barrier_done; + wire l2_cpu1_blk_non_evict_wr; + wire l2_cpu1_ccb_dbg_req_c3; + wire [48:0] l2_cpu1_ccb_req_addr_c3; + wire [4:0] l2_cpu1_ccb_req_id_c3; + wire [23:0] l2_cpu1_ccb_req_info_c3; + wire [8:0] l2_cpu1_ccb_req_type_c3; + wire l2_cpu1_cfg_ecc_en; + wire [2:0] l2_cpu1_dbufid_r1; + wire [129:0] l2_cpu1_ddata_r2; + wire l2_cpu1_ddlb_ecc_err_r3; + wire l2_cpu1_dext_err_r2; + wire l2_cpu1_dext_err_type_r2; + wire l2_cpu1_disable_clean_evict_opt; + wire l2_cpu1_dlast_r1; + wire l2_cpu1_dsngl_ecc_err_r3; + wire [3:0] l2_cpu1_dsq_clr_id_q; + wire l2_cpu1_dsq_clr_vld_q; + wire [3:0] l2_cpu1_dsq_rd_buf_id; + wire [15:0] l2_cpu1_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu1_dsq_rd_data_q; + wire l2_cpu1_dsq_rd_en; + wire l2_cpu1_dsq_rd_en_x2; + wire l2_cpu1_dt_pmu_evt_en; + wire l2_cpu1_dvalid_r1; + wire l2_cpu1_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu1_flsh_if_rd_id_l4_dly; + wire l2_cpu1_flsh_if_rd_l4_dly; + wire l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu1_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu1_flsh_ls_rd_id_l4_dly; + wire l2_cpu1_flsh_ls_rd_l2_dly; + wire l2_cpu1_flsh_ls_rd_l4_dly; + wire l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu1_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu1_flsh_ls_wr_id_l4_dly; + wire l2_cpu1_flsh_ls_wr_l2_dly; + wire l2_cpu1_flsh_ls_wr_l4_dly; + wire l2_cpu1_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu1_ibufid_r1; + wire [15:0] l2_cpu1_ic_addr_arb_set; + wire l2_cpu1_ic_arb_fast; + wire l2_cpu1_ic_barrier_stall_q; + wire [43:18] l2_cpu1_ic_base; + wire [31:0] l2_cpu1_ic_data_arb_set; + wire [2:0] l2_cpu1_ic_elem_size_arb_set; + wire l2_cpu1_ic_excl_arb_set; + wire [2:0] l2_cpu1_ic_id_arb_set; + wire l2_cpu1_ic_ns_arb_set; + wire l2_cpu1_ic_vld_skid; + wire l2_cpu1_ic_write_arb_set; + wire [127:0] l2_cpu1_idata_r2; + wire l2_cpu1_idlb_ecc_err_r3; + wire l2_cpu1_idle_block_reqs_q; + wire l2_cpu1_idle_wakeup_q; + wire l2_cpu1_iext_err_r2; + wire l2_cpu1_iext_err_type_r2; + wire l2_cpu1_if_ccb_clken_c3; + wire l2_cpu1_if_ccb_req_c3; + wire l2_cpu1_if_ccb_resp; + wire [4:0] l2_cpu1_if_ccb_resp_id; + wire l2_cpu1_if_sync_done_q; + wire l2_cpu1_if_sync_req; + wire l2_cpu1_ifq_haz_pending; + wire l2_cpu1_isngl_ecc_err_r3; + wire l2_cpu1_ivalid_r1; + wire [1:0] l2_cpu1_l2_cache_size; + wire [5:0] l2_cpu1_lrq_haz_clr_id_dcd_q; + wire l2_cpu1_lrq_haz_pending; + wire l2_cpu1_ls_ccb_clken_c3; + wire l2_cpu1_ls_ccb_data_wr; + wire l2_cpu1_ls_ccb_req_c3; + wire l2_cpu1_ls_ccb_resp; + wire [4:0] l2_cpu1_ls_ccb_resp_id; + wire l2_cpu1_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu1_ls_rd_haz_id_arb_q; + wire l2_cpu1_ls_rd_haz_vld_arb_q; + wire l2_cpu1_ls_sync_req; + wire [4:0] l2_cpu1_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu1_ls_wr_data_w2a; + wire l2_cpu1_ls_wr_dirty_w2a; + wire l2_cpu1_ls_wr_err_w2a; + wire [2:0] l2_cpu1_ls_wr_haz_id_arb_q; + wire l2_cpu1_ls_wr_haz_vld_arb_q; + wire l2_cpu1_ls_wr_last_w2a; + wire l2_cpu1_ls_wr_req_w2a; + wire [2:0] l2_cpu1_ls_wr_type_w2a; + wire [12:0] l2_cpu1_mbist1_addr_b1; + wire l2_cpu1_mbist1_all_b1; + wire [3:0] l2_cpu1_mbist1_array_b1; + wire [7:0] l2_cpu1_mbist1_be_b1; + wire l2_cpu1_mbist1_en_b1; + wire l2_cpu1_mbist1_rd_en_b1; + wire l2_cpu1_mbist1_wr_en_b1; + wire l2_cpu1_no_intctrl; + wire l2_cpu1_pf_rd_vld_skid_popped; + wire l2_cpu1_pf_throttle_q; + wire [33:0] l2_cpu1_pmu_events; + wire [2:0] l2_cpu1_rbufid; + wire l2_cpu1_rd_aarch64_arb_set; + wire [44:0] l2_cpu1_rd_addr_arb_set; + wire l2_cpu1_rd_arb; + wire l2_cpu1_rd_arb_fast; + wire [15:8] l2_cpu1_rd_asid_arb_set; + wire l2_cpu1_rd_bypass_arb_set; + wire [2:0] l2_cpu1_rd_bypass_bufid_e5; + wire [2:0] l2_cpu1_rd_bypass_lrq_id_e5; + wire l2_cpu1_rd_bypass_req_can_e5; + wire l2_cpu1_rd_bypass_way_e5; + wire [2:0] l2_cpu1_rd_cache_attr_arb_set; + wire [2:0] l2_cpu1_rd_elem_size_arb_set; + wire l2_cpu1_rd_excl_arb_set; + wire [4:0] l2_cpu1_rd_id_arb_set; + wire [2:0] l2_cpu1_rd_lrq_id_arb_set; + wire [7:0] l2_cpu1_rd_page_attr_arb_set; + wire l2_cpu1_rd_prfm_arb_set; + wire l2_cpu1_rd_priv_arb_set; + wire l2_cpu1_rd_replayed_arb_set; + wire [1:0] l2_cpu1_rd_shared_arb_set; + wire [6:0] l2_cpu1_rd_type_arb_set; + wire l2_cpu1_rd_va48_arb_set; + wire l2_cpu1_rd_vld_skid; + wire l2_cpu1_rd_way_arb_set; + wire l2_cpu1_rexfail; + wire [1:0] l2_cpu1_rstate; + wire l2_cpu1_rvalid; + wire [2:0] l2_cpu1_spec_bufid; + wire l2_cpu1_spec_valid; + wire [63:0] l2_cpu1_spr_rd_data; + wire l2_cpu1_tbw_dbl_ecc_err; + wire [63:0] l2_cpu1_tbw_desc_data; + wire l2_cpu1_tbw_desc_vld; + wire l2_cpu1_tbw_ext_err; + wire l2_cpu1_tbw_ext_err_type; + wire l2_cpu1_tlb_ccb_clken_c3; + wire l2_cpu1_tlb_ccb_req_c3; + wire l2_cpu1_tlb_sync_complete; + wire l2_cpu1_tlb_sync_done_q; + wire l2_cpu1_tlb_sync_req; + wire l2_cpu1_trq_haz_pending; + wire l2_cpu1_tw_ccb_resp; + wire [4:0] l2_cpu1_tw_ccb_resp_id; + wire l2_cpu1_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu1_wr_addr_arb_set; + wire l2_cpu1_wr_arb; + wire l2_cpu1_wr_arb_fast; + wire [2:0] l2_cpu1_wr_cache_attr_arb_set; + wire [11:0] l2_cpu1_wr_cl_id_arb_set; + wire l2_cpu1_wr_clean_evict_arb_set; + wire [143:0] l2_cpu1_wr_data; + wire l2_cpu1_wr_data_stall; + wire l2_cpu1_wr_data_vld_x1_q; + wire l2_cpu1_wr_dirty_arb_set; + wire [2:0] l2_cpu1_wr_elem_size_arb_set; + wire l2_cpu1_wr_err_arb_set; + wire l2_cpu1_wr_evict_x1_q; + wire l2_cpu1_wr_ex_fail; + wire l2_cpu1_wr_ex_resp; + wire [3:0] l2_cpu1_wr_id_arb_set; + wire l2_cpu1_wr_last_arb_set; + wire [7:0] l2_cpu1_wr_page_attr_arb_set; + wire [3:0] l2_cpu1_wr_partial_dw_arb_set; + wire l2_cpu1_wr_priv_arb_set; + wire [1:0] l2_cpu1_wr_shared_arb_set; + wire [2:0] l2_cpu1_wr_type_arb_set; + wire l2_cpu1_wr_vld_skid; + wire l2_cpu1_wr_way_arb_set; + wire l2_cpu1_wrq_almost_full; + wire [15:0] l2_cpu1_wrq_haz_clr_id_dcd_q; + wire l2_cpu1_wrq_haz_pending; + wire l2_cpu2_arb_thrshld_timeout_en; + wire l2_cpu2_barrier_done; + wire l2_cpu2_blk_non_evict_wr; + wire l2_cpu2_ccb_dbg_req_c3; + wire [48:0] l2_cpu2_ccb_req_addr_c3; + wire [4:0] l2_cpu2_ccb_req_id_c3; + wire [23:0] l2_cpu2_ccb_req_info_c3; + wire [8:0] l2_cpu2_ccb_req_type_c3; + wire l2_cpu2_cfg_ecc_en; + wire [2:0] l2_cpu2_dbufid_r1; + wire [129:0] l2_cpu2_ddata_r2; + wire l2_cpu2_ddlb_ecc_err_r3; + wire l2_cpu2_dext_err_r2; + wire l2_cpu2_dext_err_type_r2; + wire l2_cpu2_disable_clean_evict_opt; + wire l2_cpu2_dlast_r1; + wire l2_cpu2_dsngl_ecc_err_r3; + wire [3:0] l2_cpu2_dsq_clr_id_q; + wire l2_cpu2_dsq_clr_vld_q; + wire [3:0] l2_cpu2_dsq_rd_buf_id; + wire [15:0] l2_cpu2_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu2_dsq_rd_data_q; + wire l2_cpu2_dsq_rd_en; + wire l2_cpu2_dsq_rd_en_x2; + wire l2_cpu2_dt_pmu_evt_en; + wire l2_cpu2_dvalid_r1; + wire l2_cpu2_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu2_flsh_if_rd_id_l4_dly; + wire l2_cpu2_flsh_if_rd_l4_dly; + wire l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu2_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu2_flsh_ls_rd_id_l4_dly; + wire l2_cpu2_flsh_ls_rd_l2_dly; + wire l2_cpu2_flsh_ls_rd_l4_dly; + wire l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu2_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu2_flsh_ls_wr_id_l4_dly; + wire l2_cpu2_flsh_ls_wr_l2_dly; + wire l2_cpu2_flsh_ls_wr_l4_dly; + wire l2_cpu2_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu2_ibufid_r1; + wire [15:0] l2_cpu2_ic_addr_arb_set; + wire l2_cpu2_ic_arb_fast; + wire l2_cpu2_ic_barrier_stall_q; + wire [43:18] l2_cpu2_ic_base; + wire [31:0] l2_cpu2_ic_data_arb_set; + wire [2:0] l2_cpu2_ic_elem_size_arb_set; + wire l2_cpu2_ic_excl_arb_set; + wire [2:0] l2_cpu2_ic_id_arb_set; + wire l2_cpu2_ic_ns_arb_set; + wire l2_cpu2_ic_vld_skid; + wire l2_cpu2_ic_write_arb_set; + wire [127:0] l2_cpu2_idata_r2; + wire l2_cpu2_idlb_ecc_err_r3; + wire l2_cpu2_idle_block_reqs_q; + wire l2_cpu2_idle_wakeup_q; + wire l2_cpu2_iext_err_r2; + wire l2_cpu2_iext_err_type_r2; + wire l2_cpu2_if_ccb_clken_c3; + wire l2_cpu2_if_ccb_req_c3; + wire l2_cpu2_if_ccb_resp; + wire [4:0] l2_cpu2_if_ccb_resp_id; + wire l2_cpu2_if_sync_done_q; + wire l2_cpu2_if_sync_req; + wire l2_cpu2_ifq_haz_pending; + wire l2_cpu2_isngl_ecc_err_r3; + wire l2_cpu2_ivalid_r1; + wire [1:0] l2_cpu2_l2_cache_size; + wire [5:0] l2_cpu2_lrq_haz_clr_id_dcd_q; + wire l2_cpu2_lrq_haz_pending; + wire l2_cpu2_ls_ccb_clken_c3; + wire l2_cpu2_ls_ccb_data_wr; + wire l2_cpu2_ls_ccb_req_c3; + wire l2_cpu2_ls_ccb_resp; + wire [4:0] l2_cpu2_ls_ccb_resp_id; + wire l2_cpu2_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu2_ls_rd_haz_id_arb_q; + wire l2_cpu2_ls_rd_haz_vld_arb_q; + wire l2_cpu2_ls_sync_req; + wire [4:0] l2_cpu2_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu2_ls_wr_data_w2a; + wire l2_cpu2_ls_wr_dirty_w2a; + wire l2_cpu2_ls_wr_err_w2a; + wire [2:0] l2_cpu2_ls_wr_haz_id_arb_q; + wire l2_cpu2_ls_wr_haz_vld_arb_q; + wire l2_cpu2_ls_wr_last_w2a; + wire l2_cpu2_ls_wr_req_w2a; + wire [2:0] l2_cpu2_ls_wr_type_w2a; + wire [12:0] l2_cpu2_mbist1_addr_b1; + wire l2_cpu2_mbist1_all_b1; + wire [3:0] l2_cpu2_mbist1_array_b1; + wire [7:0] l2_cpu2_mbist1_be_b1; + wire l2_cpu2_mbist1_en_b1; + wire l2_cpu2_mbist1_rd_en_b1; + wire l2_cpu2_mbist1_wr_en_b1; + wire l2_cpu2_no_intctrl; + wire l2_cpu2_pf_rd_vld_skid_popped; + wire l2_cpu2_pf_throttle_q; + wire [33:0] l2_cpu2_pmu_events; + wire [2:0] l2_cpu2_rbufid; + wire l2_cpu2_rd_aarch64_arb_set; + wire [44:0] l2_cpu2_rd_addr_arb_set; + wire l2_cpu2_rd_arb; + wire l2_cpu2_rd_arb_fast; + wire [15:8] l2_cpu2_rd_asid_arb_set; + wire l2_cpu2_rd_bypass_arb_set; + wire [2:0] l2_cpu2_rd_bypass_bufid_e5; + wire [2:0] l2_cpu2_rd_bypass_lrq_id_e5; + wire l2_cpu2_rd_bypass_req_can_e5; + wire l2_cpu2_rd_bypass_way_e5; + wire [2:0] l2_cpu2_rd_cache_attr_arb_set; + wire [2:0] l2_cpu2_rd_elem_size_arb_set; + wire l2_cpu2_rd_excl_arb_set; + wire [4:0] l2_cpu2_rd_id_arb_set; + wire [2:0] l2_cpu2_rd_lrq_id_arb_set; + wire [7:0] l2_cpu2_rd_page_attr_arb_set; + wire l2_cpu2_rd_prfm_arb_set; + wire l2_cpu2_rd_priv_arb_set; + wire l2_cpu2_rd_replayed_arb_set; + wire [1:0] l2_cpu2_rd_shared_arb_set; + wire [6:0] l2_cpu2_rd_type_arb_set; + wire l2_cpu2_rd_va48_arb_set; + wire l2_cpu2_rd_vld_skid; + wire l2_cpu2_rd_way_arb_set; + wire l2_cpu2_rexfail; + wire [1:0] l2_cpu2_rstate; + wire l2_cpu2_rvalid; + wire [2:0] l2_cpu2_spec_bufid; + wire l2_cpu2_spec_valid; + wire [63:0] l2_cpu2_spr_rd_data; + wire l2_cpu2_tbw_dbl_ecc_err; + wire [63:0] l2_cpu2_tbw_desc_data; + wire l2_cpu2_tbw_desc_vld; + wire l2_cpu2_tbw_ext_err; + wire l2_cpu2_tbw_ext_err_type; + wire l2_cpu2_tlb_ccb_clken_c3; + wire l2_cpu2_tlb_ccb_req_c3; + wire l2_cpu2_tlb_sync_complete; + wire l2_cpu2_tlb_sync_done_q; + wire l2_cpu2_tlb_sync_req; + wire l2_cpu2_trq_haz_pending; + wire l2_cpu2_tw_ccb_resp; + wire [4:0] l2_cpu2_tw_ccb_resp_id; + wire l2_cpu2_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu2_wr_addr_arb_set; + wire l2_cpu2_wr_arb; + wire l2_cpu2_wr_arb_fast; + wire [2:0] l2_cpu2_wr_cache_attr_arb_set; + wire [11:0] l2_cpu2_wr_cl_id_arb_set; + wire l2_cpu2_wr_clean_evict_arb_set; + wire [143:0] l2_cpu2_wr_data; + wire l2_cpu2_wr_data_stall; + wire l2_cpu2_wr_data_vld_x1_q; + wire l2_cpu2_wr_dirty_arb_set; + wire [2:0] l2_cpu2_wr_elem_size_arb_set; + wire l2_cpu2_wr_err_arb_set; + wire l2_cpu2_wr_evict_x1_q; + wire l2_cpu2_wr_ex_fail; + wire l2_cpu2_wr_ex_resp; + wire [3:0] l2_cpu2_wr_id_arb_set; + wire l2_cpu2_wr_last_arb_set; + wire [7:0] l2_cpu2_wr_page_attr_arb_set; + wire [3:0] l2_cpu2_wr_partial_dw_arb_set; + wire l2_cpu2_wr_priv_arb_set; + wire [1:0] l2_cpu2_wr_shared_arb_set; + wire [2:0] l2_cpu2_wr_type_arb_set; + wire l2_cpu2_wr_vld_skid; + wire l2_cpu2_wr_way_arb_set; + wire l2_cpu2_wrq_almost_full; + wire [15:0] l2_cpu2_wrq_haz_clr_id_dcd_q; + wire l2_cpu2_wrq_haz_pending; + wire l2_cpu3_arb_thrshld_timeout_en; + wire l2_cpu3_barrier_done; + wire l2_cpu3_blk_non_evict_wr; + wire l2_cpu3_ccb_dbg_req_c3; + wire [48:0] l2_cpu3_ccb_req_addr_c3; + wire [4:0] l2_cpu3_ccb_req_id_c3; + wire [23:0] l2_cpu3_ccb_req_info_c3; + wire [8:0] l2_cpu3_ccb_req_type_c3; + wire l2_cpu3_cfg_ecc_en; + wire [2:0] l2_cpu3_dbufid_r1; + wire [129:0] l2_cpu3_ddata_r2; + wire l2_cpu3_ddlb_ecc_err_r3; + wire l2_cpu3_dext_err_r2; + wire l2_cpu3_dext_err_type_r2; + wire l2_cpu3_disable_clean_evict_opt; + wire l2_cpu3_dlast_r1; + wire l2_cpu3_dsngl_ecc_err_r3; + wire [3:0] l2_cpu3_dsq_clr_id_q; + wire l2_cpu3_dsq_clr_vld_q; + wire [3:0] l2_cpu3_dsq_rd_buf_id; + wire [15:0] l2_cpu3_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu3_dsq_rd_data_q; + wire l2_cpu3_dsq_rd_en; + wire l2_cpu3_dsq_rd_en_x2; + wire l2_cpu3_dt_pmu_evt_en; + wire l2_cpu3_dvalid_r1; + wire l2_cpu3_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu3_flsh_if_rd_id_l4_dly; + wire l2_cpu3_flsh_if_rd_l4_dly; + wire l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu3_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu3_flsh_ls_rd_id_l4_dly; + wire l2_cpu3_flsh_ls_rd_l2_dly; + wire l2_cpu3_flsh_ls_rd_l4_dly; + wire l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu3_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu3_flsh_ls_wr_id_l4_dly; + wire l2_cpu3_flsh_ls_wr_l2_dly; + wire l2_cpu3_flsh_ls_wr_l4_dly; + wire l2_cpu3_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu3_ibufid_r1; + wire [15:0] l2_cpu3_ic_addr_arb_set; + wire l2_cpu3_ic_arb_fast; + wire l2_cpu3_ic_barrier_stall_q; + wire [43:18] l2_cpu3_ic_base; + wire [31:0] l2_cpu3_ic_data_arb_set; + wire [2:0] l2_cpu3_ic_elem_size_arb_set; + wire l2_cpu3_ic_excl_arb_set; + wire [2:0] l2_cpu3_ic_id_arb_set; + wire l2_cpu3_ic_ns_arb_set; + wire l2_cpu3_ic_vld_skid; + wire l2_cpu3_ic_write_arb_set; + wire [127:0] l2_cpu3_idata_r2; + wire l2_cpu3_idlb_ecc_err_r3; + wire l2_cpu3_idle_block_reqs_q; + wire l2_cpu3_idle_wakeup_q; + wire l2_cpu3_iext_err_r2; + wire l2_cpu3_iext_err_type_r2; + wire l2_cpu3_if_ccb_clken_c3; + wire l2_cpu3_if_ccb_req_c3; + wire l2_cpu3_if_ccb_resp; + wire [4:0] l2_cpu3_if_ccb_resp_id; + wire l2_cpu3_if_sync_done_q; + wire l2_cpu3_if_sync_req; + wire l2_cpu3_ifq_haz_pending; + wire l2_cpu3_isngl_ecc_err_r3; + wire l2_cpu3_ivalid_r1; + wire [1:0] l2_cpu3_l2_cache_size; + wire [5:0] l2_cpu3_lrq_haz_clr_id_dcd_q; + wire l2_cpu3_lrq_haz_pending; + wire l2_cpu3_ls_ccb_clken_c3; + wire l2_cpu3_ls_ccb_data_wr; + wire l2_cpu3_ls_ccb_req_c3; + wire l2_cpu3_ls_ccb_resp; + wire [4:0] l2_cpu3_ls_ccb_resp_id; + wire l2_cpu3_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu3_ls_rd_haz_id_arb_q; + wire l2_cpu3_ls_rd_haz_vld_arb_q; + wire l2_cpu3_ls_sync_req; + wire [4:0] l2_cpu3_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu3_ls_wr_data_w2a; + wire l2_cpu3_ls_wr_dirty_w2a; + wire l2_cpu3_ls_wr_err_w2a; + wire [2:0] l2_cpu3_ls_wr_haz_id_arb_q; + wire l2_cpu3_ls_wr_haz_vld_arb_q; + wire l2_cpu3_ls_wr_last_w2a; + wire l2_cpu3_ls_wr_req_w2a; + wire [2:0] l2_cpu3_ls_wr_type_w2a; + wire [12:0] l2_cpu3_mbist1_addr_b1; + wire l2_cpu3_mbist1_all_b1; + wire [3:0] l2_cpu3_mbist1_array_b1; + wire [7:0] l2_cpu3_mbist1_be_b1; + wire l2_cpu3_mbist1_en_b1; + wire l2_cpu3_mbist1_rd_en_b1; + wire l2_cpu3_mbist1_wr_en_b1; + wire l2_cpu3_no_intctrl; + wire l2_cpu3_pf_rd_vld_skid_popped; + wire l2_cpu3_pf_throttle_q; + wire [33:0] l2_cpu3_pmu_events; + wire [2:0] l2_cpu3_rbufid; + wire l2_cpu3_rd_aarch64_arb_set; + wire [44:0] l2_cpu3_rd_addr_arb_set; + wire l2_cpu3_rd_arb; + wire l2_cpu3_rd_arb_fast; + wire [15:8] l2_cpu3_rd_asid_arb_set; + wire l2_cpu3_rd_bypass_arb_set; + wire [2:0] l2_cpu3_rd_bypass_bufid_e5; + wire [2:0] l2_cpu3_rd_bypass_lrq_id_e5; + wire l2_cpu3_rd_bypass_req_can_e5; + wire l2_cpu3_rd_bypass_way_e5; + wire [2:0] l2_cpu3_rd_cache_attr_arb_set; + wire [2:0] l2_cpu3_rd_elem_size_arb_set; + wire l2_cpu3_rd_excl_arb_set; + wire [4:0] l2_cpu3_rd_id_arb_set; + wire [2:0] l2_cpu3_rd_lrq_id_arb_set; + wire [7:0] l2_cpu3_rd_page_attr_arb_set; + wire l2_cpu3_rd_prfm_arb_set; + wire l2_cpu3_rd_priv_arb_set; + wire l2_cpu3_rd_replayed_arb_set; + wire [1:0] l2_cpu3_rd_shared_arb_set; + wire [6:0] l2_cpu3_rd_type_arb_set; + wire l2_cpu3_rd_va48_arb_set; + wire l2_cpu3_rd_vld_skid; + wire l2_cpu3_rd_way_arb_set; + wire l2_cpu3_rexfail; + wire [1:0] l2_cpu3_rstate; + wire l2_cpu3_rvalid; + wire [2:0] l2_cpu3_spec_bufid; + wire l2_cpu3_spec_valid; + wire [63:0] l2_cpu3_spr_rd_data; + wire l2_cpu3_tbw_dbl_ecc_err; + wire [63:0] l2_cpu3_tbw_desc_data; + wire l2_cpu3_tbw_desc_vld; + wire l2_cpu3_tbw_ext_err; + wire l2_cpu3_tbw_ext_err_type; + wire l2_cpu3_tlb_ccb_clken_c3; + wire l2_cpu3_tlb_ccb_req_c3; + wire l2_cpu3_tlb_sync_complete; + wire l2_cpu3_tlb_sync_done_q; + wire l2_cpu3_tlb_sync_req; + wire l2_cpu3_trq_haz_pending; + wire l2_cpu3_tw_ccb_resp; + wire [4:0] l2_cpu3_tw_ccb_resp_id; + wire l2_cpu3_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu3_wr_addr_arb_set; + wire l2_cpu3_wr_arb; + wire l2_cpu3_wr_arb_fast; + wire [2:0] l2_cpu3_wr_cache_attr_arb_set; + wire [11:0] l2_cpu3_wr_cl_id_arb_set; + wire l2_cpu3_wr_clean_evict_arb_set; + wire [143:0] l2_cpu3_wr_data; + wire l2_cpu3_wr_data_stall; + wire l2_cpu3_wr_data_vld_x1_q; + wire l2_cpu3_wr_dirty_arb_set; + wire [2:0] l2_cpu3_wr_elem_size_arb_set; + wire l2_cpu3_wr_err_arb_set; + wire l2_cpu3_wr_evict_x1_q; + wire l2_cpu3_wr_ex_fail; + wire l2_cpu3_wr_ex_resp; + wire [3:0] l2_cpu3_wr_id_arb_set; + wire l2_cpu3_wr_last_arb_set; + wire [7:0] l2_cpu3_wr_page_attr_arb_set; + wire [3:0] l2_cpu3_wr_partial_dw_arb_set; + wire l2_cpu3_wr_priv_arb_set; + wire [1:0] l2_cpu3_wr_shared_arb_set; + wire [2:0] l2_cpu3_wr_type_arb_set; + wire l2_cpu3_wr_vld_skid; + wire l2_cpu3_wr_way_arb_set; + wire l2_cpu3_wrq_almost_full; + wire [15:0] l2_cpu3_wrq_haz_clr_id_dcd_q; + wire l2_cpu3_wrq_haz_pending; + wire [2:0] l2_tbnk0_cpu0_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu0_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu0_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu0_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu1_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu1_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu1_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu1_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu2_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu2_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu2_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu2_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu3_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu3_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu3_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu3_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu0_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu0_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu0_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu0_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu1_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu1_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu1_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu1_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu2_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu2_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu2_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu2_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu3_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu3_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu3_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu3_wrq_clr_l4_dly2_q; + wire ls_cpu0_clrexmon; + wire ls_cpu0_imp_abort_containable; + wire ls_cpu0_imp_abort_dec; + wire ls_cpu0_imp_abort_ecc; + wire ls_cpu0_imp_abort_slv; + wire ls_cpu0_raw_eae_nonsec; + wire ls_cpu0_raw_eae_secure; + wire ls_cpu1_clrexmon; + wire ls_cpu1_imp_abort_containable; + wire ls_cpu1_imp_abort_dec; + wire ls_cpu1_imp_abort_ecc; + wire ls_cpu1_imp_abort_slv; + wire ls_cpu1_raw_eae_nonsec; + wire ls_cpu1_raw_eae_secure; + wire ls_cpu2_clrexmon; + wire ls_cpu2_imp_abort_containable; + wire ls_cpu2_imp_abort_dec; + wire ls_cpu2_imp_abort_ecc; + wire ls_cpu2_imp_abort_slv; + wire ls_cpu2_raw_eae_nonsec; + wire ls_cpu2_raw_eae_secure; + wire ls_cpu3_clrexmon; + wire ls_cpu3_imp_abort_containable; + wire ls_cpu3_imp_abort_dec; + wire ls_cpu3_imp_abort_ecc; + wire ls_cpu3_imp_abort_slv; + wire ls_cpu3_raw_eae_nonsec; + wire ls_cpu3_raw_eae_secure; + wire ncommirq_cpu0_i; + wire ncommirq_cpu1_i; + wire ncommirq_cpu2_i; + wire ncommirq_cpu3_i; + wire ncorereset_cpu0_o; + wire ncorereset_cpu1_o; + wire ncorereset_cpu2_o; + wire ncorereset_cpu3_o; + wire ncpuporeset_cpu0_o; + wire ncpuporeset_cpu1_o; + wire ncpuporeset_cpu2_o; + wire ncpuporeset_cpu3_o; + wire niden_cpu0_o; + wire niden_cpu1_o; + wire niden_cpu2_o; + wire niden_cpu3_o; + wire nmbistreset_cpu0_o; + wire nmbistreset_cpu1_o; + wire nmbistreset_cpu2_o; + wire nmbistreset_cpu3_o; + wire npmuirq_cpu0_i; + wire npmuirq_cpu1_i; + wire npmuirq_cpu2_i; + wire npmuirq_cpu3_i; + wire pm_export_cpu0_i; + wire pm_export_cpu1_i; + wire pm_export_cpu2_i; + wire pm_export_cpu3_i; + wire [24:0] pmuevent_cpu0_i; + wire [24:0] pmuevent_cpu1_i; + wire [24:0] pmuevent_cpu2_i; + wire [24:0] pmuevent_cpu3_i; + wire [43:2] rvbaraddr_cpu0_o; + wire [43:2] rvbaraddr_cpu1_o; + wire [43:2] rvbaraddr_cpu2_o; + wire [43:2] rvbaraddr_cpu3_o; + wire spiden_cpu0_o; + wire spiden_cpu1_o; + wire spiden_cpu2_o; + wire spiden_cpu3_o; + wire spniden_cpu0_o; + wire spniden_cpu1_o; + wire spniden_cpu2_o; + wire spniden_cpu3_o; + wire syncreqm_cpu0_o; + wire syncreqm_cpu1_o; + wire syncreqm_cpu2_o; + wire syncreqm_cpu3_o; + wire [1:0] tm_cpu0_cnthctl_kernel; + wire [3:0] tm_cpu0_cntkctl_usr; + wire [1:0] tm_cpu1_cnthctl_kernel; + wire [3:0] tm_cpu1_cntkctl_usr; + wire [1:0] tm_cpu2_cnthctl_kernel; + wire [3:0] tm_cpu2_cntkctl_usr; + wire [1:0] tm_cpu3_cnthctl_kernel; + wire [3:0] tm_cpu3_cntkctl_usr; + wire [63:0] tsvalueb_cpu0_o; + wire [63:0] tsvalueb_cpu1_o; + wire [63:0] tsvalueb_cpu2_o; + wire [63:0] tsvalueb_cpu3_o; + wire vinithi_cpu0_o; + wire vinithi_cpu1_o; + wire vinithi_cpu2_o; + wire vinithi_cpu3_o; + + maia_cpu ucpu0( // outputs + .afreadym_cpu (afreadym_cpu0_i), + .atbytesm_cpu (atbytesm_cpu0_i[1:0]), + .atdatam_cpu (atdatam_cpu0_i[31:0]), + .atidm_cpu (atidm_cpu0_i[6:0]), + .atvalidm_cpu (atvalidm_cpu0_i), + .commrx_cpu (commrx_cpu0_i), + .commtx_cpu (commtx_cpu0_i), + .dbgack_cpu (dbgack_cpu0_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu0_i), + .dbgrstreq_cpu (dbgrstreq_cpu0_i), + .ds_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_flush (ds_cpu0_flush), + .ds_flush_type (ds_cpu0_flush_type[5:0]), + .ds_hcr_va (ds_cpu0_hcr_va), + .ds_hcr_vf (ds_cpu0_hcr_vf), + .ds_hcr_vi (ds_cpu0_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu0_reset_req), + .ds_sev_req (ds_cpu0_sev_req), + .ds_sevl_req (ds_cpu0_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_wfe_req (ds_cpu0_wfe_req), + .ds_wfi_req (ds_cpu0_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu0_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu0_clrexmon), + .ls_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu0_i), + .npmuirq_cpu (npmuirq_cpu0_i), + .pm_export_cpu (pm_export_cpu0_i), + .pmuevent_cpu (pmuevent_cpu0_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu0_o), + .afvalidm_cpu (afvalidm_cpu0_o), + .atclken_cpu (atclken_cpu0_o), + .atreadym_cpu (atreadym_cpu0_o), + .cfgend_cpu (cfgend_cpu0_o), + .cfgte_cpu (cfgte_cpu0_o), + .ck_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_event_reg (ck_cpu0_event_reg), + .ck_gclkt (ck_gclkt[0]), + .ck_wfe_ack (ck_cpu0_wfe_ack), + .ck_wfi_ack (ck_cpu0_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu0_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu0_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu0_o), + .cpuid (cpuid_cpu0_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu0_o), + .dbgen_cpu (dbgen_cpu0_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu0_o), + .dbgromaddr_cpu (dbgromaddr_cpu0_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu0_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu0_o), + .dftramhold_cpu (dftramhold_cpu0_o), + .dftrstdisable_cpu (dftrstdisable_cpu0_o), + .dftse_cpu (dftse_cpu0_o), + .dt_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu0_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[0]), + .ic_el_change_complete (ic_el_change_complete[0]), + .ic_hcr_change_complete (ic_hcr_change_complete[0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[0]), + .ic_ich_el2_tc (ic_ich_el2_tc[0]), + .ic_nfiq (ic_nfiq[0]), + .ic_nirq (ic_nirq[0]), + .ic_nsei (ic_nsei[0]), + .ic_nvfiq (ic_nvfiq[0]), + .ic_nvirq (ic_nvirq[0]), + .ic_nvsei (ic_nvsei[0]), + .ic_p_valid (ic_p_valid[0]), + .ic_sample_spr (ic_sample_spr[0]), + .ic_scr_change_complete (ic_scr_change_complete[0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[0]), + .ic_sra_el1s_en (ic_sra_el1s_en[0]), + .ic_sra_el2_en (ic_sra_el2_en[0]), + .ic_sra_el3_en (ic_sra_el3_en[0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[0]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu0_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu0_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu0_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu0_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu0_rexfail), + .l2_cpu_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu0_rvalid), + .l2_cpu_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu0_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu0_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu0_o), + .ncpuporeset_cpu (ncpuporeset_cpu0_o), + .niden_cpu (niden_cpu0_o), + .nmbistreset_cpu (nmbistreset_cpu0_o), + .rvbaraddr_cpu (rvbaraddr_cpu0_o[43:2]), + .spiden_cpu (spiden_cpu0_o), + .spniden_cpu (spniden_cpu0_o), + .syncreqm_cpu (syncreqm_cpu0_o), + .tm_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu0_o[63:0]), + .vinithi_cpu (vinithi_cpu0_o) + ); // ucpu0 + + maia_cpu ucpu1( // outputs + .afreadym_cpu (afreadym_cpu1_i), + .atbytesm_cpu (atbytesm_cpu1_i[1:0]), + .atdatam_cpu (atdatam_cpu1_i[31:0]), + .atidm_cpu (atidm_cpu1_i[6:0]), + .atvalidm_cpu (atvalidm_cpu1_i), + .commrx_cpu (commrx_cpu1_i), + .commtx_cpu (commtx_cpu1_i), + .dbgack_cpu (dbgack_cpu1_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu1_i), + .dbgrstreq_cpu (dbgrstreq_cpu1_i), + .ds_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_flush (ds_cpu1_flush), + .ds_flush_type (ds_cpu1_flush_type[5:0]), + .ds_hcr_va (ds_cpu1_hcr_va), + .ds_hcr_vf (ds_cpu1_hcr_vf), + .ds_hcr_vi (ds_cpu1_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu1_reset_req), + .ds_sev_req (ds_cpu1_sev_req), + .ds_sevl_req (ds_cpu1_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_wfe_req (ds_cpu1_wfe_req), + .ds_wfi_req (ds_cpu1_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu1_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu1_clrexmon), + .ls_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu1_i), + .npmuirq_cpu (npmuirq_cpu1_i), + .pm_export_cpu (pm_export_cpu1_i), + .pmuevent_cpu (pmuevent_cpu1_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu1_o), + .afvalidm_cpu (afvalidm_cpu1_o), + .atclken_cpu (atclken_cpu1_o), + .atreadym_cpu (atreadym_cpu1_o), + .cfgend_cpu (cfgend_cpu1_o), + .cfgte_cpu (cfgte_cpu1_o), + .ck_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_event_reg (ck_cpu1_event_reg), + .ck_gclkt (ck_gclkt[1]), + .ck_wfe_ack (ck_cpu1_wfe_ack), + .ck_wfi_ack (ck_cpu1_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu1_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu1_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu1_o), + .cpuid (cpuid_cpu1_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu1_o), + .dbgen_cpu (dbgen_cpu1_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu1_o), + .dbgromaddr_cpu (dbgromaddr_cpu1_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu1_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu1_o), + .dftramhold_cpu (dftramhold_cpu1_o), + .dftrstdisable_cpu (dftrstdisable_cpu1_o), + .dftse_cpu (dftse_cpu1_o), + .dt_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu1_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[1]), + .ic_el_change_complete (ic_el_change_complete[1]), + .ic_hcr_change_complete (ic_hcr_change_complete[1]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[1]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[1]), + .ic_ich_el2_tc (ic_ich_el2_tc[1]), + .ic_nfiq (ic_nfiq[1]), + .ic_nirq (ic_nirq[1]), + .ic_nsei (ic_nsei[1]), + .ic_nvfiq (ic_nvfiq[1]), + .ic_nvirq (ic_nvirq[1]), + .ic_nvsei (ic_nvsei[1]), + .ic_p_valid (ic_p_valid[1]), + .ic_sample_spr (ic_sample_spr[1]), + .ic_scr_change_complete (ic_scr_change_complete[1]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[1]), + .ic_sra_el1s_en (ic_sra_el1s_en[1]), + .ic_sra_el2_en (ic_sra_el2_en[1]), + .ic_sra_el3_en (ic_sra_el3_en[1]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[1]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[1]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[1]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[1]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu1_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu1_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu1_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu1_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu1_rexfail), + .l2_cpu_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu1_rvalid), + .l2_cpu_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu1_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu1_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu1_o), + .ncpuporeset_cpu (ncpuporeset_cpu1_o), + .niden_cpu (niden_cpu1_o), + .nmbistreset_cpu (nmbistreset_cpu1_o), + .rvbaraddr_cpu (rvbaraddr_cpu1_o[43:2]), + .spiden_cpu (spiden_cpu1_o), + .spniden_cpu (spniden_cpu1_o), + .syncreqm_cpu (syncreqm_cpu1_o), + .tm_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu1_o[63:0]), + .vinithi_cpu (vinithi_cpu1_o) + ); // ucpu1 + + maia_cpu ucpu2( // outputs + .afreadym_cpu (afreadym_cpu2_i), + .atbytesm_cpu (atbytesm_cpu2_i[1:0]), + .atdatam_cpu (atdatam_cpu2_i[31:0]), + .atidm_cpu (atidm_cpu2_i[6:0]), + .atvalidm_cpu (atvalidm_cpu2_i), + .commrx_cpu (commrx_cpu2_i), + .commtx_cpu (commtx_cpu2_i), + .dbgack_cpu (dbgack_cpu2_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu2_i), + .dbgrstreq_cpu (dbgrstreq_cpu2_i), + .ds_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_flush (ds_cpu2_flush), + .ds_flush_type (ds_cpu2_flush_type[5:0]), + .ds_hcr_va (ds_cpu2_hcr_va), + .ds_hcr_vf (ds_cpu2_hcr_vf), + .ds_hcr_vi (ds_cpu2_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu2_reset_req), + .ds_sev_req (ds_cpu2_sev_req), + .ds_sevl_req (ds_cpu2_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_wfe_req (ds_cpu2_wfe_req), + .ds_wfi_req (ds_cpu2_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu2_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu2_clrexmon), + .ls_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu2_i), + .npmuirq_cpu (npmuirq_cpu2_i), + .pm_export_cpu (pm_export_cpu2_i), + .pmuevent_cpu (pmuevent_cpu2_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu2_o), + .afvalidm_cpu (afvalidm_cpu2_o), + .atclken_cpu (atclken_cpu2_o), + .atreadym_cpu (atreadym_cpu2_o), + .cfgend_cpu (cfgend_cpu2_o), + .cfgte_cpu (cfgte_cpu2_o), + .ck_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_event_reg (ck_cpu2_event_reg), + .ck_gclkt (ck_gclkt[2]), + .ck_wfe_ack (ck_cpu2_wfe_ack), + .ck_wfi_ack (ck_cpu2_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu2_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu2_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu2_o), + .cpuid (cpuid_cpu2_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu2_o), + .dbgen_cpu (dbgen_cpu2_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu2_o), + .dbgromaddr_cpu (dbgromaddr_cpu2_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu2_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu2_o), + .dftramhold_cpu (dftramhold_cpu2_o), + .dftrstdisable_cpu (dftrstdisable_cpu2_o), + .dftse_cpu (dftse_cpu2_o), + .dt_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu2_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[2]), + .ic_el_change_complete (ic_el_change_complete[2]), + .ic_hcr_change_complete (ic_hcr_change_complete[2]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[2]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[2]), + .ic_ich_el2_tc (ic_ich_el2_tc[2]), + .ic_nfiq (ic_nfiq[2]), + .ic_nirq (ic_nirq[2]), + .ic_nsei (ic_nsei[2]), + .ic_nvfiq (ic_nvfiq[2]), + .ic_nvirq (ic_nvirq[2]), + .ic_nvsei (ic_nvsei[2]), + .ic_p_valid (ic_p_valid[2]), + .ic_sample_spr (ic_sample_spr[2]), + .ic_scr_change_complete (ic_scr_change_complete[2]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[2]), + .ic_sra_el1s_en (ic_sra_el1s_en[2]), + .ic_sra_el2_en (ic_sra_el2_en[2]), + .ic_sra_el3_en (ic_sra_el3_en[2]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[2]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[2]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[2]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[2]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu2_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu2_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu2_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu2_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu2_rexfail), + .l2_cpu_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu2_rvalid), + .l2_cpu_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu2_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu2_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu2_o), + .ncpuporeset_cpu (ncpuporeset_cpu2_o), + .niden_cpu (niden_cpu2_o), + .nmbistreset_cpu (nmbistreset_cpu2_o), + .rvbaraddr_cpu (rvbaraddr_cpu2_o[43:2]), + .spiden_cpu (spiden_cpu2_o), + .spniden_cpu (spniden_cpu2_o), + .syncreqm_cpu (syncreqm_cpu2_o), + .tm_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu2_o[63:0]), + .vinithi_cpu (vinithi_cpu2_o) + ); // ucpu2 + + maia_cpu ucpu3( // outputs + .afreadym_cpu (afreadym_cpu3_i), + .atbytesm_cpu (atbytesm_cpu3_i[1:0]), + .atdatam_cpu (atdatam_cpu3_i[31:0]), + .atidm_cpu (atidm_cpu3_i[6:0]), + .atvalidm_cpu (atvalidm_cpu3_i), + .commrx_cpu (commrx_cpu3_i), + .commtx_cpu (commtx_cpu3_i), + .dbgack_cpu (dbgack_cpu3_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu (dbgrstreq_cpu3_i), + .ds_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_flush (ds_cpu3_flush), + .ds_flush_type (ds_cpu3_flush_type[5:0]), + .ds_hcr_va (ds_cpu3_hcr_va), + .ds_hcr_vf (ds_cpu3_hcr_vf), + .ds_hcr_vi (ds_cpu3_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_ic_scr_change (ds_cpu3_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu3_reset_req), + .ds_sev_req (ds_cpu3_sev_req), + .ds_sevl_req (ds_cpu3_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_wfe_req (ds_cpu3_wfe_req), + .ds_wfi_req (ds_cpu3_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu3_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu3_clrexmon), + .ls_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu3_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu3_i), + .npmuirq_cpu (npmuirq_cpu3_i), + .pm_export_cpu (pm_export_cpu3_i), + .pmuevent_cpu (pmuevent_cpu3_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu3_o), + .afvalidm_cpu (afvalidm_cpu3_o), + .atclken_cpu (atclken_cpu3_o), + .atreadym_cpu (atreadym_cpu3_o), + .cfgend_cpu (cfgend_cpu3_o), + .cfgte_cpu (cfgte_cpu3_o), + .ck_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_event_reg (ck_cpu3_event_reg), + .ck_gclkt (ck_gclkt[3]), + .ck_wfe_ack (ck_cpu3_wfe_ack), + .ck_wfi_ack (ck_cpu3_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu3_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu3_o), + .cpuid (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu3_o), + .dbgen_cpu (dbgen_cpu3_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu3_o), + .dbgromaddr_cpu (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu3_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu3_o), + .dftramhold_cpu (dftramhold_cpu3_o), + .dftrstdisable_cpu (dftrstdisable_cpu3_o), + .dftse_cpu (dftse_cpu3_o), + .dt_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu3_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[3]), + .ic_el_change_complete (ic_el_change_complete[3]), + .ic_hcr_change_complete (ic_hcr_change_complete[3]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[3]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[3]), + .ic_ich_el2_tc (ic_ich_el2_tc[3]), + .ic_nfiq (ic_nfiq[3]), + .ic_nirq (ic_nirq[3]), + .ic_nsei (ic_nsei[3]), + .ic_nvfiq (ic_nvfiq[3]), + .ic_nvirq (ic_nvirq[3]), + .ic_nvsei (ic_nvsei[3]), + .ic_p_valid (ic_p_valid[3]), + .ic_sample_spr (ic_sample_spr[3]), + .ic_scr_change_complete (ic_scr_change_complete[3]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[3]), + .ic_sra_el1s_en (ic_sra_el1s_en[3]), + .ic_sra_el2_en (ic_sra_el2_en[3]), + .ic_sra_el3_en (ic_sra_el3_en[3]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[3]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[3]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[3]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[3]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu3_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu3_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu3_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu3_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu3_rexfail), + .l2_cpu_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu3_rvalid), + .l2_cpu_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu3_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu3_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu3_o), + .ncpuporeset_cpu (ncpuporeset_cpu3_o), + .niden_cpu (niden_cpu3_o), + .nmbistreset_cpu (nmbistreset_cpu3_o), + .rvbaraddr_cpu (rvbaraddr_cpu3_o[43:2]), + .spiden_cpu (spiden_cpu3_o), + .spniden_cpu (spniden_cpu3_o), + .syncreqm_cpu (syncreqm_cpu3_o), + .tm_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu3_o[63:0]), + .vinithi_cpu (vinithi_cpu3_o) + ); // ucpu3 + + maia_noncpu_feq28 unoncpu( // outputs + .ACREADYM (ACREADYM), + .AFREADYM0 (AFREADYM0), + .AFREADYM1 (AFREADYM1), + .AFREADYM2 (AFREADYM2), + .AFREADYM3 (AFREADYM3), + .ARADDRM (ARADDRM[43:0]), + .ARBARM (ARBARM[1:0]), + .ARBURSTM (ARBURSTM[1:0]), + .ARCACHEM (ARCACHEM[3:0]), + .ARDOMAINM (ARDOMAINM[1:0]), + .ARIDM (ARIDM[6:0]), + .ARLENM (ARLENM[7:0]), + .ARLOCKM (ARLOCKM), + .ARPROTM (ARPROTM[2:0]), + .ARREADYS (ARREADYS), + .ARSIZEM (ARSIZEM[2:0]), + .ARSNOOPM (ARSNOOPM[3:0]), + .ARVALIDM (ARVALIDM), + .ATBYTESM0 (ATBYTESM0[1:0]), + .ATBYTESM1 (ATBYTESM1[1:0]), + .ATBYTESM2 (ATBYTESM2[1:0]), + .ATBYTESM3 (ATBYTESM3[1:0]), + .ATDATAM0 (ATDATAM0[31:0]), + .ATDATAM1 (ATDATAM1[31:0]), + .ATDATAM2 (ATDATAM2[31:0]), + .ATDATAM3 (ATDATAM3[31:0]), + .ATIDM0 (ATIDM0[6:0]), + .ATIDM1 (ATIDM1[6:0]), + .ATIDM2 (ATIDM2[6:0]), + .ATIDM3 (ATIDM3[6:0]), + .ATVALIDM0 (ATVALIDM0), + .ATVALIDM1 (ATVALIDM1), + .ATVALIDM2 (ATVALIDM2), + .ATVALIDM3 (ATVALIDM3), + .AWADDRM (AWADDRM[43:0]), + .AWBARM (AWBARM[1:0]), + .AWBURSTM (AWBURSTM[1:0]), + .AWCACHEM (AWCACHEM[3:0]), + .AWDOMAINM (AWDOMAINM[1:0]), + .AWIDM (AWIDM[6:0]), + .AWLENM (AWLENM[7:0]), + .AWLOCKM (AWLOCKM), + .AWPROTM (AWPROTM[2:0]), + .AWREADYS (AWREADYS), + .AWSIZEM (AWSIZEM[2:0]), + .AWSNOOPM (AWSNOOPM[2:0]), + .AWUNIQUEM (AWUNIQUEM), + .AWVALIDM (AWVALIDM), + .BIDS (BIDS[4:0]), + .BREADYM (BREADYM), + .BRESPS (BRESPS[1:0]), + .BVALIDS (BVALIDS), + .CDDATAM (CDDATAM[127:0]), + .CDLASTM (CDLASTM), + .CDVALIDM (CDVALIDM), + .CLREXMONACK (CLREXMONACK), + .COMMRX (COMMRX[`MAIA_CN:0]), + .COMMTX (COMMTX[`MAIA_CN:0]), + .CPUQACCEPTn (CPUQACCEPTn[`MAIA_CN:0]), + .CPUQACTIVE (CPUQACTIVE[`MAIA_CN:0]), + .CPUQDENY (CPUQDENY[`MAIA_CN:0]), + .CRRESPM (CRRESPM[4:0]), + .CRVALIDM (CRVALIDM), + .CTICHINACK (CTICHINACK[3:0]), + .CTICHOUT (CTICHOUT[3:0]), + .CTIIRQ (CTIIRQ[`MAIA_CN:0]), + .DBGACK (DBGACK[`MAIA_CN:0]), + .DBGNOPWRDWN (DBGNOPWRDWN[`MAIA_CN:0]), + .DBGPWRUPREQ (DBGPWRUPREQ[`MAIA_CN:0]), + .DBGRSTREQ (DBGRSTREQ[`MAIA_CN:0]), + .EVENTO (EVENTO), + .ICCTDATA (ICCTDATA[15:0]), + .ICCTID (ICCTID[1:0]), + .ICCTLAST (ICCTLAST), + .ICCTVALID (ICCTVALID), + .ICDTREADY (ICDTREADY), + .L2FLUSHDONE (L2FLUSHDONE), + .L2QACCEPTn (L2QACCEPTn), + .L2QACTIVE (L2QACTIVE), + .L2QDENY (L2QDENY), + .PMUEVENT0 (PMUEVENT0[24:0]), + .PMUEVENT1 (PMUEVENT1[24:0]), + .PMUEVENT2 (PMUEVENT2[24:0]), + .PMUEVENT3 (PMUEVENT3[24:0]), + .PMUSNAPSHOTACK (PMUSNAPSHOTACK[`MAIA_CN:0]), + .PRDATADBG (PRDATADBG[31:0]), + .PREADYDBG (PREADYDBG), + .PSLVERRDBG (PSLVERRDBG), + .RACKM (RACKM), + .RDATAS (RDATAS[127:0]), + .RDMEMATTR (RDMEMATTR[7:0]), + .RIDS (RIDS[4:0]), + .RLASTS (RLASTS), + .RREADYM (RREADYM), + .RRESPS (RRESPS[1:0]), + .RVALIDS (RVALIDS), + .SMPEN (SMPEN[`MAIA_CN:0]), + .STANDBYWFE (STANDBYWFE[`MAIA_CN:0]), + .STANDBYWFI (STANDBYWFI[`MAIA_CN:0]), + .STANDBYWFIL2 (STANDBYWFIL2), + .WACKM (WACKM), + .WARMRSTREQ (WARMRSTREQ[`MAIA_CN:0]), + .WDATAM (WDATAM[127:0]), + .WIDM (WIDM[6:0]), + .WLASTM (WLASTM), + .WREADYS (WREADYS), + .WRMEMATTR (WRMEMATTR[7:0]), + .WSTRBM (WSTRBM[15:0]), + .WVALIDM (WVALIDM), + .aa64naa32_cpu0_o (aa64naa32_cpu0_o), + .aa64naa32_cpu1_o (aa64naa32_cpu1_o), + .aa64naa32_cpu2_o (aa64naa32_cpu2_o), + .aa64naa32_cpu3_o (aa64naa32_cpu3_o), + .afvalidm_cpu0_o (afvalidm_cpu0_o), + .afvalidm_cpu1_o (afvalidm_cpu1_o), + .afvalidm_cpu2_o (afvalidm_cpu2_o), + .afvalidm_cpu3_o (afvalidm_cpu3_o), + .atclken_cpu0_o (atclken_cpu0_o), + .atclken_cpu1_o (atclken_cpu1_o), + .atclken_cpu2_o (atclken_cpu2_o), + .atclken_cpu3_o (atclken_cpu3_o), + .atreadym_cpu0_o (atreadym_cpu0_o), + .atreadym_cpu1_o (atreadym_cpu1_o), + .atreadym_cpu2_o (atreadym_cpu2_o), + .atreadym_cpu3_o (atreadym_cpu3_o), + .cfgend_cpu0_o (cfgend_cpu0_o), + .cfgend_cpu1_o (cfgend_cpu1_o), + .cfgend_cpu2_o (cfgend_cpu2_o), + .cfgend_cpu3_o (cfgend_cpu3_o), + .cfgte_cpu0_o (cfgte_cpu0_o), + .cfgte_cpu1_o (cfgte_cpu1_o), + .cfgte_cpu2_o (cfgte_cpu2_o), + .cfgte_cpu3_o (cfgte_cpu3_o), + .ck_cpu0_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_cpu0_event_reg (ck_cpu0_event_reg), + .ck_cpu0_wfe_ack (ck_cpu0_wfe_ack), + .ck_cpu0_wfi_ack (ck_cpu0_wfi_ack), + .ck_cpu1_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_cpu1_event_reg (ck_cpu1_event_reg), + .ck_cpu1_wfe_ack (ck_cpu1_wfe_ack), + .ck_cpu1_wfi_ack (ck_cpu1_wfi_ack), + .ck_cpu2_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_cpu2_event_reg (ck_cpu2_event_reg), + .ck_cpu2_wfe_ack (ck_cpu2_wfe_ack), + .ck_cpu2_wfi_ack (ck_cpu2_wfi_ack), + .ck_cpu3_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_cpu3_event_reg (ck_cpu3_event_reg), + .ck_cpu3_wfe_ack (ck_cpu3_wfe_ack), + .ck_cpu3_wfi_ack (ck_cpu3_wfi_ack), + .ck_gclkt (ck_gclkt[`MAIA_CN:0]), + .clusteridaff1_cpu0_o (clusteridaff1_cpu0_o[7:0]), + .clusteridaff1_cpu1_o (clusteridaff1_cpu1_o[7:0]), + .clusteridaff1_cpu2_o (clusteridaff1_cpu2_o[7:0]), + .clusteridaff1_cpu3_o (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu0_o (clusteridaff2_cpu0_o[7:0]), + .clusteridaff2_cpu1_o (clusteridaff2_cpu1_o[7:0]), + .clusteridaff2_cpu2_o (clusteridaff2_cpu2_o[7:0]), + .clusteridaff2_cpu3_o (clusteridaff2_cpu3_o[7:0]), + .cp15sdisable_cpu0_o (cp15sdisable_cpu0_o), + .cp15sdisable_cpu1_o (cp15sdisable_cpu1_o), + .cp15sdisable_cpu2_o (cp15sdisable_cpu2_o), + .cp15sdisable_cpu3_o (cp15sdisable_cpu3_o), + .cpuid_cpu0_o (cpuid_cpu0_o[1:0]), + .cpuid_cpu1_o (cpuid_cpu1_o[1:0]), + .cpuid_cpu2_o (cpuid_cpu2_o[1:0]), + .cpuid_cpu3_o (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu0_o (cryptodisable_cpu0_o), + .cryptodisable_cpu1_o (cryptodisable_cpu1_o), + .cryptodisable_cpu2_o (cryptodisable_cpu2_o), + .cryptodisable_cpu3_o (cryptodisable_cpu3_o), + .dbgen_cpu0_o (dbgen_cpu0_o), + .dbgen_cpu1_o (dbgen_cpu1_o), + .dbgen_cpu2_o (dbgen_cpu2_o), + .dbgen_cpu3_o (dbgen_cpu3_o), + .dbgl1rstdisable_cpu0_o (dbgl1rstdisable_cpu0_o), + .dbgl1rstdisable_cpu1_o (dbgl1rstdisable_cpu1_o), + .dbgl1rstdisable_cpu2_o (dbgl1rstdisable_cpu2_o), + .dbgl1rstdisable_cpu3_o (dbgl1rstdisable_cpu3_o), + .dbgromaddr_cpu0_o (dbgromaddr_cpu0_o[43:12]), + .dbgromaddr_cpu1_o (dbgromaddr_cpu1_o[43:12]), + .dbgromaddr_cpu2_o (dbgromaddr_cpu2_o[43:12]), + .dbgromaddr_cpu3_o (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu0_o (dbgromaddrv_cpu0_o), + .dbgromaddrv_cpu1_o (dbgromaddrv_cpu1_o), + .dbgromaddrv_cpu2_o (dbgromaddrv_cpu2_o), + .dbgromaddrv_cpu3_o (dbgromaddrv_cpu3_o), + .dftcrclkdisable_cpu0_o (dftcrclkdisable_cpu0_o), + .dftcrclkdisable_cpu1_o (dftcrclkdisable_cpu1_o), + .dftcrclkdisable_cpu2_o (dftcrclkdisable_cpu2_o), + .dftcrclkdisable_cpu3_o (dftcrclkdisable_cpu3_o), + .dftramhold_cpu0_o (dftramhold_cpu0_o), + .dftramhold_cpu1_o (dftramhold_cpu1_o), + .dftramhold_cpu2_o (dftramhold_cpu2_o), + .dftramhold_cpu3_o (dftramhold_cpu3_o), + .dftrstdisable_cpu0_o (dftrstdisable_cpu0_o), + .dftrstdisable_cpu1_o (dftrstdisable_cpu1_o), + .dftrstdisable_cpu2_o (dftrstdisable_cpu2_o), + .dftrstdisable_cpu3_o (dftrstdisable_cpu3_o), + .dftse_cpu0_o (dftse_cpu0_o), + .dftse_cpu1_o (dftse_cpu1_o), + .dftse_cpu2_o (dftse_cpu2_o), + .dftse_cpu3_o (dftse_cpu3_o), + .dt_cpu0_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cpu0_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cpu0_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cpu0_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_cpu0_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_cpu0_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_cpu0_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_cpu0_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_cpu0_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_cpu0_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_cpu0_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_cpu0_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_cpu0_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_cpu0_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_cpu0_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_cpu0_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_cpu0_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cpu1_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cpu1_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cpu1_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_cpu1_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_cpu1_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_cpu1_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_cpu1_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_cpu1_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_cpu1_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_cpu1_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_cpu1_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_cpu1_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_cpu1_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_cpu1_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_cpu1_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_cpu1_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cpu2_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cpu2_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cpu2_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_cpu2_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_cpu2_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_cpu2_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_cpu2_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_cpu2_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_cpu2_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_cpu2_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_cpu2_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_cpu2_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_cpu2_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_cpu2_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_cpu2_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_cpu2_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cpu3_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cpu3_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cpu3_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_cpu3_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_cpu3_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_cpu3_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_cpu3_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_cpu3_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_cpu3_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_cpu3_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_cpu3_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_cpu3_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_cpu3_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_cpu3_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_cpu3_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_cpu3_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .giccdisable_cpu0_o (giccdisable_cpu0_o), + .giccdisable_cpu1_o (giccdisable_cpu1_o), + .giccdisable_cpu2_o (giccdisable_cpu2_o), + .giccdisable_cpu3_o (giccdisable_cpu3_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[`MAIA_CN:0]), + .ic_el_change_complete (ic_el_change_complete[`MAIA_CN:0]), + .ic_hcr_change_complete (ic_hcr_change_complete[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq[`MAIA_CN:0]), + .ic_nirq (ic_nirq[`MAIA_CN:0]), + .ic_nsei (ic_nsei[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei[`MAIA_CN:0]), + .ic_p_valid (ic_p_valid[`MAIA_CN:0]), + .ic_sample_spr (ic_sample_spr[`MAIA_CN:0]), + .ic_scr_change_complete (ic_scr_change_complete[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[`MAIA_CN:0]), + .l2_cpu0_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu0_barrier_done (l2_cpu0_barrier_done), + .l2_cpu0_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu0_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu0_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu0_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu0_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu0_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu0_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu0_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu0_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu0_ddbl_ecc_err_r3 (l2_cpu0_ddlb_ecc_err_r3), + .l2_cpu0_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu0_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu0_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu0_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu0_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu0_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu0_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu0_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu0_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu0_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu0_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu0_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu0_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu0_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu0_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu0_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu0_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu0_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu0_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu0_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu0_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu0_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu0_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu0_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu0_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu0_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu0_idbl_ecc_err_r3 (l2_cpu0_idlb_ecc_err_r3), + .l2_cpu0_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu0_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu0_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu0_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu0_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu0_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu0_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu0_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu0_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu0_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu0_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu0_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu0_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu0_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu0_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu0_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu0_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu0_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu0_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu0_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu0_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu0_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu0_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu0_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu0_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu0_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu0_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu0_rd_arb (l2_cpu0_rd_arb), + .l2_cpu0_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu0_rexfail (l2_cpu0_rexfail), + .l2_cpu0_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu0_rvalid (l2_cpu0_rvalid), + .l2_cpu0_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu0_spec_valid (l2_cpu0_spec_valid), + .l2_cpu0_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu0_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu0_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu0_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu0_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu0_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu0_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu0_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu0_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu0_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu0_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu0_wr_arb (l2_cpu0_wr_arb), + .l2_cpu0_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu0_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu0_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu0_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu0_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_cpu1_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu1_barrier_done (l2_cpu1_barrier_done), + .l2_cpu1_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu1_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu1_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu1_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu1_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu1_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu1_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu1_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu1_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu1_ddbl_ecc_err_r3 (l2_cpu1_ddlb_ecc_err_r3), + .l2_cpu1_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu1_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu1_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu1_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu1_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu1_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu1_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu1_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu1_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu1_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu1_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu1_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu1_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu1_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu1_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu1_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu1_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu1_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu1_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu1_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu1_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu1_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu1_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu1_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu1_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu1_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu1_idbl_ecc_err_r3 (l2_cpu1_idlb_ecc_err_r3), + .l2_cpu1_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu1_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu1_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu1_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu1_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu1_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu1_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu1_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu1_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu1_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu1_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu1_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu1_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu1_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu1_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu1_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu1_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu1_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu1_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu1_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu1_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu1_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu1_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu1_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu1_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu1_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu1_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu1_rd_arb (l2_cpu1_rd_arb), + .l2_cpu1_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu1_rexfail (l2_cpu1_rexfail), + .l2_cpu1_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu1_rvalid (l2_cpu1_rvalid), + .l2_cpu1_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu1_spec_valid (l2_cpu1_spec_valid), + .l2_cpu1_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu1_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu1_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu1_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu1_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu1_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu1_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu1_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu1_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu1_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu1_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu1_wr_arb (l2_cpu1_wr_arb), + .l2_cpu1_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu1_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu1_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu1_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu1_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_cpu2_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu2_barrier_done (l2_cpu2_barrier_done), + .l2_cpu2_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu2_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu2_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu2_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu2_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu2_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu2_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu2_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu2_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu2_ddbl_ecc_err_r3 (l2_cpu2_ddlb_ecc_err_r3), + .l2_cpu2_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu2_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu2_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu2_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu2_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu2_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu2_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu2_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu2_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu2_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu2_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu2_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu2_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu2_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu2_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu2_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu2_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu2_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu2_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu2_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu2_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu2_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu2_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu2_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu2_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu2_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu2_idbl_ecc_err_r3 (l2_cpu2_idlb_ecc_err_r3), + .l2_cpu2_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu2_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu2_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu2_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu2_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu2_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu2_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu2_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu2_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu2_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu2_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu2_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu2_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu2_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu2_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu2_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu2_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu2_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu2_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu2_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu2_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu2_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu2_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu2_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu2_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu2_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu2_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu2_rd_arb (l2_cpu2_rd_arb), + .l2_cpu2_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu2_rexfail (l2_cpu2_rexfail), + .l2_cpu2_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu2_rvalid (l2_cpu2_rvalid), + .l2_cpu2_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu2_spec_valid (l2_cpu2_spec_valid), + .l2_cpu2_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu2_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu2_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu2_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu2_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu2_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu2_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu2_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu2_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu2_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu2_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu2_wr_arb (l2_cpu2_wr_arb), + .l2_cpu2_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu2_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu2_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu2_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu2_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_cpu3_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu3_barrier_done (l2_cpu3_barrier_done), + .l2_cpu3_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu3_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu3_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu3_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu3_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu3_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu3_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu3_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu3_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu3_ddbl_ecc_err_r3 (l2_cpu3_ddlb_ecc_err_r3), + .l2_cpu3_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu3_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu3_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu3_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu3_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu3_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu3_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu3_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu3_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu3_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu3_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu3_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu3_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu3_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu3_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu3_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu3_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu3_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu3_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu3_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu3_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu3_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu3_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu3_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu3_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu3_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu3_idbl_ecc_err_r3 (l2_cpu3_idlb_ecc_err_r3), + .l2_cpu3_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu3_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu3_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu3_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu3_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu3_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu3_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu3_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu3_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu3_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu3_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu3_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu3_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu3_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu3_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu3_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu3_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu3_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu3_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu3_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu3_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu3_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu3_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu3_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu3_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu3_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu3_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu3_rd_arb (l2_cpu3_rd_arb), + .l2_cpu3_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu3_rexfail (l2_cpu3_rexfail), + .l2_cpu3_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu3_rvalid (l2_cpu3_rvalid), + .l2_cpu3_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu3_spec_valid (l2_cpu3_spec_valid), + .l2_cpu3_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu3_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu3_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu3_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu3_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu3_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu3_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu3_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu3_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu3_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu3_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu3_wr_arb (l2_cpu3_wr_arb), + .l2_cpu3_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu3_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu3_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu3_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu3_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_tbnk0_cpu0_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu0_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu0_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu0_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu1_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu1_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu1_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu1_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu2_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu2_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu2_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu2_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu3_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu3_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu3_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu3_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu0_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu0_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu0_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu0_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu1_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu1_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu1_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu1_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu2_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu2_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu2_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu2_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu3_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu3_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu3_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu3_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .nCNTHPIRQ (nCNTHPIRQ[`MAIA_CN:0]), + .nCNTPNSIRQ (nCNTPNSIRQ[`MAIA_CN:0]), + .nCNTPSIRQ (nCNTPSIRQ[`MAIA_CN:0]), + .nCNTVIRQ (nCNTVIRQ[`MAIA_CN:0]), + .nCOMMIRQ (nCOMMIRQ[`MAIA_CN:0]), + .nEXTERRIRQ (nEXTERRIRQ), + .nINTERRIRQ (nINTERRIRQ), + .nPMUIRQ (nPMUIRQ[`MAIA_CN:0]), + .nVCPUMNTIRQ (nVCPUMNTIRQ[`MAIA_CN:0]), + .ncorereset_cpu0_o (ncorereset_cpu0_o), + .ncorereset_cpu1_o (ncorereset_cpu1_o), + .ncorereset_cpu2_o (ncorereset_cpu2_o), + .ncorereset_cpu3_o (ncorereset_cpu3_o), + .ncpuporeset_cpu0_o (ncpuporeset_cpu0_o), + .ncpuporeset_cpu1_o (ncpuporeset_cpu1_o), + .ncpuporeset_cpu2_o (ncpuporeset_cpu2_o), + .ncpuporeset_cpu3_o (ncpuporeset_cpu3_o), + .niden_cpu0_o (niden_cpu0_o), + .niden_cpu1_o (niden_cpu1_o), + .niden_cpu2_o (niden_cpu2_o), + .niden_cpu3_o (niden_cpu3_o), + .nmbistreset_cpu0_o (nmbistreset_cpu0_o), + .nmbistreset_cpu1_o (nmbistreset_cpu1_o), + .nmbistreset_cpu2_o (nmbistreset_cpu2_o), + .nmbistreset_cpu3_o (nmbistreset_cpu3_o), + .rvbaraddr_cpu0_o (rvbaraddr_cpu0_o[43:2]), + .rvbaraddr_cpu1_o (rvbaraddr_cpu1_o[43:2]), + .rvbaraddr_cpu2_o (rvbaraddr_cpu2_o[43:2]), + .rvbaraddr_cpu3_o (rvbaraddr_cpu3_o[43:2]), + .spiden_cpu0_o (spiden_cpu0_o), + .spiden_cpu1_o (spiden_cpu1_o), + .spiden_cpu2_o (spiden_cpu2_o), + .spiden_cpu3_o (spiden_cpu3_o), + .spniden_cpu0_o (spniden_cpu0_o), + .spniden_cpu1_o (spniden_cpu1_o), + .spniden_cpu2_o (spniden_cpu2_o), + .spniden_cpu3_o (spniden_cpu3_o), + .syncreqm_cpu0_o (syncreqm_cpu0_o), + .syncreqm_cpu1_o (syncreqm_cpu1_o), + .syncreqm_cpu2_o (syncreqm_cpu2_o), + .syncreqm_cpu3_o (syncreqm_cpu3_o), + .tm_cpu0_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cpu0_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tm_cpu1_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cpu1_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tm_cpu2_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cpu2_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tm_cpu3_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cpu3_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tsvalueb_cpu0_o (tsvalueb_cpu0_o[63:0]), + .tsvalueb_cpu1_o (tsvalueb_cpu1_o[63:0]), + .tsvalueb_cpu2_o (tsvalueb_cpu2_o[63:0]), + .tsvalueb_cpu3_o (tsvalueb_cpu3_o[63:0]), + .vinithi_cpu0_o (vinithi_cpu0_o), + .vinithi_cpu1_o (vinithi_cpu1_o), + .vinithi_cpu2_o (vinithi_cpu2_o), + .vinithi_cpu3_o (vinithi_cpu3_o), + + // inputs + .AA64nAA32 (AA64nAA32[`MAIA_CN:0]), + .ACADDRM (ACADDRM[43:0]), + .ACINACTM (ACINACTM), + .ACLKENM (ACLKENM), + .ACLKENS (ACLKENS), + .ACPROTM (ACPROTM[2:0]), + .ACSNOOPM (ACSNOOPM[3:0]), + .ACVALIDM (ACVALIDM), + .AFVALIDM0 (AFVALIDM0), + .AFVALIDM1 (AFVALIDM1), + .AFVALIDM2 (AFVALIDM2), + .AFVALIDM3 (AFVALIDM3), + .AINACTS (AINACTS), + .ARADDRS (ARADDRS[43:0]), + .ARCACHES (ARCACHES[3:0]), + .ARIDS (ARIDS[4:0]), + .ARLENS (ARLENS[7:0]), + .ARPROTS (ARPROTS[2:0]), + .ARREADYM (ARREADYM), + .ARUSERS (ARUSERS[1:0]), + .ARVALIDS (ARVALIDS), + .ATCLKEN (ATCLKEN), + .ATREADYM0 (ATREADYM0), + .ATREADYM1 (ATREADYM1), + .ATREADYM2 (ATREADYM2), + .ATREADYM3 (ATREADYM3), + .AWADDRS (AWADDRS[43:0]), + .AWCACHES (AWCACHES[3:0]), + .AWIDS (AWIDS[4:0]), + .AWLENS (AWLENS[7:0]), + .AWPROTS (AWPROTS[2:0]), + .AWREADYM (AWREADYM), + .AWUSERS (AWUSERS[1:0]), + .AWVALIDS (AWVALIDS), + .BIDM (BIDM[6:0]), + .BREADYS (BREADYS), + .BRESPM (BRESPM[1:0]), + .BROADCASTCACHEMAINT (BROADCASTCACHEMAINT), + .BROADCASTINNER (BROADCASTINNER), + .BROADCASTOUTER (BROADCASTOUTER), + .BVALIDM (BVALIDM), + .CDREADYM (CDREADYM), + .CFGEND (CFGEND[`MAIA_CN:0]), + .CFGTE (CFGTE[`MAIA_CN:0]), + .CIHSBYPASS (CIHSBYPASS[3:0]), + .CISBYPASS (CISBYPASS), + .CLK (CLK), + .CLKEN (CLKEN), + .CLREXMONREQ (CLREXMONREQ), + .CLUSTERIDAFF1 (CLUSTERIDAFF1[7:0]), + .CLUSTERIDAFF2 (CLUSTERIDAFF2[7:0]), + .CNTCLKEN (CNTCLKEN), + .CNTVALUEB (CNTVALUEB[63:0]), + .CP15SDISABLE (CP15SDISABLE[`MAIA_CN:0]), + .CPUQREQn (CPUQREQn[`MAIA_CN:0]), + .CRREADYM (CRREADYM), + .CRYPTODISABLE (CRYPTODISABLE[`MAIA_CN:0]), + .CTICHIN (CTICHIN[3:0]), + .CTICHOUTACK (CTICHOUTACK[3:0]), + .CTIIRQACK (CTIIRQACK[`MAIA_CN:0]), + .DBGEN (DBGEN[`MAIA_CN:0]), + .DBGL1RSTDISABLE (DBGL1RSTDISABLE), + .DBGPWRDUP (DBGPWRDUP[`MAIA_CN:0]), + .DBGROMADDR (DBGROMADDR[43:12]), + .DBGROMADDRV (DBGROMADDRV), + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTCRCLKDISABLE (DFTCRCLKDISABLE[`MAIA_CN:0]), + .DFTL2CLKDISABLE (DFTL2CLKDISABLE), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .EDBGRQ (EDBGRQ[`MAIA_CN:0]), + .EVENTI (EVENTI), + .GICCDISABLE (GICCDISABLE), + .ICCTREADY (ICCTREADY), + .ICDTDATA (ICDTDATA[15:0]), + .ICDTDEST (ICDTDEST[1:0]), + .ICDTLAST (ICDTLAST), + .ICDTVALID (ICDTVALID), + .L2FLUSHREQ (L2FLUSHREQ), + .L2QREQn (L2QREQn), + .L2RSTDISABLE (L2RSTDISABLE), + .MBISTREQ (MBISTREQ), + .NIDEN (NIDEN[`MAIA_CN:0]), + .PADDRDBG (PADDRDBG[21:2]), + .PADDRDBG31 (PADDRDBG31), + .PCLKDBG (PCLKDBG), + .PCLKENDBG (PCLKENDBG), + .PENABLEDBG (PENABLEDBG), + .PERIPHBASE (PERIPHBASE[43:18]), + .PMUSNAPSHOTREQ (PMUSNAPSHOTREQ[`MAIA_CN:0]), + .PSELDBG (PSELDBG), + .PWDATADBG (PWDATADBG[31:0]), + .PWRITEDBG (PWRITEDBG), + .RDATAM (RDATAM[127:0]), + .RIDM (RIDM[6:0]), + .RLASTM (RLASTM), + .RREADYS (RREADYS), + .RRESPM (RRESPM[3:0]), + .RVALIDM (RVALIDM), + .RVBARADDR0 (RVBARADDR0[43:2]), + .RVBARADDR1 (RVBARADDR1[43:2]), + .RVBARADDR2 (RVBARADDR2[43:2]), + .RVBARADDR3 (RVBARADDR3[43:2]), + .SPIDEN (SPIDEN[`MAIA_CN:0]), + .SPNIDEN (SPNIDEN[`MAIA_CN:0]), + .SYNCREQM0 (SYNCREQM0), + .SYNCREQM1 (SYNCREQM1), + .SYNCREQM2 (SYNCREQM2), + .SYNCREQM3 (SYNCREQM3), + .SYSBARDISABLE (SYSBARDISABLE), + .TSVALUEB (TSVALUEB[63:0]), + .VINITHI (VINITHI[`MAIA_CN:0]), + .WDATAS (WDATAS[127:0]), + .WLASTS (WLASTS), + .WREADYM (WREADYM), + .WSTRBS (WSTRBS[15:0]), + .WVALIDS (WVALIDS), + .afreadym_cpu0_i (afreadym_cpu0_i), + .afreadym_cpu1_i (afreadym_cpu1_i), + .afreadym_cpu2_i (afreadym_cpu2_i), + .afreadym_cpu3_i (afreadym_cpu3_i), + .atbytesm_cpu0_i (atbytesm_cpu0_i[1:0]), + .atbytesm_cpu1_i (atbytesm_cpu1_i[1:0]), + .atbytesm_cpu2_i (atbytesm_cpu2_i[1:0]), + .atbytesm_cpu3_i (atbytesm_cpu3_i[1:0]), + .atdatam_cpu0_i (atdatam_cpu0_i[31:0]), + .atdatam_cpu1_i (atdatam_cpu1_i[31:0]), + .atdatam_cpu2_i (atdatam_cpu2_i[31:0]), + .atdatam_cpu3_i (atdatam_cpu3_i[31:0]), + .atidm_cpu0_i (atidm_cpu0_i[6:0]), + .atidm_cpu1_i (atidm_cpu1_i[6:0]), + .atidm_cpu2_i (atidm_cpu2_i[6:0]), + .atidm_cpu3_i (atidm_cpu3_i[6:0]), + .atvalidm_cpu0_i (atvalidm_cpu0_i), + .atvalidm_cpu1_i (atvalidm_cpu1_i), + .atvalidm_cpu2_i (atvalidm_cpu2_i), + .atvalidm_cpu3_i (atvalidm_cpu3_i), + .commrx_cpu0_i (commrx_cpu0_i), + .commrx_cpu1_i (commrx_cpu1_i), + .commrx_cpu2_i (commrx_cpu2_i), + .commrx_cpu3_i (commrx_cpu3_i), + .commtx_cpu0_i (commtx_cpu0_i), + .commtx_cpu1_i (commtx_cpu1_i), + .commtx_cpu2_i (commtx_cpu2_i), + .commtx_cpu3_i (commtx_cpu3_i), + .dbgack_cpu0_i (dbgack_cpu0_i), + .dbgack_cpu1_i (dbgack_cpu1_i), + .dbgack_cpu2_i (dbgack_cpu2_i), + .dbgack_cpu3_i (dbgack_cpu3_i), + .dbgnopwrdwn_cpu0_i (dbgnopwrdwn_cpu0_i), + .dbgnopwrdwn_cpu1_i (dbgnopwrdwn_cpu1_i), + .dbgnopwrdwn_cpu2_i (dbgnopwrdwn_cpu2_i), + .dbgnopwrdwn_cpu3_i (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu0_i (dbgrstreq_cpu0_i), + .dbgrstreq_cpu1_i (dbgrstreq_cpu1_i), + .dbgrstreq_cpu2_i (dbgrstreq_cpu2_i), + .dbgrstreq_cpu3_i (dbgrstreq_cpu3_i), + .ds_cpu0_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpu0_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_cpu0_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_cpu0_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_cpu0_flush (ds_cpu0_flush), + .ds_cpu0_flush_type (ds_cpu0_flush_type[5:0]), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_hcr_vf (ds_cpu0_hcr_vf), + .ds_cpu0_hcr_vi (ds_cpu0_hcr_vi), + .ds_cpu0_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_cpu0_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_cpu0_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_cpu0_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_cpu0_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_cpu0_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_cpu0_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_cpu0_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_cpu0_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu0_reset_req (ds_cpu0_reset_req), + .ds_cpu0_sev_req (ds_cpu0_sev_req), + .ds_cpu0_sevl_req (ds_cpu0_sevl_req), + .ds_cpu0_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_cpu0_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_cpu0_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_cpu0_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_cpu0_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_cpu0_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_cpu0_wfe_req (ds_cpu0_wfe_req), + .ds_cpu0_wfi_req (ds_cpu0_wfi_req), + .ds_cpu1_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpu1_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_cpu1_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_cpu1_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_cpu1_flush (ds_cpu1_flush), + .ds_cpu1_flush_type (ds_cpu1_flush_type[5:0]), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_hcr_vf (ds_cpu1_hcr_vf), + .ds_cpu1_hcr_vi (ds_cpu1_hcr_vi), + .ds_cpu1_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_cpu1_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_cpu1_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_cpu1_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_cpu1_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_cpu1_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_cpu1_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_cpu1_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_cpu1_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu1_reset_req (ds_cpu1_reset_req), + .ds_cpu1_sev_req (ds_cpu1_sev_req), + .ds_cpu1_sevl_req (ds_cpu1_sevl_req), + .ds_cpu1_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_cpu1_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_cpu1_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_cpu1_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_cpu1_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_cpu1_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_cpu1_wfe_req (ds_cpu1_wfe_req), + .ds_cpu1_wfi_req (ds_cpu1_wfi_req), + .ds_cpu2_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpu2_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_cpu2_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_cpu2_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_cpu2_flush (ds_cpu2_flush), + .ds_cpu2_flush_type (ds_cpu2_flush_type[5:0]), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_hcr_vf (ds_cpu2_hcr_vf), + .ds_cpu2_hcr_vi (ds_cpu2_hcr_vi), + .ds_cpu2_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_cpu2_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_cpu2_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_cpu2_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_cpu2_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_cpu2_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_cpu2_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_cpu2_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_cpu2_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu2_reset_req (ds_cpu2_reset_req), + .ds_cpu2_sev_req (ds_cpu2_sev_req), + .ds_cpu2_sevl_req (ds_cpu2_sevl_req), + .ds_cpu2_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_cpu2_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_cpu2_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_cpu2_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_cpu2_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_cpu2_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_cpu2_wfe_req (ds_cpu2_wfe_req), + .ds_cpu2_wfi_req (ds_cpu2_wfi_req), + .ds_cpu3_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpu3_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_cpu3_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_cpu3_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_cpu3_flush (ds_cpu3_flush), + .ds_cpu3_flush_type (ds_cpu3_flush_type[5:0]), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_hcr_vf (ds_cpu3_hcr_vf), + .ds_cpu3_hcr_vi (ds_cpu3_hcr_vi), + .ds_cpu3_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_cpu3_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_cpu3_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_cpu3_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_cpu3_ic_scr_change (ds_cpu3_ic_scr_change), + .ds_cpu3_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_cpu3_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_cpu3_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_cpu3_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_cpu3_reset_req (ds_cpu3_reset_req), + .ds_cpu3_sev_req (ds_cpu3_sev_req), + .ds_cpu3_sevl_req (ds_cpu3_sevl_req), + .ds_cpu3_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_cpu3_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_cpu3_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_cpu3_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_cpu3_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_cpu3_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_cpu3_wfe_req (ds_cpu3_wfe_req), + .ds_cpu3_wfi_req (ds_cpu3_wfi_req), + .dt_cpu0_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cpu0_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cpu0_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_cpu0_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_cpu0_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_cpu0_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_cpu0_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_cpu0_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_cpu0_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_cpu0_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_cpu0_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_cpu0_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .dt_cpu1_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cpu1_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cpu1_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_cpu1_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_cpu1_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_cpu1_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_cpu1_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_cpu1_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_cpu1_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_cpu1_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_cpu1_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_cpu1_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .dt_cpu2_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cpu2_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cpu2_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_cpu2_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_cpu2_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_cpu2_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_cpu2_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_cpu2_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_cpu2_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_cpu2_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_cpu2_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_cpu2_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .dt_cpu3_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cpu3_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cpu3_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_cpu3_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_cpu3_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_cpu3_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_cpu3_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_cpu3_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .dt_cpu3_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_cpu3_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_cpu3_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_cpu3_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .etclken_cpu0_i (etclken_cpu0_i), + .etclken_cpu1_i (etclken_cpu1_i), + .etclken_cpu2_i (etclken_cpu2_i), + .etclken_cpu3_i (etclken_cpu3_i), + .l2_cpu0_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu0_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu0_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu0_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu0_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu0_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu0_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu0_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu0_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu0_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu0_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu0_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu0_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu0_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu0_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu0_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu0_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu0_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu0_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu0_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu0_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu0_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu0_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu0_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu0_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu0_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu0_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu0_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu0_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu0_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu0_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu0_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu0_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu0_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu0_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu0_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu0_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu0_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu0_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu0_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu0_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu0_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu0_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu0_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu0_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu0_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu0_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu0_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu0_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu0_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu0_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu0_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu0_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu0_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu0_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu0_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu0_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu0_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu0_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu0_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu0_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu0_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu0_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu0_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu0_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu0_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu0_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu0_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu0_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu0_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu0_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu0_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu0_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu0_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu0_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu0_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu0_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu0_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu1_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu1_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu1_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu1_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu1_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu1_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu1_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu1_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu1_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu1_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu1_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu1_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu1_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu1_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu1_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu1_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu1_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu1_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu1_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu1_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu1_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu1_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu1_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu1_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu1_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu1_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu1_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu1_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu1_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu1_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu1_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu1_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu1_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu1_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu1_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu1_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu1_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu1_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu1_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu1_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu1_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu1_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu1_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu1_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu1_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu1_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu1_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu1_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu1_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu1_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu1_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu1_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu1_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu1_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu1_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu1_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu1_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu1_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu1_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu1_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu1_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu1_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu1_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu1_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu1_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu1_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu1_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu1_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu1_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu1_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu1_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu1_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu1_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu1_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu1_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu1_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu1_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu1_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu2_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu2_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu2_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu2_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu2_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu2_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu2_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu2_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu2_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu2_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu2_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu2_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu2_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu2_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu2_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu2_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu2_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu2_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu2_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu2_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu2_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu2_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu2_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu2_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu2_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu2_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu2_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu2_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu2_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu2_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu2_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu2_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu2_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu2_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu2_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu2_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu2_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu2_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu2_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu2_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu2_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu2_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu2_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu2_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu2_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu2_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu2_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu2_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu2_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu2_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu2_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu2_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu2_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu2_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu2_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu2_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu2_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu2_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu2_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu2_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu2_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu2_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu2_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu2_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu2_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu2_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu2_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu2_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu2_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu2_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu2_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu2_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu2_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu2_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu2_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu2_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu2_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu2_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu3_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu3_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu3_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu3_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu3_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu3_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu3_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu3_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu3_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu3_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu3_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu3_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu3_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu3_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu3_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu3_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu3_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu3_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu3_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu3_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu3_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu3_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu3_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu3_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu3_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu3_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu3_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu3_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu3_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu3_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu3_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu3_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu3_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu3_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu3_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu3_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu3_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu3_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu3_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu3_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu3_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu3_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu3_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu3_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu3_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu3_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu3_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu3_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu3_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu3_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu3_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu3_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu3_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu3_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu3_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu3_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu3_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu3_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu3_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu3_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu3_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu3_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu3_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu3_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu3_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu3_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu3_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu3_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu3_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu3_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu3_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu3_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu3_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu3_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu3_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu3_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu3_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu3_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .ls_cpu0_clrexmon (ls_cpu0_clrexmon), + .ls_cpu0_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_cpu0_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_cpu0_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_cpu0_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_cpu0_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_cpu0_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ls_cpu1_clrexmon (ls_cpu1_clrexmon), + .ls_cpu1_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_cpu1_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_cpu1_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_cpu1_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_cpu1_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_cpu1_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ls_cpu2_clrexmon (ls_cpu2_clrexmon), + .ls_cpu2_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_cpu2_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_cpu2_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_cpu2_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_cpu2_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_cpu2_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ls_cpu3_clrexmon (ls_cpu3_clrexmon), + .ls_cpu3_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_cpu3_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_cpu3_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_cpu3_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_cpu3_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_cpu3_raw_eae_secure (ls_cpu3_raw_eae_secure), + .nCORERESET (nCORERESET[`MAIA_CN:0]), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nFIQ (nFIQ[`MAIA_CN:0]), + .nIRQ (nIRQ[`MAIA_CN:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .nPRESETDBG (nPRESETDBG), + .nREI (nREI[`MAIA_CN:0]), + .nSEI (nSEI[`MAIA_CN:0]), + .nVFIQ (nVFIQ[`MAIA_CN:0]), + .nVIRQ (nVIRQ[`MAIA_CN:0]), + .nVSEI (nVSEI[`MAIA_CN:0]), + .ncommirq_cpu0_i (ncommirq_cpu0_i), + .ncommirq_cpu1_i (ncommirq_cpu1_i), + .ncommirq_cpu2_i (ncommirq_cpu2_i), + .ncommirq_cpu3_i (ncommirq_cpu3_i), + .npmuirq_cpu0_i (npmuirq_cpu0_i), + .npmuirq_cpu1_i (npmuirq_cpu1_i), + .npmuirq_cpu2_i (npmuirq_cpu2_i), + .npmuirq_cpu3_i (npmuirq_cpu3_i), + .pm_export_cpu0_i (pm_export_cpu0_i), + .pm_export_cpu1_i (pm_export_cpu1_i), + .pm_export_cpu2_i (pm_export_cpu2_i), + .pm_export_cpu3_i (pm_export_cpu3_i), + .pmuevent_cpu0_i (pmuevent_cpu0_i[24:0]), + .pmuevent_cpu1_i (pmuevent_cpu1_i[24:0]), + .pmuevent_cpu2_i (pmuevent_cpu2_i[24:0]), + .pmuevent_cpu3_i (pmuevent_cpu3_i[24:0]) + ); // unoncpu +endmodule // MAIA_feq28 + + +//ARMAUTO UNDEF START +`define MAIA_UNDEFINE +`include "maia_header.v" +`undef MAIA_UNDEFINE +//ARMAUTO UNDEF END diff --git a/Security Algo Accelerator/logical/maia/verilog/MAIA_feq28_s.v b/Security Algo Accelerator/logical/maia/verilog/MAIA_feq28_s.v new file mode 100644 index 0000000000..e3c19e8f3f --- /dev/null +++ b/Security Algo Accelerator/logical/maia/verilog/MAIA_feq28_s.v @@ -0,0 +1,4821 @@ +//----------------------------------------------------------------------------- +// The confidential and proprietary information contained in this file may +// only be used by a person authorised under and to the extent permitted +// by a subsisting licensing agreement from ARM Limited. +// +// (C) COPYRIGHT 2013-2014 ARM Limited. +// ALL RIGHTS RESERVED +// +// This entire notice must be reproduced on all copies of this file +// and copies of this file may only be made by a person if such person is +// permitted to do so under the terms of a subsisting license agreement +// from ARM Limited. +// +// Filename : $RCSfile: MAIA_feq28.v $ +// Checked In : $Date: 2014-10-14 15:20:06 -0500 (Tue, 14 Oct 2014) $ +// Revision : $Revision: 71806 $ +// Release Information : Cortex-A72-r1p0-00rel0 +// +//----------------------------------------------------------------------------- +// Verilog-2001 (IEEE Std 1364-2001) +//----------------------------------------------------------------------------- + +//# +//# Overview +//# ======== +//# + +// +// This is top-level interconnect layer for the MAIA_feq28 top-level. +// + +//# +//# Module Declaration +//# ================== +//# + +`include "maia_header.v" + +`define MAIA_CN 3 + +module MAIA_feq28_s ( + CLK, + CLKEN, + nCPUPORESET, + nCORERESET, + nL2RESET, + L2RSTDISABLE, + WARMRSTREQ, + CFGEND, + VINITHI, + CFGTE, + CP15SDISABLE, + CLUSTERIDAFF1, + CLUSTERIDAFF2, + AA64nAA32, + RVBARADDR0, +// BEGIN INCLUDE FOR CPU1 + RVBARADDR1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + RVBARADDR2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + RVBARADDR3, +// END INCLUDE FOR CPU3 + CRYPTODISABLE, + nFIQ, + nIRQ, + nSEI, + nREI, + nVFIQ, + nVIRQ, + nVSEI, +// BEGIN NO-GIC pins + nVCPUMNTIRQ, +// END NO-GIC pins + PERIPHBASE, +// BEGIN NO-GIC pins + GICCDISABLE, + ICDTVALID, + ICDTREADY, + ICDTDATA, + ICDTLAST, + ICDTDEST, + ICCTVALID, + ICCTREADY, + ICCTDATA, + ICCTLAST, + ICCTID, +// END NO-GIC pins + CNTVALUEB, + CNTCLKEN, + nCNTPNSIRQ, + nCNTPSIRQ, + nCNTVIRQ, + nCNTHPIRQ, + CLREXMONREQ, + CLREXMONACK, + EVENTI, + EVENTO, + STANDBYWFI, + STANDBYWFE, + STANDBYWFIL2, + SMPEN, + CPUQACTIVE, + CPUQREQn, + CPUQACCEPTn, + CPUQDENY, + L2QACTIVE, + L2QREQn, + L2QACCEPTn, + L2QDENY, + L2FLUSHREQ, + L2FLUSHDONE, + nINTERRIRQ, + nEXTERRIRQ, + SYSBARDISABLE, + BROADCASTINNER, + BROADCASTOUTER, + BROADCASTCACHEMAINT, + SCLKEN, + SINACT, + NODEID, + TXSACTIVE, + RXSACTIVE, + TXLINKACTIVEREQ, + TXLINKACTIVEACK, + RXLINKACTIVEREQ, + RXLINKACTIVEACK, + TXREQFLITPEND, + TXREQFLITV, + TXREQFLIT, + REQMEMATTR, + TXREQLCRDV, + TXRSPFLITPEND, + TXRSPFLITV, + TXRSPFLIT, + TXRSPLCRDV, + TXDATFLITPEND, + TXDATFLITV, + TXDATFLIT, + TXDATLCRDV, + RXSNPFLITPEND, + RXSNPFLITV, + RXSNPFLIT, + RXSNPLCRDV, + RXRSPFLITPEND, + RXRSPFLITV, + RXRSPFLIT, + RXRSPLCRDV, + RXDATFLITPEND, + RXDATFLITV, + RXDATFLIT, + RXDATLCRDV, + SAMMNBASE, + SAMADDRMAP0, + SAMADDRMAP1, + SAMADDRMAP2, + SAMADDRMAP3, + SAMADDRMAP4, + SAMADDRMAP5, + SAMADDRMAP6, + SAMADDRMAP7, + SAMADDRMAP8, + SAMADDRMAP9, + SAMADDRMAP10, + SAMADDRMAP11, + SAMADDRMAP12, + SAMADDRMAP13, + SAMADDRMAP14, + SAMADDRMAP15, + SAMADDRMAP16, + SAMADDRMAP17, + SAMADDRMAP18, + SAMADDRMAP19, + SAMMNNODEID, + SAMHNI0NODEID, + SAMHNI1NODEID, + SAMHNF0NODEID, + SAMHNF1NODEID, + SAMHNF2NODEID, + SAMHNF3NODEID, + SAMHNF4NODEID, + SAMHNF5NODEID, + SAMHNF6NODEID, + SAMHNF7NODEID, + SAMHNFMODE, +// BEGIN NO-ACP pins + ACLKENS, + AINACTS, + AWREADYS, + AWVALIDS, + AWIDS, + AWADDRS, + AWLENS, + AWCACHES, + AWUSERS, + AWPROTS, + WREADYS, + WVALIDS, + WDATAS, + WSTRBS, + WLASTS, + BREADYS, + BVALIDS, + BIDS, + BRESPS, + ARREADYS, + ARVALIDS, + ARIDS, + ARADDRS, + ARLENS, + ARCACHES, + ARUSERS, + ARPROTS, + RREADYS, + RVALIDS, + RIDS, + RDATAS, + RRESPS, + RLASTS, +// END NO-ACP pins + DBGROMADDR, + DBGROMADDRV, + DBGACK, + nCOMMIRQ, + COMMRX, + COMMTX, + DBGRSTREQ, + DBGNOPWRDWN, + DBGL1RSTDISABLE, + nPMUIRQ, + PMUEVENT0, +// BEGIN INCLUDE FOR CPU1 + PMUEVENT1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + PMUEVENT2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + PMUEVENT3, +// END INCLUDE FOR CPU3 + ATCLKEN, + TSVALUEB, + ATREADYM0, + AFVALIDM0, + ATDATAM0, + ATVALIDM0, + ATBYTESM0, + AFREADYM0, + ATIDM0, + SYNCREQM0, +// BEGIN INCLUDE FOR CPU1 + ATREADYM1, + AFVALIDM1, + ATDATAM1, + ATVALIDM1, + ATBYTESM1, + AFREADYM1, + ATIDM1, + SYNCREQM1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ATREADYM2, + AFVALIDM2, + ATDATAM2, + ATVALIDM2, + ATBYTESM2, + AFREADYM2, + ATIDM2, + SYNCREQM2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ATREADYM3, + AFVALIDM3, + ATDATAM3, + ATVALIDM3, + ATBYTESM3, + AFREADYM3, + ATIDM3, + SYNCREQM3, +// END INCLUDE FOR CPU3 + PCLKDBG, + PCLKENDBG, + nPRESETDBG, + PSELDBG, + PADDRDBG, + PADDRDBG31, + PENABLEDBG, + PWRITEDBG, + PWDATADBG, + PRDATADBG, + PREADYDBG, + PSLVERRDBG, + EDBGRQ, + PMUSNAPSHOTREQ, + PMUSNAPSHOTACK, + DBGPWRDUP, + DBGPWRUPREQ, + CTICHIN, + CTICHOUTACK, + CTICHOUT, + CTICHINACK, + CISBYPASS, + CIHSBYPASS, + CTIIRQ, + CTIIRQACK, + DBGEN, + NIDEN, + SPIDEN, + SPNIDEN, + DFTSE, + DFTRSTDISABLE, + DFTCRCLKDISABLE, + DFTL2CLKDISABLE, + DFTRAMHOLD, + DFTCLKBYPASS, + DFTMCPHOLD, + nMBISTRESET, + MBISTREQ +); + +//# +//# Interface Signals +//# ================= +//# + +//----------------------------------------------------------------------------- +// Clock and Reset Signals +//----------------------------------------------------------------------------- + input CLK; // Fast Clock + input CLKEN; // Fast Clock Enable + + input [`MAIA_CN:0] nCPUPORESET; // CPU Power-on reset + input [`MAIA_CN:0] nCORERESET; // CPU reset (excluding DBG & ETM) + input nL2RESET; // L2 reset + input L2RSTDISABLE; // L2 RAMs hardware reset disable + output [`MAIA_CN:0] WARMRSTREQ; // CPU Warm reset request +//See also nPRESETDBG; // Debug APB reset (PCLK) + +//----------------------------------------------------------------------------- +// Static Configuration Signals +//----------------------------------------------------------------------------- +// Static configuration signals that should be tied off and not change dynamically. +// Many of the initial values specified by these inputs +// may be overridden in software using CP15 registers. + + input [`MAIA_CN:0] CFGEND; // Endianness EE bit (1:big endian) + input [`MAIA_CN:0] VINITHI; // 1: start up using high vectors + input [`MAIA_CN:0] CFGTE; // Exception handling state (0:ARM/1:Thumb) + input [`MAIA_CN:0] CP15SDISABLE; // Disable write access to some secure CP15 registers + + input [7:0] CLUSTERIDAFF1; // Value read in ClusterID Affinity1 field, MPIDR bits[15:8] + input [7:0] CLUSTERIDAFF2; // Value read in ClusterID Affinity2 field, MPIDR bits[23:16] + + input [`MAIA_CN:0] AA64nAA32; // Register Width (1:AArch64/0:AArch32) + input [43:2] RVBARADDR0; // RVBAR address +// BEGIN INCLUDE FOR CPU1 + input [43:2] RVBARADDR1; // RVBAR address +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input [43:2] RVBARADDR2; // RVBAR address +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input [43:2] RVBARADDR3; // RVBAR address +// END INCLUDE FOR CPU3 + input [`MAIA_CN:0] CRYPTODISABLE; // Disable Cryptography Extension + +//----------------------------------------------------------------------------- +// Interrupt Controller Signals +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] nFIQ; // Fast Interrupt request + input [`MAIA_CN:0] nIRQ; // Interrupt request + input [`MAIA_CN:0] nSEI; // System Error Interrupt + input [`MAIA_CN:0] nREI; // RAM Error Interrupt + input [`MAIA_CN:0] nVFIQ; // Virtual Fast Interrupt request + input [`MAIA_CN:0] nVIRQ; // Virtual Interrupt request + input [`MAIA_CN:0] nVSEI; // Virtual System Error Interrupt + +// BEGIN NO-GIC pins + output [`MAIA_CN:0] nVCPUMNTIRQ; // Virtual Maintenance Interrupt output +// END NO-GIC pins + + input [43:18] PERIPHBASE; // Base address for IC memory-mapped registers +// BEGIN NO-GIC pins + input GICCDISABLE; // Put GIC into bypass mode + + input ICDTVALID; // Distrubuter AXI4 SP Message Valid + output ICDTREADY; // GIC Ready for Distrubuter AXI4 SP Message + input [15:0] ICDTDATA; // Distrubuter AXI4 SP Message Data + input ICDTLAST; // Distrubuter AXI4 SP Message Last Packet + input [1:0] ICDTDEST; // Distrubuter AXI4 SP Message CPU ID + + output ICCTVALID; // GIC to Distributer AXI4 SP Message Valid + input ICCTREADY; // Distributer Ready for GIC AXI4 SP Message + output [15:0] ICCTDATA; // GIC to Distributer AXI4 SP Message Data + output ICCTLAST; // GIC to Distributer AXI4 SP Message Last Packet + output [1:0] ICCTID; // GIC to Distributer AXI4 SP Message CPU ID +// END NO-GIC pins + +//----------------------------------------------------------------------------- +// Timer Signals +//----------------------------------------------------------------------------- + input [63:0] CNTVALUEB; // Counter value in binary + input CNTCLKEN; // Counter clock enable + output [`MAIA_CN:0] nCNTPNSIRQ; // NS Physical Timer event + output [`MAIA_CN:0] nCNTPSIRQ; // S Physical Timer event + output [`MAIA_CN:0] nCNTVIRQ; // Virtual Timer event + output [`MAIA_CN:0] nCNTHPIRQ; // Hyp Physical Timer event + +//----------------------------------------------------------------------------- +// Power Management Signals +//----------------------------------------------------------------------------- + input CLREXMONREQ; // Clearing of external global exclusive monitor (REQ) + output CLREXMONACK; // Clearing of external global exclusive monitor (ACK) + input EVENTI; // Event input for processor wake-up from WFE state + output EVENTO; // Event output, signal is active when SEV instruction is executed + output [`MAIA_CN:0] STANDBYWFI; // WFI mode + output [`MAIA_CN:0] STANDBYWFE; // WFE mode + output STANDBYWFIL2; // WFI mode for L2 + output [`MAIA_CN:0] SMPEN; // CPU SMP bit + + output [`MAIA_CN:0] CPUQACTIVE; // CPU Q-channel QACTIVE + input [`MAIA_CN:0] CPUQREQn; // CPU Q-channel QREQn + output [`MAIA_CN:0] CPUQACCEPTn; // CPU Q-channel QACCEPTn + output [`MAIA_CN:0] CPUQDENY; // CPU Q-channel QDENY + + output L2QACTIVE; // L2 Q-channel QACTIVE + input L2QREQn; // L2 Q-channel QREQn + output L2QACCEPTn; // L2 Q-channel QACCEPTn + output L2QDENY; // L2 Q-channel QDENY + + input L2FLUSHREQ; // L2 hardware flush request + output L2FLUSHDONE; // L2 hardware flush done + +//----------------------------------------------------------------------------- +// Asynchronous Error Signals +//----------------------------------------------------------------------------- + output nINTERRIRQ; // L2 RAM dbl-bit ECC error + output nEXTERRIRQ; // Write transaction error + +//----------------------------------------------------------------------------- +// Bus Configuration Signals +//----------------------------------------------------------------------------- + input SYSBARDISABLE; // Disable broadcast of barriers + input BROADCASTINNER; // Extend Inner Shared Domain + input BROADCASTOUTER; // Extend Outer Shared Domain + input BROADCASTCACHEMAINT; // Broadcast cache maint ops + +//----------------------------------------------------------------------------- +// Skyros RN-F Interface +//----------------------------------------------------------------------------- + input SCLKEN; // Skyros clock enable + input SINACT; // Skyros snoop inactive + + input [6:0] NODEID; // Skyros requestor NodeID + + output TXSACTIVE; // Skyros active - indicates pending activity on pins + input RXSACTIVE; // Skyros active - indicates pending activity on pins + + output TXLINKACTIVEREQ; // Skyros transmit link active request + input TXLINKACTIVEACK; // SKyros transmit link active acknowledge + + input RXLINKACTIVEREQ; // SKyros receive link active request + output RXLINKACTIVEACK; // Skyros receive link active acknowledge + +// TXREQ - outbound requests + output TXREQFLITPEND; // Skyros TXREQ FLIT pending + output TXREQFLITV; // Skyros TXREQ FLIT valid + output [99:0] TXREQFLIT; // Skyros TXREQ FLIT payload + output [7:0] REQMEMATTR; // Skyros TXREQ raw memory attributes + input TXREQLCRDV; // Skyros TXREQ link-layer credit valid + +// TXRSP - outbound response + output TXRSPFLITPEND; // Skyros TXRSP FLIT pending + output TXRSPFLITV; // Skyros TXRSP FLIT valid + output [44:0] TXRSPFLIT; // Skyros TXRSP FLIT payload + input TXRSPLCRDV; // Skyros TXRSP link-layer credit valid + +// TXDAT - outbound data + output TXDATFLITPEND; // Skyros TXDAT FLIT pending + output TXDATFLITV; // Skyros TXDAT FLIT valid + output [193:0] TXDATFLIT; // Skyros TXDAT FLIT payload + input TXDATLCRDV; // Skyros TXDAT link-layer credit valid + +// RXSNP - inbound snoops + input RXSNPFLITPEND; // Skyros RXSNP FLIT pending + input RXSNPFLITV; // Skyros RXSNP FLIT valid + input [64:0] RXSNPFLIT; // Skyros RXSNP FLIT payload + output RXSNPLCRDV; // Skyros RXSNP link-layer credit valid + +// RXRSP - inbound response + input RXRSPFLITPEND; // Skyros RXRSP FLIT pending + input RXRSPFLITV; // Skyros RXRSP FLIT valid + input [44:0] RXRSPFLIT; // Skyros RXRSP FLIT payload + output RXRSPLCRDV; // Skyros RXRSP link-layer credit valid + +// RXDAT - inbound data + input RXDATFLITPEND; // Skyros RXDAT FLIT pending + input RXDATFLITV; // Skyros RXDAT FLIT valid + input [193:0] RXDATFLIT; // Skyros RXDAT FLIT payload + output RXDATLCRDV; // Skyros RXDAT link-layer credit valid + + input [43:24] SAMMNBASE; // Skyros SAM MN base address + input [1:0] SAMADDRMAP0; // Skyros SAM address region 0 mapping + input [1:0] SAMADDRMAP1; // Skyros SAM address region 1 mapping + input [1:0] SAMADDRMAP2; // Skyros SAM address region 2 mapping + input [1:0] SAMADDRMAP3; // Skyros SAM address region 3 mapping + input [1:0] SAMADDRMAP4; // Skyros SAM address region 4 mapping + input [1:0] SAMADDRMAP5; // Skyros SAM address region 5 mapping + input [1:0] SAMADDRMAP6; // Skyros SAM address region 6 mapping + input [1:0] SAMADDRMAP7; // Skyros SAM address region 7 mapping + input [1:0] SAMADDRMAP8; // Skyros SAM address region 8 mapping + input [1:0] SAMADDRMAP9; // Skyros SAM address region 9 mapping + input [1:0] SAMADDRMAP10; // Skyros SAM address region 10 mapping + input [1:0] SAMADDRMAP11; // Skyros SAM address region 11 mapping + input [1:0] SAMADDRMAP12; // Skyros SAM address region 12 mapping + input [1:0] SAMADDRMAP13; // Skyros SAM address region 13 mapping + input [1:0] SAMADDRMAP14; // Skyros SAM address region 14 mapping + input [1:0] SAMADDRMAP15; // Skyros SAM address region 15 mapping + input [1:0] SAMADDRMAP16; // Skyros SAM address region 16 mapping + input [1:0] SAMADDRMAP17; // Skyros SAM address region 17 mapping + input [1:0] SAMADDRMAP18; // Skyros SAM address region 18 mapping + input [1:0] SAMADDRMAP19; // Skyros SAM address region 19 mapping + input [6:0] SAMMNNODEID; // Skyros SAM MN target ID + input [6:0] SAMHNI0NODEID; // Skyros SAM HNI0 target ID + input [6:0] SAMHNI1NODEID; // Skyros SAM HNI1 target ID + input [6:0] SAMHNF0NODEID; // Skyros SAM HNF0 target ID + input [6:0] SAMHNF1NODEID; // Skyros SAM HNF1 target ID + input [6:0] SAMHNF2NODEID; // Skyros SAM HNF2 target ID + input [6:0] SAMHNF3NODEID; // Skyros SAM HNF3 target ID + input [6:0] SAMHNF4NODEID; // Skyros SAM HNF4 target ID + input [6:0] SAMHNF5NODEID; // Skyros SAM HNF5 target ID + input [6:0] SAMHNF6NODEID; // Skyros SAM HNF6 target ID + input [6:0] SAMHNF7NODEID; // Skyros SAM HNF7 target ID + input [2:0] SAMHNFMODE; // Skyros SAM HNF interleaving mode + +// BEGIN NO-ACP pins +//----------------------------------------------------------------------------- +// ACP AXI Slave +//----------------------------------------------------------------------------- + input ACLKENS; // AXI slave clock enable + input AINACTS; // AXI slave interface no longer active or accepting requests + +// Write Address channel signals + output AWREADYS; // Write Address ready (slave ready to accept write address) + input AWVALIDS; // Write Address valid + input [4:0] AWIDS; // Write Address ID + input [43:0] AWADDRS; // Write Address + input [7:0] AWLENS; // Write Burst Length + input [3:0] AWCACHES; // Write Cache type + input [1:0] AWUSERS; // Write inner & outer shareability + input [2:0] AWPROTS; // Write Protection type + +// Write Data channel signals + output WREADYS; // Write Data ready (slave ready to accept data) + input WVALIDS; // Write Data valid + input [127:0] WDATAS; // Write Data + input [15:0] WSTRBS; // Write byte-lane strobes + input WLASTS; // Write Data last transfer indicator + +// Write Response channel signals + input BREADYS; // Write Response ready (master ready to accept response) + output BVALIDS; // Write Response Valid + output [4:0] BIDS; // Write Response ID tag + output [1:0] BRESPS; // Write Response + +// Read Address channel signals + output ARREADYS; // Read Address ready (slave ready to accept read address) + input ARVALIDS; // Read Address valid + input [4:0] ARIDS; // Read Address ID + input [43:0] ARADDRS; // Read Address + input [7:0] ARLENS; // Read Burst Length + input [3:0] ARCACHES; // Read Cache type + input [1:0] ARUSERS; // Read inner & outer shareability + input [2:0] ARPROTS; // Read Protection type + +// Read Data channel signals + input RREADYS; // Read Data ready (master ready to accept data) + output RVALIDS; // Read Data valid + output [4:0] RIDS; // Read Data ID + output [127:0] RDATAS; // Read Data + output [1:0] RRESPS; // Read Data response + output RLASTS; // Read Data last transfer indicator +// END NO-ACP pins +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (CLK) +//----------------------------------------------------------------------------- +// Debug CLK interface + input [43:12] DBGROMADDR; // Debug ROM base address + input DBGROMADDRV; // Debug ROM base address valid + + output [`MAIA_CN:0] DBGACK; // Debug acknowledge + output [`MAIA_CN:0] nCOMMIRQ; // Comms channel receive/transmit interrupt + output [`MAIA_CN:0] COMMRX; // Comms channel receive + output [`MAIA_CN:0] COMMTX; // Comms channel transmit + + output [`MAIA_CN:0] DBGRSTREQ; // Warm reset request + output [`MAIA_CN:0] DBGNOPWRDWN; // No power-down request + + input DBGL1RSTDISABLE; // L1 DCache hardware reset disable + +// PMU CLK interface + output [`MAIA_CN:0] nPMUIRQ; // PMU IRQ request + output [24:0] PMUEVENT0; // PMU Event bus +// BEGIN INCLUDE FOR CPU1 + output [24:0] PMUEVENT1; // PMU Event bus +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + output [24:0] PMUEVENT2; // PMU Event bus +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + output [24:0] PMUEVENT3; // PMU Event bus +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (ATCLK) +//----------------------------------------------------------------------------- +// ETM ATB interface and Misc signals + input ATCLKEN; // ATB Clock Enable + input [63:0] TSVALUEB; // ATB Timestamp in binary + + input ATREADYM0; // ATDATA can be accepted + input AFVALIDM0; // ATB Fifo Flush Request + output [31:0] ATDATAM0; // ATB Data + output ATVALIDM0; // ATB Data Valid + output [1:0] ATBYTESM0; // ATB Data Size + output AFREADYM0; // ATB Fifo Flush Finished + output [6:0] ATIDM0; // ATB Trace Source ID + input SYNCREQM0; // ATB External synchronization request + +// BEGIN INCLUDE FOR CPU1 + input ATREADYM1; // ATDATA can be accepted + input AFVALIDM1; // ATB Fifo Flush Request + output [31:0] ATDATAM1; // ATB Data + output ATVALIDM1; // ATB Data Valid + output [1:0] ATBYTESM1; // ATB Data Size + output AFREADYM1; // ATB Fifo Flush Finished + output [6:0] ATIDM1; // ATB Trace Source ID + input SYNCREQM1; // ATB External synchronization request +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ATREADYM2; // ATDATA can be accepted + input AFVALIDM2; // ATB Fifo Flush Request + output [31:0] ATDATAM2; // ATB Data + output ATVALIDM2; // ATB Data Valid + output [1:0] ATBYTESM2; // ATB Data Size + output AFREADYM2; // ATB Fifo Flush Finished + output [6:0] ATIDM2; // ATB Trace Source ID + input SYNCREQM2; // ATB External synchronization request +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ATREADYM3; // ATDATA can be accepted + input AFVALIDM3; // ATB Fifo Flush Request + output [31:0] ATDATAM3; // ATB Data + output ATVALIDM3; // ATB Data Valid + output [1:0] ATBYTESM3; // ATB Data Size + output AFREADYM3; // ATB Fifo Flush Finished + output [6:0] ATIDM3; // ATB Trace Source ID + input SYNCREQM3; // ATB External synchronization request +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (PCLK) +//----------------------------------------------------------------------------- +// Debug-APBv3 port (APB) + input PCLKDBG; // APB Clock + input PCLKENDBG; // APB Clock Enable + input nPRESETDBG; // APB Reset + input PSELDBG; // Debug bus access + input [21:2] PADDRDBG; // APB address + input PADDRDBG31; // APB address bit[31] + input PENABLEDBG; // APB transfer complete flag + input PWRITEDBG; // APB read/write indicator + input [31:0] PWDATADBG; // APB write data + output [31:0] PRDATADBG; // APB read data + output PREADYDBG; // APB slave ready, used to extend a transfer + output PSLVERRDBG; // APB slave transfer error + +// Misc interface + input [`MAIA_CN:0] EDBGRQ; // External debug request + +// PMU Snapshot interface + input [`MAIA_CN:0] PMUSNAPSHOTREQ; // PMU snapshot trigger request + output [`MAIA_CN:0] PMUSNAPSHOTACK; // PMU snapshot trigger acknowledge + +// Power-related interface + input [`MAIA_CN:0] DBGPWRDUP; // Processor power-up status + output [`MAIA_CN:0] DBGPWRUPREQ; // Processor power-up request + +// CTI interface + input [3:0] CTICHIN; // Channel In + input [3:0] CTICHOUTACK; // Channel Out acknowledge + output [3:0] CTICHOUT; // Channel Out + output [3:0] CTICHINACK; // Channel In acknowledge + input CISBYPASS; // Channel interface sync bypass + input [3:0] CIHSBYPASS; // Channel interface H/S bypass + output [`MAIA_CN:0] CTIIRQ; // CTI Interrupt + input [`MAIA_CN:0] CTIIRQACK; // CTI Interrupt acknowledge + +//----------------------------------------------------------------------------- +// Debug Authentication Interface (CLK & PCLK) +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] DBGEN; // Invasive debug enable + input [`MAIA_CN:0] NIDEN; // Non-invasive debug enable + input [`MAIA_CN:0] SPIDEN; // Secure Priviledge invasive debug enable + input [`MAIA_CN:0] SPNIDEN; // Secure Priviledge non-invasive debug enable + +//----------------------------------------------------------------------------- +// DFT Signals +//----------------------------------------------------------------------------- + input DFTSE; // Scan enable + input DFTRSTDISABLE; // Disable reset to cells during scan shift + input [`MAIA_CN:0] DFTCRCLKDISABLE; // Clock grid control for ck_gclkcr + input DFTL2CLKDISABLE; // Clock grid control for ck_gclkl2 + input DFTRAMHOLD; // Holds data in RAMs + input DFTCLKBYPASS; // L2 RAM strobe clock bypass + input DFTMCPHOLD; // Disable multi-cycle RAM paths + +//----------------------------------------------------------------------------- +// MBIST Interface +//----------------------------------------------------------------------------- + input nMBISTRESET; // MBIST reset + input MBISTREQ; // MBIST mode request + + + // wires + wire aa64naa32_cpu0_o; + wire aa64naa32_cpu1_o; + wire aa64naa32_cpu2_o; + wire aa64naa32_cpu3_o; + wire afreadym_cpu0_i; + wire afreadym_cpu1_i; + wire afreadym_cpu2_i; + wire afreadym_cpu3_i; + wire afvalidm_cpu0_o; + wire afvalidm_cpu1_o; + wire afvalidm_cpu2_o; + wire afvalidm_cpu3_o; + wire [1:0] atbytesm_cpu0_i; + wire [1:0] atbytesm_cpu1_i; + wire [1:0] atbytesm_cpu2_i; + wire [1:0] atbytesm_cpu3_i; + wire atclken_cpu0_o; + wire atclken_cpu1_o; + wire atclken_cpu2_o; + wire atclken_cpu3_o; + wire [31:0] atdatam_cpu0_i; + wire [31:0] atdatam_cpu1_i; + wire [31:0] atdatam_cpu2_i; + wire [31:0] atdatam_cpu3_i; + wire [6:0] atidm_cpu0_i; + wire [6:0] atidm_cpu1_i; + wire [6:0] atidm_cpu2_i; + wire [6:0] atidm_cpu3_i; + wire atreadym_cpu0_o; + wire atreadym_cpu1_o; + wire atreadym_cpu2_o; + wire atreadym_cpu3_o; + wire atvalidm_cpu0_i; + wire atvalidm_cpu1_i; + wire atvalidm_cpu2_i; + wire atvalidm_cpu3_i; + wire cfgend_cpu0_o; + wire cfgend_cpu1_o; + wire cfgend_cpu2_o; + wire cfgend_cpu3_o; + wire cfgte_cpu0_o; + wire cfgte_cpu1_o; + wire cfgte_cpu2_o; + wire cfgte_cpu3_o; + wire ck_cpu0_crcx_clk_en_n; + wire ck_cpu0_event_reg; + wire ck_cpu0_wfe_ack; + wire ck_cpu0_wfi_ack; + wire ck_cpu1_crcx_clk_en_n; + wire ck_cpu1_event_reg; + wire ck_cpu1_wfe_ack; + wire ck_cpu1_wfi_ack; + wire ck_cpu2_crcx_clk_en_n; + wire ck_cpu2_event_reg; + wire ck_cpu2_wfe_ack; + wire ck_cpu2_wfi_ack; + wire ck_cpu3_crcx_clk_en_n; + wire ck_cpu3_event_reg; + wire ck_cpu3_wfe_ack; + wire ck_cpu3_wfi_ack; + wire [`MAIA_CN:0] ck_gclkt; + wire [7:0] clusteridaff1_cpu0_o; + wire [7:0] clusteridaff1_cpu1_o; + wire [7:0] clusteridaff1_cpu2_o; + wire [7:0] clusteridaff1_cpu3_o; + wire [7:0] clusteridaff2_cpu0_o; + wire [7:0] clusteridaff2_cpu1_o; + wire [7:0] clusteridaff2_cpu2_o; + wire [7:0] clusteridaff2_cpu3_o; + wire commrx_cpu0_i; + wire commrx_cpu1_i; + wire commrx_cpu2_i; + wire commrx_cpu3_i; + wire commtx_cpu0_i; + wire commtx_cpu1_i; + wire commtx_cpu2_i; + wire commtx_cpu3_i; + wire cp15sdisable_cpu0_o; + wire cp15sdisable_cpu1_o; + wire cp15sdisable_cpu2_o; + wire cp15sdisable_cpu3_o; + wire [1:0] cpuid_cpu0_o; + wire [1:0] cpuid_cpu1_o; + wire [1:0] cpuid_cpu2_o; + wire [1:0] cpuid_cpu3_o; + wire cryptodisable_cpu0_o; + wire cryptodisable_cpu1_o; + wire cryptodisable_cpu2_o; + wire cryptodisable_cpu3_o; + wire dbgack_cpu0_i; + wire dbgack_cpu1_i; + wire dbgack_cpu2_i; + wire dbgack_cpu3_i; + wire dbgen_cpu0_o; + wire dbgen_cpu1_o; + wire dbgen_cpu2_o; + wire dbgen_cpu3_o; + wire dbgl1rstdisable_cpu0_o; + wire dbgl1rstdisable_cpu1_o; + wire dbgl1rstdisable_cpu2_o; + wire dbgl1rstdisable_cpu3_o; + wire dbgnopwrdwn_cpu0_i; + wire dbgnopwrdwn_cpu1_i; + wire dbgnopwrdwn_cpu2_i; + wire dbgnopwrdwn_cpu3_i; + wire [43:12] dbgromaddr_cpu0_o; + wire [43:12] dbgromaddr_cpu1_o; + wire [43:12] dbgromaddr_cpu2_o; + wire [43:12] dbgromaddr_cpu3_o; + wire dbgromaddrv_cpu0_o; + wire dbgromaddrv_cpu1_o; + wire dbgromaddrv_cpu2_o; + wire dbgromaddrv_cpu3_o; + wire dbgrstreq_cpu0_i; + wire dbgrstreq_cpu1_i; + wire dbgrstreq_cpu2_i; + wire dbgrstreq_cpu3_i; + wire dftcrclkdisable_cpu0_o; + wire dftcrclkdisable_cpu1_o; + wire dftcrclkdisable_cpu2_o; + wire dftcrclkdisable_cpu3_o; + wire dftramhold_cpu0_o; + wire dftramhold_cpu1_o; + wire dftramhold_cpu2_o; + wire dftramhold_cpu3_o; + wire dftrstdisable_cpu0_o; + wire dftrstdisable_cpu1_o; + wire dftrstdisable_cpu2_o; + wire dftrstdisable_cpu3_o; + wire dftse_cpu0_o; + wire dftse_cpu1_o; + wire dftse_cpu2_o; + wire dftse_cpu3_o; + wire [2:0] ds_cpu0_cpuectlr_ret; + wire ds_cpu0_cpuectlr_smp; + wire ds_cpu0_fiq_wfe_qual; + wire ds_cpu0_fiq_wfi_qual; + wire ds_cpu0_flush; + wire [5:0] ds_cpu0_flush_type; + wire ds_cpu0_hcr_va; + wire ds_cpu0_hcr_vf; + wire ds_cpu0_hcr_vi; + wire ds_cpu0_ic_aa64naa32; + wire [4:0] ds_cpu0_ic_cpsr_mode; + wire ds_cpu0_ic_hcr_change; + wire ds_cpu0_ic_sample_spr; + wire ds_cpu0_ic_scr_change; + wire ds_cpu0_imp_abrt_wfe_qual; + wire ds_cpu0_imp_abrt_wfi_qual; + wire ds_cpu0_irq_wfe_qual; + wire ds_cpu0_irq_wfi_qual; + wire [8:0] ds_cpu0_l2_spr_addr; + wire ds_cpu0_l2_spr_dw; + wire ds_cpu0_l2_spr_en; + wire ds_cpu0_l2_spr_rd; + wire ds_cpu0_l2_spr_wr; + wire [63:0] ds_cpu0_l2_spr_wr_data; + wire ds_cpu0_reset_req; + wire ds_cpu0_sev_req; + wire ds_cpu0_sevl_req; + wire ds_cpu0_vfiq_wfe_qual; + wire ds_cpu0_vfiq_wfi_qual; + wire ds_cpu0_vimp_abrt_wfe_qual; + wire ds_cpu0_vimp_abrt_wfi_qual; + wire ds_cpu0_virq_wfe_qual; + wire ds_cpu0_virq_wfi_qual; + wire ds_cpu0_wfe_req; + wire ds_cpu0_wfi_req; + wire [2:0] ds_cpu1_cpuectlr_ret; + wire ds_cpu1_cpuectlr_smp; + wire ds_cpu1_fiq_wfe_qual; + wire ds_cpu1_fiq_wfi_qual; + wire ds_cpu1_flush; + wire [5:0] ds_cpu1_flush_type; + wire ds_cpu1_hcr_va; + wire ds_cpu1_hcr_vf; + wire ds_cpu1_hcr_vi; + wire ds_cpu1_ic_aa64naa32; + wire [4:0] ds_cpu1_ic_cpsr_mode; + wire ds_cpu1_ic_hcr_change; + wire ds_cpu1_ic_sample_spr; + wire ds_cpu1_ic_scr_change; + wire ds_cpu1_imp_abrt_wfe_qual; + wire ds_cpu1_imp_abrt_wfi_qual; + wire ds_cpu1_irq_wfe_qual; + wire ds_cpu1_irq_wfi_qual; + wire [8:0] ds_cpu1_l2_spr_addr; + wire ds_cpu1_l2_spr_dw; + wire ds_cpu1_l2_spr_en; + wire ds_cpu1_l2_spr_rd; + wire ds_cpu1_l2_spr_wr; + wire [63:0] ds_cpu1_l2_spr_wr_data; + wire ds_cpu1_reset_req; + wire ds_cpu1_sev_req; + wire ds_cpu1_sevl_req; + wire ds_cpu1_vfiq_wfe_qual; + wire ds_cpu1_vfiq_wfi_qual; + wire ds_cpu1_vimp_abrt_wfe_qual; + wire ds_cpu1_vimp_abrt_wfi_qual; + wire ds_cpu1_virq_wfe_qual; + wire ds_cpu1_virq_wfi_qual; + wire ds_cpu1_wfe_req; + wire ds_cpu1_wfi_req; + wire [2:0] ds_cpu2_cpuectlr_ret; + wire ds_cpu2_cpuectlr_smp; + wire ds_cpu2_fiq_wfe_qual; + wire ds_cpu2_fiq_wfi_qual; + wire ds_cpu2_flush; + wire [5:0] ds_cpu2_flush_type; + wire ds_cpu2_hcr_va; + wire ds_cpu2_hcr_vf; + wire ds_cpu2_hcr_vi; + wire ds_cpu2_ic_aa64naa32; + wire [4:0] ds_cpu2_ic_cpsr_mode; + wire ds_cpu2_ic_hcr_change; + wire ds_cpu2_ic_sample_spr; + wire ds_cpu2_ic_scr_change; + wire ds_cpu2_imp_abrt_wfe_qual; + wire ds_cpu2_imp_abrt_wfi_qual; + wire ds_cpu2_irq_wfe_qual; + wire ds_cpu2_irq_wfi_qual; + wire [8:0] ds_cpu2_l2_spr_addr; + wire ds_cpu2_l2_spr_dw; + wire ds_cpu2_l2_spr_en; + wire ds_cpu2_l2_spr_rd; + wire ds_cpu2_l2_spr_wr; + wire [63:0] ds_cpu2_l2_spr_wr_data; + wire ds_cpu2_reset_req; + wire ds_cpu2_sev_req; + wire ds_cpu2_sevl_req; + wire ds_cpu2_vfiq_wfe_qual; + wire ds_cpu2_vfiq_wfi_qual; + wire ds_cpu2_vimp_abrt_wfe_qual; + wire ds_cpu2_vimp_abrt_wfi_qual; + wire ds_cpu2_virq_wfe_qual; + wire ds_cpu2_virq_wfi_qual; + wire ds_cpu2_wfe_req; + wire ds_cpu2_wfi_req; + wire [2:0] ds_cpu3_cpuectlr_ret; + wire ds_cpu3_cpuectlr_smp; + wire ds_cpu3_fiq_wfe_qual; + wire ds_cpu3_fiq_wfi_qual; + wire ds_cpu3_flush; + wire [5:0] ds_cpu3_flush_type; + wire ds_cpu3_hcr_va; + wire ds_cpu3_hcr_vf; + wire ds_cpu3_hcr_vi; + wire ds_cpu3_ic_aa64naa32; + wire [4:0] ds_cpu3_ic_cpsr_mode; + wire ds_cpu3_ic_hcr_change; + wire ds_cpu3_ic_sample_spr; + wire ds_cpu3_ic_scr_change; + wire ds_cpu3_imp_abrt_wfe_qual; + wire ds_cpu3_imp_abrt_wfi_qual; + wire ds_cpu3_irq_wfe_qual; + wire ds_cpu3_irq_wfi_qual; + wire [8:0] ds_cpu3_l2_spr_addr; + wire ds_cpu3_l2_spr_dw; + wire ds_cpu3_l2_spr_en; + wire ds_cpu3_l2_spr_rd; + wire ds_cpu3_l2_spr_wr; + wire [63:0] ds_cpu3_l2_spr_wr_data; + wire ds_cpu3_reset_req; + wire ds_cpu3_sev_req; + wire ds_cpu3_sevl_req; + wire ds_cpu3_vfiq_wfe_qual; + wire ds_cpu3_vfiq_wfi_qual; + wire ds_cpu3_vimp_abrt_wfe_qual; + wire ds_cpu3_vimp_abrt_wfi_qual; + wire ds_cpu3_virq_wfe_qual; + wire ds_cpu3_virq_wfi_qual; + wire ds_cpu3_wfe_req; + wire ds_cpu3_wfi_req; + wire dt_cpu0_coredbg_in_reset_gclk; + wire [1:0] dt_cpu0_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu0_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu0_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu0_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu0_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu0_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu0_cti_trigoutack_7to4_gclk; + wire dt_cpu0_cti_trigoutack_bit1_gclk; + wire dt_cpu0_dbif_ack_gclk; + wire [14:2] dt_cpu0_dbif_addr_pclk; + wire dt_cpu0_dbif_err_gclk; + wire dt_cpu0_dbif_locked_pclk; + wire [31:0] dt_cpu0_dbif_rddata_gclk; + wire dt_cpu0_dbif_req_pclk; + wire [31:0] dt_cpu0_dbif_wrdata_pclk; + wire dt_cpu0_dbif_write_pclk; + wire dt_cpu0_edacr_frc_idleack_pclk; + wire dt_cpu0_edbgrq_pclk; + wire dt_cpu0_edecr_osuce_pclk; + wire dt_cpu0_edecr_rce_pclk; + wire dt_cpu0_edecr_ss_pclk; + wire dt_cpu0_edprcr_corepurq_pclk; + wire dt_cpu0_et_oslock_gclk; + wire dt_cpu0_halt_ack_gclk; + wire dt_cpu0_hlt_dbgevt_ok_gclk; + wire dt_cpu0_noclkstop_pclk; + wire dt_cpu0_os_double_lock_gclk; + wire dt_cpu0_pmusnapshot_ack_gclk; + wire dt_cpu0_pmusnapshot_req_pclk; + wire dt_cpu0_wfx_dbg_req_gclk; + wire dt_cpu0_wfx_wakeup_pclk; + wire dt_cpu1_coredbg_in_reset_gclk; + wire [1:0] dt_cpu1_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu1_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu1_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu1_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu1_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu1_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu1_cti_trigoutack_7to4_gclk; + wire dt_cpu1_cti_trigoutack_bit1_gclk; + wire dt_cpu1_dbif_ack_gclk; + wire [14:2] dt_cpu1_dbif_addr_pclk; + wire dt_cpu1_dbif_err_gclk; + wire dt_cpu1_dbif_locked_pclk; + wire [31:0] dt_cpu1_dbif_rddata_gclk; + wire dt_cpu1_dbif_req_pclk; + wire [31:0] dt_cpu1_dbif_wrdata_pclk; + wire dt_cpu1_dbif_write_pclk; + wire dt_cpu1_edacr_frc_idleack_pclk; + wire dt_cpu1_edbgrq_pclk; + wire dt_cpu1_edecr_osuce_pclk; + wire dt_cpu1_edecr_rce_pclk; + wire dt_cpu1_edecr_ss_pclk; + wire dt_cpu1_edprcr_corepurq_pclk; + wire dt_cpu1_et_oslock_gclk; + wire dt_cpu1_halt_ack_gclk; + wire dt_cpu1_hlt_dbgevt_ok_gclk; + wire dt_cpu1_noclkstop_pclk; + wire dt_cpu1_os_double_lock_gclk; + wire dt_cpu1_pmusnapshot_ack_gclk; + wire dt_cpu1_pmusnapshot_req_pclk; + wire dt_cpu1_wfx_dbg_req_gclk; + wire dt_cpu1_wfx_wakeup_pclk; + wire dt_cpu2_coredbg_in_reset_gclk; + wire [1:0] dt_cpu2_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu2_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu2_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu2_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu2_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu2_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu2_cti_trigoutack_7to4_gclk; + wire dt_cpu2_cti_trigoutack_bit1_gclk; + wire dt_cpu2_dbif_ack_gclk; + wire [14:2] dt_cpu2_dbif_addr_pclk; + wire dt_cpu2_dbif_err_gclk; + wire dt_cpu2_dbif_locked_pclk; + wire [31:0] dt_cpu2_dbif_rddata_gclk; + wire dt_cpu2_dbif_req_pclk; + wire [31:0] dt_cpu2_dbif_wrdata_pclk; + wire dt_cpu2_dbif_write_pclk; + wire dt_cpu2_edacr_frc_idleack_pclk; + wire dt_cpu2_edbgrq_pclk; + wire dt_cpu2_edecr_osuce_pclk; + wire dt_cpu2_edecr_rce_pclk; + wire dt_cpu2_edecr_ss_pclk; + wire dt_cpu2_edprcr_corepurq_pclk; + wire dt_cpu2_et_oslock_gclk; + wire dt_cpu2_halt_ack_gclk; + wire dt_cpu2_hlt_dbgevt_ok_gclk; + wire dt_cpu2_noclkstop_pclk; + wire dt_cpu2_os_double_lock_gclk; + wire dt_cpu2_pmusnapshot_ack_gclk; + wire dt_cpu2_pmusnapshot_req_pclk; + wire dt_cpu2_wfx_dbg_req_gclk; + wire dt_cpu2_wfx_wakeup_pclk; + wire dt_cpu3_coredbg_in_reset_gclk; + wire [1:0] dt_cpu3_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu3_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu3_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu3_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu3_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu3_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu3_cti_trigoutack_7to4_gclk; + wire dt_cpu3_cti_trigoutack_bit1_gclk; + wire dt_cpu3_dbif_ack_gclk; + wire [14:2] dt_cpu3_dbif_addr_pclk; + wire dt_cpu3_dbif_err_gclk; + wire dt_cpu3_dbif_locked_pclk; + wire [31:0] dt_cpu3_dbif_rddata_gclk; + wire dt_cpu3_dbif_req_pclk; + wire [31:0] dt_cpu3_dbif_wrdata_pclk; + wire dt_cpu3_dbif_write_pclk; + wire dt_cpu3_edacr_frc_idleack_pclk; + wire dt_cpu3_edbgrq_pclk; + wire dt_cpu3_edecr_osuce_pclk; + wire dt_cpu3_edecr_rce_pclk; + wire dt_cpu3_edecr_ss_pclk; + wire dt_cpu3_edprcr_corepurq_pclk; + wire dt_cpu3_et_oslock_gclk; + wire dt_cpu3_halt_ack_gclk; + wire dt_cpu3_hlt_dbgevt_ok_gclk; + wire dt_cpu3_noclkstop_pclk; + wire dt_cpu3_os_double_lock_gclk; + wire dt_cpu3_pmusnapshot_ack_gclk; + wire dt_cpu3_pmusnapshot_req_pclk; + wire dt_cpu3_wfx_dbg_req_gclk; + wire dt_cpu3_wfx_wakeup_pclk; + wire etclken_cpu0_i; + wire etclken_cpu1_i; + wire etclken_cpu2_i; + wire etclken_cpu3_i; + wire giccdisable_cpu0_o; + wire giccdisable_cpu1_o; + wire giccdisable_cpu2_o; + wire giccdisable_cpu3_o; + wire [`MAIA_CN:0] ic_block_eoi_sgi_wr; + wire [`MAIA_CN:0] ic_el_change_complete; + wire [`MAIA_CN:0] ic_hcr_change_complete; + wire [`MAIA_CN:0] ic_ich_el2_tall0; + wire [`MAIA_CN:0] ic_ich_el2_tall1; + wire [`MAIA_CN:0] ic_ich_el2_tc; + wire [`MAIA_CN:0] ic_nfiq; + wire [`MAIA_CN:0] ic_nirq; + wire [`MAIA_CN:0] ic_nsei; + wire [`MAIA_CN:0] ic_nvfiq; + wire [`MAIA_CN:0] ic_nvirq; + wire [`MAIA_CN:0] ic_nvsei; + wire [`MAIA_CN:0] ic_p_valid; + wire [`MAIA_CN:0] ic_sample_spr; + wire [`MAIA_CN:0] ic_scr_change_complete; + wire [`MAIA_CN:0] ic_sra_el1ns_en; + wire [`MAIA_CN:0] ic_sra_el1s_en; + wire [`MAIA_CN:0] ic_sra_el2_en; + wire [`MAIA_CN:0] ic_sra_el3_en; + wire [`MAIA_CN:0] ic_sre_el1ns_hyp_trap; + wire [`MAIA_CN:0] ic_sre_el1ns_mon_trap; + wire [`MAIA_CN:0] ic_sre_el1s_mon_trap; + wire [`MAIA_CN:0] ic_sre_el2_mon_trap; + wire l2_cpu0_arb_thrshld_timeout_en; + wire l2_cpu0_barrier_done; + wire l2_cpu0_blk_non_evict_wr; + wire l2_cpu0_ccb_dbg_req_c3; + wire [48:0] l2_cpu0_ccb_req_addr_c3; + wire [4:0] l2_cpu0_ccb_req_id_c3; + wire [23:0] l2_cpu0_ccb_req_info_c3; + wire [8:0] l2_cpu0_ccb_req_type_c3; + wire l2_cpu0_cfg_ecc_en; + wire [2:0] l2_cpu0_dbufid_r1; + wire [129:0] l2_cpu0_ddata_r2; + wire l2_cpu0_ddlb_ecc_err_r3; + wire l2_cpu0_dext_err_r2; + wire l2_cpu0_dext_err_type_r2; + wire l2_cpu0_disable_clean_evict_opt; + wire l2_cpu0_dlast_r1; + wire l2_cpu0_dsngl_ecc_err_r3; + wire [3:0] l2_cpu0_dsq_clr_id_q; + wire l2_cpu0_dsq_clr_vld_q; + wire [3:0] l2_cpu0_dsq_rd_buf_id; + wire [15:0] l2_cpu0_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu0_dsq_rd_data_q; + wire l2_cpu0_dsq_rd_en; + wire l2_cpu0_dsq_rd_en_x2; + wire l2_cpu0_dt_pmu_evt_en; + wire l2_cpu0_dvalid_r1; + wire l2_cpu0_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu0_flsh_if_rd_id_l4_dly; + wire l2_cpu0_flsh_if_rd_l4_dly; + wire l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu0_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu0_flsh_ls_rd_id_l4_dly; + wire l2_cpu0_flsh_ls_rd_l2_dly; + wire l2_cpu0_flsh_ls_rd_l4_dly; + wire l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu0_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu0_flsh_ls_wr_id_l4_dly; + wire l2_cpu0_flsh_ls_wr_l2_dly; + wire l2_cpu0_flsh_ls_wr_l4_dly; + wire l2_cpu0_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu0_ibufid_r1; + wire [15:0] l2_cpu0_ic_addr_arb_set; + wire l2_cpu0_ic_arb_fast; + wire l2_cpu0_ic_barrier_stall_q; + wire [43:18] l2_cpu0_ic_base; + wire [31:0] l2_cpu0_ic_data_arb_set; + wire [2:0] l2_cpu0_ic_elem_size_arb_set; + wire l2_cpu0_ic_excl_arb_set; + wire [2:0] l2_cpu0_ic_id_arb_set; + wire l2_cpu0_ic_ns_arb_set; + wire l2_cpu0_ic_vld_skid; + wire l2_cpu0_ic_write_arb_set; + wire [127:0] l2_cpu0_idata_r2; + wire l2_cpu0_idlb_ecc_err_r3; + wire l2_cpu0_idle_block_reqs_q; + wire l2_cpu0_idle_wakeup_q; + wire l2_cpu0_iext_err_r2; + wire l2_cpu0_iext_err_type_r2; + wire l2_cpu0_if_ccb_clken_c3; + wire l2_cpu0_if_ccb_req_c3; + wire l2_cpu0_if_ccb_resp; + wire [4:0] l2_cpu0_if_ccb_resp_id; + wire l2_cpu0_if_sync_done_q; + wire l2_cpu0_if_sync_req; + wire l2_cpu0_ifq_haz_pending; + wire l2_cpu0_isngl_ecc_err_r3; + wire l2_cpu0_ivalid_r1; + wire [1:0] l2_cpu0_l2_cache_size; + wire [5:0] l2_cpu0_lrq_haz_clr_id_dcd_q; + wire l2_cpu0_lrq_haz_pending; + wire l2_cpu0_ls_ccb_clken_c3; + wire l2_cpu0_ls_ccb_data_wr; + wire l2_cpu0_ls_ccb_req_c3; + wire l2_cpu0_ls_ccb_resp; + wire [4:0] l2_cpu0_ls_ccb_resp_id; + wire l2_cpu0_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu0_ls_rd_haz_id_arb_q; + wire l2_cpu0_ls_rd_haz_vld_arb_q; + wire l2_cpu0_ls_sync_req; + wire [4:0] l2_cpu0_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu0_ls_wr_data_w2a; + wire l2_cpu0_ls_wr_dirty_w2a; + wire l2_cpu0_ls_wr_err_w2a; + wire [2:0] l2_cpu0_ls_wr_haz_id_arb_q; + wire l2_cpu0_ls_wr_haz_vld_arb_q; + wire l2_cpu0_ls_wr_last_w2a; + wire l2_cpu0_ls_wr_req_w2a; + wire [2:0] l2_cpu0_ls_wr_type_w2a; + wire [12:0] l2_cpu0_mbist1_addr_b1; + wire l2_cpu0_mbist1_all_b1; + wire [3:0] l2_cpu0_mbist1_array_b1; + wire [7:0] l2_cpu0_mbist1_be_b1; + wire l2_cpu0_mbist1_en_b1; + wire l2_cpu0_mbist1_rd_en_b1; + wire l2_cpu0_mbist1_wr_en_b1; + wire l2_cpu0_no_intctrl; + wire l2_cpu0_pf_rd_vld_skid_popped; + wire l2_cpu0_pf_throttle_q; + wire [33:0] l2_cpu0_pmu_events; + wire [2:0] l2_cpu0_rbufid; + wire l2_cpu0_rd_aarch64_arb_set; + wire [44:0] l2_cpu0_rd_addr_arb_set; + wire l2_cpu0_rd_arb; + wire l2_cpu0_rd_arb_fast; + wire [15:8] l2_cpu0_rd_asid_arb_set; + wire l2_cpu0_rd_bypass_arb_set; + wire [2:0] l2_cpu0_rd_bypass_bufid_e5; + wire [2:0] l2_cpu0_rd_bypass_lrq_id_e5; + wire l2_cpu0_rd_bypass_req_can_e5; + wire l2_cpu0_rd_bypass_way_e5; + wire [2:0] l2_cpu0_rd_cache_attr_arb_set; + wire [2:0] l2_cpu0_rd_elem_size_arb_set; + wire l2_cpu0_rd_excl_arb_set; + wire [4:0] l2_cpu0_rd_id_arb_set; + wire [2:0] l2_cpu0_rd_lrq_id_arb_set; + wire [7:0] l2_cpu0_rd_page_attr_arb_set; + wire l2_cpu0_rd_prfm_arb_set; + wire l2_cpu0_rd_priv_arb_set; + wire l2_cpu0_rd_replayed_arb_set; + wire [1:0] l2_cpu0_rd_shared_arb_set; + wire [6:0] l2_cpu0_rd_type_arb_set; + wire l2_cpu0_rd_va48_arb_set; + wire l2_cpu0_rd_vld_skid; + wire l2_cpu0_rd_way_arb_set; + wire l2_cpu0_rexfail; + wire [1:0] l2_cpu0_rstate; + wire l2_cpu0_rvalid; + wire [2:0] l2_cpu0_spec_bufid; + wire l2_cpu0_spec_valid; + wire [63:0] l2_cpu0_spr_rd_data; + wire l2_cpu0_tbw_dbl_ecc_err; + wire [63:0] l2_cpu0_tbw_desc_data; + wire l2_cpu0_tbw_desc_vld; + wire l2_cpu0_tbw_ext_err; + wire l2_cpu0_tbw_ext_err_type; + wire l2_cpu0_tlb_ccb_clken_c3; + wire l2_cpu0_tlb_ccb_req_c3; + wire l2_cpu0_tlb_sync_complete; + wire l2_cpu0_tlb_sync_done_q; + wire l2_cpu0_tlb_sync_req; + wire l2_cpu0_trq_haz_pending; + wire l2_cpu0_tw_ccb_resp; + wire [4:0] l2_cpu0_tw_ccb_resp_id; + wire l2_cpu0_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu0_wr_addr_arb_set; + wire l2_cpu0_wr_arb; + wire l2_cpu0_wr_arb_fast; + wire [2:0] l2_cpu0_wr_cache_attr_arb_set; + wire [11:0] l2_cpu0_wr_cl_id_arb_set; + wire l2_cpu0_wr_clean_evict_arb_set; + wire [143:0] l2_cpu0_wr_data; + wire l2_cpu0_wr_data_stall; + wire l2_cpu0_wr_data_vld_x1_q; + wire l2_cpu0_wr_dirty_arb_set; + wire [2:0] l2_cpu0_wr_elem_size_arb_set; + wire l2_cpu0_wr_err_arb_set; + wire l2_cpu0_wr_evict_x1_q; + wire l2_cpu0_wr_ex_fail; + wire l2_cpu0_wr_ex_resp; + wire [3:0] l2_cpu0_wr_id_arb_set; + wire l2_cpu0_wr_last_arb_set; + wire [7:0] l2_cpu0_wr_page_attr_arb_set; + wire [3:0] l2_cpu0_wr_partial_dw_arb_set; + wire l2_cpu0_wr_priv_arb_set; + wire [1:0] l2_cpu0_wr_shared_arb_set; + wire [2:0] l2_cpu0_wr_type_arb_set; + wire l2_cpu0_wr_vld_skid; + wire l2_cpu0_wr_way_arb_set; + wire l2_cpu0_wrq_almost_full; + wire [15:0] l2_cpu0_wrq_haz_clr_id_dcd_q; + wire l2_cpu0_wrq_haz_pending; + wire l2_cpu1_arb_thrshld_timeout_en; + wire l2_cpu1_barrier_done; + wire l2_cpu1_blk_non_evict_wr; + wire l2_cpu1_ccb_dbg_req_c3; + wire [48:0] l2_cpu1_ccb_req_addr_c3; + wire [4:0] l2_cpu1_ccb_req_id_c3; + wire [23:0] l2_cpu1_ccb_req_info_c3; + wire [8:0] l2_cpu1_ccb_req_type_c3; + wire l2_cpu1_cfg_ecc_en; + wire [2:0] l2_cpu1_dbufid_r1; + wire [129:0] l2_cpu1_ddata_r2; + wire l2_cpu1_ddlb_ecc_err_r3; + wire l2_cpu1_dext_err_r2; + wire l2_cpu1_dext_err_type_r2; + wire l2_cpu1_disable_clean_evict_opt; + wire l2_cpu1_dlast_r1; + wire l2_cpu1_dsngl_ecc_err_r3; + wire [3:0] l2_cpu1_dsq_clr_id_q; + wire l2_cpu1_dsq_clr_vld_q; + wire [3:0] l2_cpu1_dsq_rd_buf_id; + wire [15:0] l2_cpu1_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu1_dsq_rd_data_q; + wire l2_cpu1_dsq_rd_en; + wire l2_cpu1_dsq_rd_en_x2; + wire l2_cpu1_dt_pmu_evt_en; + wire l2_cpu1_dvalid_r1; + wire l2_cpu1_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu1_flsh_if_rd_id_l4_dly; + wire l2_cpu1_flsh_if_rd_l4_dly; + wire l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu1_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu1_flsh_ls_rd_id_l4_dly; + wire l2_cpu1_flsh_ls_rd_l2_dly; + wire l2_cpu1_flsh_ls_rd_l4_dly; + wire l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu1_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu1_flsh_ls_wr_id_l4_dly; + wire l2_cpu1_flsh_ls_wr_l2_dly; + wire l2_cpu1_flsh_ls_wr_l4_dly; + wire l2_cpu1_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu1_ibufid_r1; + wire [15:0] l2_cpu1_ic_addr_arb_set; + wire l2_cpu1_ic_arb_fast; + wire l2_cpu1_ic_barrier_stall_q; + wire [43:18] l2_cpu1_ic_base; + wire [31:0] l2_cpu1_ic_data_arb_set; + wire [2:0] l2_cpu1_ic_elem_size_arb_set; + wire l2_cpu1_ic_excl_arb_set; + wire [2:0] l2_cpu1_ic_id_arb_set; + wire l2_cpu1_ic_ns_arb_set; + wire l2_cpu1_ic_vld_skid; + wire l2_cpu1_ic_write_arb_set; + wire [127:0] l2_cpu1_idata_r2; + wire l2_cpu1_idlb_ecc_err_r3; + wire l2_cpu1_idle_block_reqs_q; + wire l2_cpu1_idle_wakeup_q; + wire l2_cpu1_iext_err_r2; + wire l2_cpu1_iext_err_type_r2; + wire l2_cpu1_if_ccb_clken_c3; + wire l2_cpu1_if_ccb_req_c3; + wire l2_cpu1_if_ccb_resp; + wire [4:0] l2_cpu1_if_ccb_resp_id; + wire l2_cpu1_if_sync_done_q; + wire l2_cpu1_if_sync_req; + wire l2_cpu1_ifq_haz_pending; + wire l2_cpu1_isngl_ecc_err_r3; + wire l2_cpu1_ivalid_r1; + wire [1:0] l2_cpu1_l2_cache_size; + wire [5:0] l2_cpu1_lrq_haz_clr_id_dcd_q; + wire l2_cpu1_lrq_haz_pending; + wire l2_cpu1_ls_ccb_clken_c3; + wire l2_cpu1_ls_ccb_data_wr; + wire l2_cpu1_ls_ccb_req_c3; + wire l2_cpu1_ls_ccb_resp; + wire [4:0] l2_cpu1_ls_ccb_resp_id; + wire l2_cpu1_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu1_ls_rd_haz_id_arb_q; + wire l2_cpu1_ls_rd_haz_vld_arb_q; + wire l2_cpu1_ls_sync_req; + wire [4:0] l2_cpu1_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu1_ls_wr_data_w2a; + wire l2_cpu1_ls_wr_dirty_w2a; + wire l2_cpu1_ls_wr_err_w2a; + wire [2:0] l2_cpu1_ls_wr_haz_id_arb_q; + wire l2_cpu1_ls_wr_haz_vld_arb_q; + wire l2_cpu1_ls_wr_last_w2a; + wire l2_cpu1_ls_wr_req_w2a; + wire [2:0] l2_cpu1_ls_wr_type_w2a; + wire [12:0] l2_cpu1_mbist1_addr_b1; + wire l2_cpu1_mbist1_all_b1; + wire [3:0] l2_cpu1_mbist1_array_b1; + wire [7:0] l2_cpu1_mbist1_be_b1; + wire l2_cpu1_mbist1_en_b1; + wire l2_cpu1_mbist1_rd_en_b1; + wire l2_cpu1_mbist1_wr_en_b1; + wire l2_cpu1_no_intctrl; + wire l2_cpu1_pf_rd_vld_skid_popped; + wire l2_cpu1_pf_throttle_q; + wire [33:0] l2_cpu1_pmu_events; + wire [2:0] l2_cpu1_rbufid; + wire l2_cpu1_rd_aarch64_arb_set; + wire [44:0] l2_cpu1_rd_addr_arb_set; + wire l2_cpu1_rd_arb; + wire l2_cpu1_rd_arb_fast; + wire [15:8] l2_cpu1_rd_asid_arb_set; + wire l2_cpu1_rd_bypass_arb_set; + wire [2:0] l2_cpu1_rd_bypass_bufid_e5; + wire [2:0] l2_cpu1_rd_bypass_lrq_id_e5; + wire l2_cpu1_rd_bypass_req_can_e5; + wire l2_cpu1_rd_bypass_way_e5; + wire [2:0] l2_cpu1_rd_cache_attr_arb_set; + wire [2:0] l2_cpu1_rd_elem_size_arb_set; + wire l2_cpu1_rd_excl_arb_set; + wire [4:0] l2_cpu1_rd_id_arb_set; + wire [2:0] l2_cpu1_rd_lrq_id_arb_set; + wire [7:0] l2_cpu1_rd_page_attr_arb_set; + wire l2_cpu1_rd_prfm_arb_set; + wire l2_cpu1_rd_priv_arb_set; + wire l2_cpu1_rd_replayed_arb_set; + wire [1:0] l2_cpu1_rd_shared_arb_set; + wire [6:0] l2_cpu1_rd_type_arb_set; + wire l2_cpu1_rd_va48_arb_set; + wire l2_cpu1_rd_vld_skid; + wire l2_cpu1_rd_way_arb_set; + wire l2_cpu1_rexfail; + wire [1:0] l2_cpu1_rstate; + wire l2_cpu1_rvalid; + wire [2:0] l2_cpu1_spec_bufid; + wire l2_cpu1_spec_valid; + wire [63:0] l2_cpu1_spr_rd_data; + wire l2_cpu1_tbw_dbl_ecc_err; + wire [63:0] l2_cpu1_tbw_desc_data; + wire l2_cpu1_tbw_desc_vld; + wire l2_cpu1_tbw_ext_err; + wire l2_cpu1_tbw_ext_err_type; + wire l2_cpu1_tlb_ccb_clken_c3; + wire l2_cpu1_tlb_ccb_req_c3; + wire l2_cpu1_tlb_sync_complete; + wire l2_cpu1_tlb_sync_done_q; + wire l2_cpu1_tlb_sync_req; + wire l2_cpu1_trq_haz_pending; + wire l2_cpu1_tw_ccb_resp; + wire [4:0] l2_cpu1_tw_ccb_resp_id; + wire l2_cpu1_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu1_wr_addr_arb_set; + wire l2_cpu1_wr_arb; + wire l2_cpu1_wr_arb_fast; + wire [2:0] l2_cpu1_wr_cache_attr_arb_set; + wire [11:0] l2_cpu1_wr_cl_id_arb_set; + wire l2_cpu1_wr_clean_evict_arb_set; + wire [143:0] l2_cpu1_wr_data; + wire l2_cpu1_wr_data_stall; + wire l2_cpu1_wr_data_vld_x1_q; + wire l2_cpu1_wr_dirty_arb_set; + wire [2:0] l2_cpu1_wr_elem_size_arb_set; + wire l2_cpu1_wr_err_arb_set; + wire l2_cpu1_wr_evict_x1_q; + wire l2_cpu1_wr_ex_fail; + wire l2_cpu1_wr_ex_resp; + wire [3:0] l2_cpu1_wr_id_arb_set; + wire l2_cpu1_wr_last_arb_set; + wire [7:0] l2_cpu1_wr_page_attr_arb_set; + wire [3:0] l2_cpu1_wr_partial_dw_arb_set; + wire l2_cpu1_wr_priv_arb_set; + wire [1:0] l2_cpu1_wr_shared_arb_set; + wire [2:0] l2_cpu1_wr_type_arb_set; + wire l2_cpu1_wr_vld_skid; + wire l2_cpu1_wr_way_arb_set; + wire l2_cpu1_wrq_almost_full; + wire [15:0] l2_cpu1_wrq_haz_clr_id_dcd_q; + wire l2_cpu1_wrq_haz_pending; + wire l2_cpu2_arb_thrshld_timeout_en; + wire l2_cpu2_barrier_done; + wire l2_cpu2_blk_non_evict_wr; + wire l2_cpu2_ccb_dbg_req_c3; + wire [48:0] l2_cpu2_ccb_req_addr_c3; + wire [4:0] l2_cpu2_ccb_req_id_c3; + wire [23:0] l2_cpu2_ccb_req_info_c3; + wire [8:0] l2_cpu2_ccb_req_type_c3; + wire l2_cpu2_cfg_ecc_en; + wire [2:0] l2_cpu2_dbufid_r1; + wire [129:0] l2_cpu2_ddata_r2; + wire l2_cpu2_ddlb_ecc_err_r3; + wire l2_cpu2_dext_err_r2; + wire l2_cpu2_dext_err_type_r2; + wire l2_cpu2_disable_clean_evict_opt; + wire l2_cpu2_dlast_r1; + wire l2_cpu2_dsngl_ecc_err_r3; + wire [3:0] l2_cpu2_dsq_clr_id_q; + wire l2_cpu2_dsq_clr_vld_q; + wire [3:0] l2_cpu2_dsq_rd_buf_id; + wire [15:0] l2_cpu2_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu2_dsq_rd_data_q; + wire l2_cpu2_dsq_rd_en; + wire l2_cpu2_dsq_rd_en_x2; + wire l2_cpu2_dt_pmu_evt_en; + wire l2_cpu2_dvalid_r1; + wire l2_cpu2_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu2_flsh_if_rd_id_l4_dly; + wire l2_cpu2_flsh_if_rd_l4_dly; + wire l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu2_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu2_flsh_ls_rd_id_l4_dly; + wire l2_cpu2_flsh_ls_rd_l2_dly; + wire l2_cpu2_flsh_ls_rd_l4_dly; + wire l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu2_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu2_flsh_ls_wr_id_l4_dly; + wire l2_cpu2_flsh_ls_wr_l2_dly; + wire l2_cpu2_flsh_ls_wr_l4_dly; + wire l2_cpu2_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu2_ibufid_r1; + wire [15:0] l2_cpu2_ic_addr_arb_set; + wire l2_cpu2_ic_arb_fast; + wire l2_cpu2_ic_barrier_stall_q; + wire [43:18] l2_cpu2_ic_base; + wire [31:0] l2_cpu2_ic_data_arb_set; + wire [2:0] l2_cpu2_ic_elem_size_arb_set; + wire l2_cpu2_ic_excl_arb_set; + wire [2:0] l2_cpu2_ic_id_arb_set; + wire l2_cpu2_ic_ns_arb_set; + wire l2_cpu2_ic_vld_skid; + wire l2_cpu2_ic_write_arb_set; + wire [127:0] l2_cpu2_idata_r2; + wire l2_cpu2_idlb_ecc_err_r3; + wire l2_cpu2_idle_block_reqs_q; + wire l2_cpu2_idle_wakeup_q; + wire l2_cpu2_iext_err_r2; + wire l2_cpu2_iext_err_type_r2; + wire l2_cpu2_if_ccb_clken_c3; + wire l2_cpu2_if_ccb_req_c3; + wire l2_cpu2_if_ccb_resp; + wire [4:0] l2_cpu2_if_ccb_resp_id; + wire l2_cpu2_if_sync_done_q; + wire l2_cpu2_if_sync_req; + wire l2_cpu2_ifq_haz_pending; + wire l2_cpu2_isngl_ecc_err_r3; + wire l2_cpu2_ivalid_r1; + wire [1:0] l2_cpu2_l2_cache_size; + wire [5:0] l2_cpu2_lrq_haz_clr_id_dcd_q; + wire l2_cpu2_lrq_haz_pending; + wire l2_cpu2_ls_ccb_clken_c3; + wire l2_cpu2_ls_ccb_data_wr; + wire l2_cpu2_ls_ccb_req_c3; + wire l2_cpu2_ls_ccb_resp; + wire [4:0] l2_cpu2_ls_ccb_resp_id; + wire l2_cpu2_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu2_ls_rd_haz_id_arb_q; + wire l2_cpu2_ls_rd_haz_vld_arb_q; + wire l2_cpu2_ls_sync_req; + wire [4:0] l2_cpu2_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu2_ls_wr_data_w2a; + wire l2_cpu2_ls_wr_dirty_w2a; + wire l2_cpu2_ls_wr_err_w2a; + wire [2:0] l2_cpu2_ls_wr_haz_id_arb_q; + wire l2_cpu2_ls_wr_haz_vld_arb_q; + wire l2_cpu2_ls_wr_last_w2a; + wire l2_cpu2_ls_wr_req_w2a; + wire [2:0] l2_cpu2_ls_wr_type_w2a; + wire [12:0] l2_cpu2_mbist1_addr_b1; + wire l2_cpu2_mbist1_all_b1; + wire [3:0] l2_cpu2_mbist1_array_b1; + wire [7:0] l2_cpu2_mbist1_be_b1; + wire l2_cpu2_mbist1_en_b1; + wire l2_cpu2_mbist1_rd_en_b1; + wire l2_cpu2_mbist1_wr_en_b1; + wire l2_cpu2_no_intctrl; + wire l2_cpu2_pf_rd_vld_skid_popped; + wire l2_cpu2_pf_throttle_q; + wire [33:0] l2_cpu2_pmu_events; + wire [2:0] l2_cpu2_rbufid; + wire l2_cpu2_rd_aarch64_arb_set; + wire [44:0] l2_cpu2_rd_addr_arb_set; + wire l2_cpu2_rd_arb; + wire l2_cpu2_rd_arb_fast; + wire [15:8] l2_cpu2_rd_asid_arb_set; + wire l2_cpu2_rd_bypass_arb_set; + wire [2:0] l2_cpu2_rd_bypass_bufid_e5; + wire [2:0] l2_cpu2_rd_bypass_lrq_id_e5; + wire l2_cpu2_rd_bypass_req_can_e5; + wire l2_cpu2_rd_bypass_way_e5; + wire [2:0] l2_cpu2_rd_cache_attr_arb_set; + wire [2:0] l2_cpu2_rd_elem_size_arb_set; + wire l2_cpu2_rd_excl_arb_set; + wire [4:0] l2_cpu2_rd_id_arb_set; + wire [2:0] l2_cpu2_rd_lrq_id_arb_set; + wire [7:0] l2_cpu2_rd_page_attr_arb_set; + wire l2_cpu2_rd_prfm_arb_set; + wire l2_cpu2_rd_priv_arb_set; + wire l2_cpu2_rd_replayed_arb_set; + wire [1:0] l2_cpu2_rd_shared_arb_set; + wire [6:0] l2_cpu2_rd_type_arb_set; + wire l2_cpu2_rd_va48_arb_set; + wire l2_cpu2_rd_vld_skid; + wire l2_cpu2_rd_way_arb_set; + wire l2_cpu2_rexfail; + wire [1:0] l2_cpu2_rstate; + wire l2_cpu2_rvalid; + wire [2:0] l2_cpu2_spec_bufid; + wire l2_cpu2_spec_valid; + wire [63:0] l2_cpu2_spr_rd_data; + wire l2_cpu2_tbw_dbl_ecc_err; + wire [63:0] l2_cpu2_tbw_desc_data; + wire l2_cpu2_tbw_desc_vld; + wire l2_cpu2_tbw_ext_err; + wire l2_cpu2_tbw_ext_err_type; + wire l2_cpu2_tlb_ccb_clken_c3; + wire l2_cpu2_tlb_ccb_req_c3; + wire l2_cpu2_tlb_sync_complete; + wire l2_cpu2_tlb_sync_done_q; + wire l2_cpu2_tlb_sync_req; + wire l2_cpu2_trq_haz_pending; + wire l2_cpu2_tw_ccb_resp; + wire [4:0] l2_cpu2_tw_ccb_resp_id; + wire l2_cpu2_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu2_wr_addr_arb_set; + wire l2_cpu2_wr_arb; + wire l2_cpu2_wr_arb_fast; + wire [2:0] l2_cpu2_wr_cache_attr_arb_set; + wire [11:0] l2_cpu2_wr_cl_id_arb_set; + wire l2_cpu2_wr_clean_evict_arb_set; + wire [143:0] l2_cpu2_wr_data; + wire l2_cpu2_wr_data_stall; + wire l2_cpu2_wr_data_vld_x1_q; + wire l2_cpu2_wr_dirty_arb_set; + wire [2:0] l2_cpu2_wr_elem_size_arb_set; + wire l2_cpu2_wr_err_arb_set; + wire l2_cpu2_wr_evict_x1_q; + wire l2_cpu2_wr_ex_fail; + wire l2_cpu2_wr_ex_resp; + wire [3:0] l2_cpu2_wr_id_arb_set; + wire l2_cpu2_wr_last_arb_set; + wire [7:0] l2_cpu2_wr_page_attr_arb_set; + wire [3:0] l2_cpu2_wr_partial_dw_arb_set; + wire l2_cpu2_wr_priv_arb_set; + wire [1:0] l2_cpu2_wr_shared_arb_set; + wire [2:0] l2_cpu2_wr_type_arb_set; + wire l2_cpu2_wr_vld_skid; + wire l2_cpu2_wr_way_arb_set; + wire l2_cpu2_wrq_almost_full; + wire [15:0] l2_cpu2_wrq_haz_clr_id_dcd_q; + wire l2_cpu2_wrq_haz_pending; + wire l2_cpu3_arb_thrshld_timeout_en; + wire l2_cpu3_barrier_done; + wire l2_cpu3_blk_non_evict_wr; + wire l2_cpu3_ccb_dbg_req_c3; + wire [48:0] l2_cpu3_ccb_req_addr_c3; + wire [4:0] l2_cpu3_ccb_req_id_c3; + wire [23:0] l2_cpu3_ccb_req_info_c3; + wire [8:0] l2_cpu3_ccb_req_type_c3; + wire l2_cpu3_cfg_ecc_en; + wire [2:0] l2_cpu3_dbufid_r1; + wire [129:0] l2_cpu3_ddata_r2; + wire l2_cpu3_ddlb_ecc_err_r3; + wire l2_cpu3_dext_err_r2; + wire l2_cpu3_dext_err_type_r2; + wire l2_cpu3_disable_clean_evict_opt; + wire l2_cpu3_dlast_r1; + wire l2_cpu3_dsngl_ecc_err_r3; + wire [3:0] l2_cpu3_dsq_clr_id_q; + wire l2_cpu3_dsq_clr_vld_q; + wire [3:0] l2_cpu3_dsq_rd_buf_id; + wire [15:0] l2_cpu3_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu3_dsq_rd_data_q; + wire l2_cpu3_dsq_rd_en; + wire l2_cpu3_dsq_rd_en_x2; + wire l2_cpu3_dt_pmu_evt_en; + wire l2_cpu3_dvalid_r1; + wire l2_cpu3_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu3_flsh_if_rd_id_l4_dly; + wire l2_cpu3_flsh_if_rd_l4_dly; + wire l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu3_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu3_flsh_ls_rd_id_l4_dly; + wire l2_cpu3_flsh_ls_rd_l2_dly; + wire l2_cpu3_flsh_ls_rd_l4_dly; + wire l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu3_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu3_flsh_ls_wr_id_l4_dly; + wire l2_cpu3_flsh_ls_wr_l2_dly; + wire l2_cpu3_flsh_ls_wr_l4_dly; + wire l2_cpu3_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu3_ibufid_r1; + wire [15:0] l2_cpu3_ic_addr_arb_set; + wire l2_cpu3_ic_arb_fast; + wire l2_cpu3_ic_barrier_stall_q; + wire [43:18] l2_cpu3_ic_base; + wire [31:0] l2_cpu3_ic_data_arb_set; + wire [2:0] l2_cpu3_ic_elem_size_arb_set; + wire l2_cpu3_ic_excl_arb_set; + wire [2:0] l2_cpu3_ic_id_arb_set; + wire l2_cpu3_ic_ns_arb_set; + wire l2_cpu3_ic_vld_skid; + wire l2_cpu3_ic_write_arb_set; + wire [127:0] l2_cpu3_idata_r2; + wire l2_cpu3_idlb_ecc_err_r3; + wire l2_cpu3_idle_block_reqs_q; + wire l2_cpu3_idle_wakeup_q; + wire l2_cpu3_iext_err_r2; + wire l2_cpu3_iext_err_type_r2; + wire l2_cpu3_if_ccb_clken_c3; + wire l2_cpu3_if_ccb_req_c3; + wire l2_cpu3_if_ccb_resp; + wire [4:0] l2_cpu3_if_ccb_resp_id; + wire l2_cpu3_if_sync_done_q; + wire l2_cpu3_if_sync_req; + wire l2_cpu3_ifq_haz_pending; + wire l2_cpu3_isngl_ecc_err_r3; + wire l2_cpu3_ivalid_r1; + wire [1:0] l2_cpu3_l2_cache_size; + wire [5:0] l2_cpu3_lrq_haz_clr_id_dcd_q; + wire l2_cpu3_lrq_haz_pending; + wire l2_cpu3_ls_ccb_clken_c3; + wire l2_cpu3_ls_ccb_data_wr; + wire l2_cpu3_ls_ccb_req_c3; + wire l2_cpu3_ls_ccb_resp; + wire [4:0] l2_cpu3_ls_ccb_resp_id; + wire l2_cpu3_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu3_ls_rd_haz_id_arb_q; + wire l2_cpu3_ls_rd_haz_vld_arb_q; + wire l2_cpu3_ls_sync_req; + wire [4:0] l2_cpu3_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu3_ls_wr_data_w2a; + wire l2_cpu3_ls_wr_dirty_w2a; + wire l2_cpu3_ls_wr_err_w2a; + wire [2:0] l2_cpu3_ls_wr_haz_id_arb_q; + wire l2_cpu3_ls_wr_haz_vld_arb_q; + wire l2_cpu3_ls_wr_last_w2a; + wire l2_cpu3_ls_wr_req_w2a; + wire [2:0] l2_cpu3_ls_wr_type_w2a; + wire [12:0] l2_cpu3_mbist1_addr_b1; + wire l2_cpu3_mbist1_all_b1; + wire [3:0] l2_cpu3_mbist1_array_b1; + wire [7:0] l2_cpu3_mbist1_be_b1; + wire l2_cpu3_mbist1_en_b1; + wire l2_cpu3_mbist1_rd_en_b1; + wire l2_cpu3_mbist1_wr_en_b1; + wire l2_cpu3_no_intctrl; + wire l2_cpu3_pf_rd_vld_skid_popped; + wire l2_cpu3_pf_throttle_q; + wire [33:0] l2_cpu3_pmu_events; + wire [2:0] l2_cpu3_rbufid; + wire l2_cpu3_rd_aarch64_arb_set; + wire [44:0] l2_cpu3_rd_addr_arb_set; + wire l2_cpu3_rd_arb; + wire l2_cpu3_rd_arb_fast; + wire [15:8] l2_cpu3_rd_asid_arb_set; + wire l2_cpu3_rd_bypass_arb_set; + wire [2:0] l2_cpu3_rd_bypass_bufid_e5; + wire [2:0] l2_cpu3_rd_bypass_lrq_id_e5; + wire l2_cpu3_rd_bypass_req_can_e5; + wire l2_cpu3_rd_bypass_way_e5; + wire [2:0] l2_cpu3_rd_cache_attr_arb_set; + wire [2:0] l2_cpu3_rd_elem_size_arb_set; + wire l2_cpu3_rd_excl_arb_set; + wire [4:0] l2_cpu3_rd_id_arb_set; + wire [2:0] l2_cpu3_rd_lrq_id_arb_set; + wire [7:0] l2_cpu3_rd_page_attr_arb_set; + wire l2_cpu3_rd_prfm_arb_set; + wire l2_cpu3_rd_priv_arb_set; + wire l2_cpu3_rd_replayed_arb_set; + wire [1:0] l2_cpu3_rd_shared_arb_set; + wire [6:0] l2_cpu3_rd_type_arb_set; + wire l2_cpu3_rd_va48_arb_set; + wire l2_cpu3_rd_vld_skid; + wire l2_cpu3_rd_way_arb_set; + wire l2_cpu3_rexfail; + wire [1:0] l2_cpu3_rstate; + wire l2_cpu3_rvalid; + wire [2:0] l2_cpu3_spec_bufid; + wire l2_cpu3_spec_valid; + wire [63:0] l2_cpu3_spr_rd_data; + wire l2_cpu3_tbw_dbl_ecc_err; + wire [63:0] l2_cpu3_tbw_desc_data; + wire l2_cpu3_tbw_desc_vld; + wire l2_cpu3_tbw_ext_err; + wire l2_cpu3_tbw_ext_err_type; + wire l2_cpu3_tlb_ccb_clken_c3; + wire l2_cpu3_tlb_ccb_req_c3; + wire l2_cpu3_tlb_sync_complete; + wire l2_cpu3_tlb_sync_done_q; + wire l2_cpu3_tlb_sync_req; + wire l2_cpu3_trq_haz_pending; + wire l2_cpu3_tw_ccb_resp; + wire [4:0] l2_cpu3_tw_ccb_resp_id; + wire l2_cpu3_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu3_wr_addr_arb_set; + wire l2_cpu3_wr_arb; + wire l2_cpu3_wr_arb_fast; + wire [2:0] l2_cpu3_wr_cache_attr_arb_set; + wire [11:0] l2_cpu3_wr_cl_id_arb_set; + wire l2_cpu3_wr_clean_evict_arb_set; + wire [143:0] l2_cpu3_wr_data; + wire l2_cpu3_wr_data_stall; + wire l2_cpu3_wr_data_vld_x1_q; + wire l2_cpu3_wr_dirty_arb_set; + wire [2:0] l2_cpu3_wr_elem_size_arb_set; + wire l2_cpu3_wr_err_arb_set; + wire l2_cpu3_wr_evict_x1_q; + wire l2_cpu3_wr_ex_fail; + wire l2_cpu3_wr_ex_resp; + wire [3:0] l2_cpu3_wr_id_arb_set; + wire l2_cpu3_wr_last_arb_set; + wire [7:0] l2_cpu3_wr_page_attr_arb_set; + wire [3:0] l2_cpu3_wr_partial_dw_arb_set; + wire l2_cpu3_wr_priv_arb_set; + wire [1:0] l2_cpu3_wr_shared_arb_set; + wire [2:0] l2_cpu3_wr_type_arb_set; + wire l2_cpu3_wr_vld_skid; + wire l2_cpu3_wr_way_arb_set; + wire l2_cpu3_wrq_almost_full; + wire [15:0] l2_cpu3_wrq_haz_clr_id_dcd_q; + wire l2_cpu3_wrq_haz_pending; + wire [2:0] l2_tbnk0_cpu0_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu0_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu0_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu0_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu1_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu1_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu1_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu1_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu2_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu2_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu2_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu2_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu3_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu3_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu3_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu3_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu0_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu0_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu0_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu0_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu1_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu1_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu1_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu1_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu2_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu2_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu2_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu2_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu3_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu3_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu3_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu3_wrq_clr_l4_dly2_q; + wire ls_cpu0_clrexmon; + wire ls_cpu0_imp_abort_containable; + wire ls_cpu0_imp_abort_dec; + wire ls_cpu0_imp_abort_ecc; + wire ls_cpu0_imp_abort_slv; + wire ls_cpu0_raw_eae_nonsec; + wire ls_cpu0_raw_eae_secure; + wire ls_cpu1_clrexmon; + wire ls_cpu1_imp_abort_containable; + wire ls_cpu1_imp_abort_dec; + wire ls_cpu1_imp_abort_ecc; + wire ls_cpu1_imp_abort_slv; + wire ls_cpu1_raw_eae_nonsec; + wire ls_cpu1_raw_eae_secure; + wire ls_cpu2_clrexmon; + wire ls_cpu2_imp_abort_containable; + wire ls_cpu2_imp_abort_dec; + wire ls_cpu2_imp_abort_ecc; + wire ls_cpu2_imp_abort_slv; + wire ls_cpu2_raw_eae_nonsec; + wire ls_cpu2_raw_eae_secure; + wire ls_cpu3_clrexmon; + wire ls_cpu3_imp_abort_containable; + wire ls_cpu3_imp_abort_dec; + wire ls_cpu3_imp_abort_ecc; + wire ls_cpu3_imp_abort_slv; + wire ls_cpu3_raw_eae_nonsec; + wire ls_cpu3_raw_eae_secure; + wire ncommirq_cpu0_i; + wire ncommirq_cpu1_i; + wire ncommirq_cpu2_i; + wire ncommirq_cpu3_i; + wire ncorereset_cpu0_o; + wire ncorereset_cpu1_o; + wire ncorereset_cpu2_o; + wire ncorereset_cpu3_o; + wire ncpuporeset_cpu0_o; + wire ncpuporeset_cpu1_o; + wire ncpuporeset_cpu2_o; + wire ncpuporeset_cpu3_o; + wire niden_cpu0_o; + wire niden_cpu1_o; + wire niden_cpu2_o; + wire niden_cpu3_o; + wire nmbistreset_cpu0_o; + wire nmbistreset_cpu1_o; + wire nmbistreset_cpu2_o; + wire nmbistreset_cpu3_o; + wire npmuirq_cpu0_i; + wire npmuirq_cpu1_i; + wire npmuirq_cpu2_i; + wire npmuirq_cpu3_i; + wire pm_export_cpu0_i; + wire pm_export_cpu1_i; + wire pm_export_cpu2_i; + wire pm_export_cpu3_i; + wire [24:0] pmuevent_cpu0_i; + wire [24:0] pmuevent_cpu1_i; + wire [24:0] pmuevent_cpu2_i; + wire [24:0] pmuevent_cpu3_i; + wire [43:2] rvbaraddr_cpu0_o; + wire [43:2] rvbaraddr_cpu1_o; + wire [43:2] rvbaraddr_cpu2_o; + wire [43:2] rvbaraddr_cpu3_o; + wire spiden_cpu0_o; + wire spiden_cpu1_o; + wire spiden_cpu2_o; + wire spiden_cpu3_o; + wire spniden_cpu0_o; + wire spniden_cpu1_o; + wire spniden_cpu2_o; + wire spniden_cpu3_o; + wire syncreqm_cpu0_o; + wire syncreqm_cpu1_o; + wire syncreqm_cpu2_o; + wire syncreqm_cpu3_o; + wire [1:0] tm_cpu0_cnthctl_kernel; + wire [3:0] tm_cpu0_cntkctl_usr; + wire [1:0] tm_cpu1_cnthctl_kernel; + wire [3:0] tm_cpu1_cntkctl_usr; + wire [1:0] tm_cpu2_cnthctl_kernel; + wire [3:0] tm_cpu2_cntkctl_usr; + wire [1:0] tm_cpu3_cnthctl_kernel; + wire [3:0] tm_cpu3_cntkctl_usr; + wire [63:0] tsvalueb_cpu0_o; + wire [63:0] tsvalueb_cpu1_o; + wire [63:0] tsvalueb_cpu2_o; + wire [63:0] tsvalueb_cpu3_o; + wire vinithi_cpu0_o; + wire vinithi_cpu1_o; + wire vinithi_cpu2_o; + wire vinithi_cpu3_o; + + maia_cpu ucpu0( // outputs + .afreadym_cpu (afreadym_cpu0_i), + .atbytesm_cpu (atbytesm_cpu0_i[1:0]), + .atdatam_cpu (atdatam_cpu0_i[31:0]), + .atidm_cpu (atidm_cpu0_i[6:0]), + .atvalidm_cpu (atvalidm_cpu0_i), + .commrx_cpu (commrx_cpu0_i), + .commtx_cpu (commtx_cpu0_i), + .dbgack_cpu (dbgack_cpu0_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu0_i), + .dbgrstreq_cpu (dbgrstreq_cpu0_i), + .ds_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_flush (ds_cpu0_flush), + .ds_flush_type (ds_cpu0_flush_type[5:0]), + .ds_hcr_va (ds_cpu0_hcr_va), + .ds_hcr_vf (ds_cpu0_hcr_vf), + .ds_hcr_vi (ds_cpu0_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu0_reset_req), + .ds_sev_req (ds_cpu0_sev_req), + .ds_sevl_req (ds_cpu0_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_wfe_req (ds_cpu0_wfe_req), + .ds_wfi_req (ds_cpu0_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu0_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu0_clrexmon), + .ls_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu0_i), + .npmuirq_cpu (npmuirq_cpu0_i), + .pm_export_cpu (pm_export_cpu0_i), + .pmuevent_cpu (pmuevent_cpu0_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu0_o), + .afvalidm_cpu (afvalidm_cpu0_o), + .atclken_cpu (atclken_cpu0_o), + .atreadym_cpu (atreadym_cpu0_o), + .cfgend_cpu (cfgend_cpu0_o), + .cfgte_cpu (cfgte_cpu0_o), + .ck_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_event_reg (ck_cpu0_event_reg), + .ck_gclkt (ck_gclkt[0]), + .ck_wfe_ack (ck_cpu0_wfe_ack), + .ck_wfi_ack (ck_cpu0_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu0_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu0_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu0_o), + .cpuid (cpuid_cpu0_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu0_o), + .dbgen_cpu (dbgen_cpu0_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu0_o), + .dbgromaddr_cpu (dbgromaddr_cpu0_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu0_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu0_o), + .dftramhold_cpu (dftramhold_cpu0_o), + .dftrstdisable_cpu (dftrstdisable_cpu0_o), + .dftse_cpu (dftse_cpu0_o), + .dt_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu0_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[0]), + .ic_el_change_complete (ic_el_change_complete[0]), + .ic_hcr_change_complete (ic_hcr_change_complete[0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[0]), + .ic_ich_el2_tc (ic_ich_el2_tc[0]), + .ic_nfiq (ic_nfiq[0]), + .ic_nirq (ic_nirq[0]), + .ic_nsei (ic_nsei[0]), + .ic_nvfiq (ic_nvfiq[0]), + .ic_nvirq (ic_nvirq[0]), + .ic_nvsei (ic_nvsei[0]), + .ic_p_valid (ic_p_valid[0]), + .ic_sample_spr (ic_sample_spr[0]), + .ic_scr_change_complete (ic_scr_change_complete[0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[0]), + .ic_sra_el1s_en (ic_sra_el1s_en[0]), + .ic_sra_el2_en (ic_sra_el2_en[0]), + .ic_sra_el3_en (ic_sra_el3_en[0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[0]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu0_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu0_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu0_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu0_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu0_rexfail), + .l2_cpu_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu0_rvalid), + .l2_cpu_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu0_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu0_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu0_o), + .ncpuporeset_cpu (ncpuporeset_cpu0_o), + .niden_cpu (niden_cpu0_o), + .nmbistreset_cpu (nmbistreset_cpu0_o), + .rvbaraddr_cpu (rvbaraddr_cpu0_o[43:2]), + .spiden_cpu (spiden_cpu0_o), + .spniden_cpu (spniden_cpu0_o), + .syncreqm_cpu (syncreqm_cpu0_o), + .tm_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu0_o[63:0]), + .vinithi_cpu (vinithi_cpu0_o) + ); // ucpu0 + + maia_cpu ucpu1( // outputs + .afreadym_cpu (afreadym_cpu1_i), + .atbytesm_cpu (atbytesm_cpu1_i[1:0]), + .atdatam_cpu (atdatam_cpu1_i[31:0]), + .atidm_cpu (atidm_cpu1_i[6:0]), + .atvalidm_cpu (atvalidm_cpu1_i), + .commrx_cpu (commrx_cpu1_i), + .commtx_cpu (commtx_cpu1_i), + .dbgack_cpu (dbgack_cpu1_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu1_i), + .dbgrstreq_cpu (dbgrstreq_cpu1_i), + .ds_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_flush (ds_cpu1_flush), + .ds_flush_type (ds_cpu1_flush_type[5:0]), + .ds_hcr_va (ds_cpu1_hcr_va), + .ds_hcr_vf (ds_cpu1_hcr_vf), + .ds_hcr_vi (ds_cpu1_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu1_reset_req), + .ds_sev_req (ds_cpu1_sev_req), + .ds_sevl_req (ds_cpu1_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_wfe_req (ds_cpu1_wfe_req), + .ds_wfi_req (ds_cpu1_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu1_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu1_clrexmon), + .ls_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu1_i), + .npmuirq_cpu (npmuirq_cpu1_i), + .pm_export_cpu (pm_export_cpu1_i), + .pmuevent_cpu (pmuevent_cpu1_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu1_o), + .afvalidm_cpu (afvalidm_cpu1_o), + .atclken_cpu (atclken_cpu1_o), + .atreadym_cpu (atreadym_cpu1_o), + .cfgend_cpu (cfgend_cpu1_o), + .cfgte_cpu (cfgte_cpu1_o), + .ck_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_event_reg (ck_cpu1_event_reg), + .ck_gclkt (ck_gclkt[1]), + .ck_wfe_ack (ck_cpu1_wfe_ack), + .ck_wfi_ack (ck_cpu1_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu1_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu1_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu1_o), + .cpuid (cpuid_cpu1_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu1_o), + .dbgen_cpu (dbgen_cpu1_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu1_o), + .dbgromaddr_cpu (dbgromaddr_cpu1_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu1_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu1_o), + .dftramhold_cpu (dftramhold_cpu1_o), + .dftrstdisable_cpu (dftrstdisable_cpu1_o), + .dftse_cpu (dftse_cpu1_o), + .dt_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu1_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[1]), + .ic_el_change_complete (ic_el_change_complete[1]), + .ic_hcr_change_complete (ic_hcr_change_complete[1]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[1]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[1]), + .ic_ich_el2_tc (ic_ich_el2_tc[1]), + .ic_nfiq (ic_nfiq[1]), + .ic_nirq (ic_nirq[1]), + .ic_nsei (ic_nsei[1]), + .ic_nvfiq (ic_nvfiq[1]), + .ic_nvirq (ic_nvirq[1]), + .ic_nvsei (ic_nvsei[1]), + .ic_p_valid (ic_p_valid[1]), + .ic_sample_spr (ic_sample_spr[1]), + .ic_scr_change_complete (ic_scr_change_complete[1]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[1]), + .ic_sra_el1s_en (ic_sra_el1s_en[1]), + .ic_sra_el2_en (ic_sra_el2_en[1]), + .ic_sra_el3_en (ic_sra_el3_en[1]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[1]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[1]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[1]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[1]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu1_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu1_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu1_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu1_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu1_rexfail), + .l2_cpu_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu1_rvalid), + .l2_cpu_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu1_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu1_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu1_o), + .ncpuporeset_cpu (ncpuporeset_cpu1_o), + .niden_cpu (niden_cpu1_o), + .nmbistreset_cpu (nmbistreset_cpu1_o), + .rvbaraddr_cpu (rvbaraddr_cpu1_o[43:2]), + .spiden_cpu (spiden_cpu1_o), + .spniden_cpu (spniden_cpu1_o), + .syncreqm_cpu (syncreqm_cpu1_o), + .tm_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu1_o[63:0]), + .vinithi_cpu (vinithi_cpu1_o) + ); // ucpu1 + + maia_cpu ucpu2( // outputs + .afreadym_cpu (afreadym_cpu2_i), + .atbytesm_cpu (atbytesm_cpu2_i[1:0]), + .atdatam_cpu (atdatam_cpu2_i[31:0]), + .atidm_cpu (atidm_cpu2_i[6:0]), + .atvalidm_cpu (atvalidm_cpu2_i), + .commrx_cpu (commrx_cpu2_i), + .commtx_cpu (commtx_cpu2_i), + .dbgack_cpu (dbgack_cpu2_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu2_i), + .dbgrstreq_cpu (dbgrstreq_cpu2_i), + .ds_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_flush (ds_cpu2_flush), + .ds_flush_type (ds_cpu2_flush_type[5:0]), + .ds_hcr_va (ds_cpu2_hcr_va), + .ds_hcr_vf (ds_cpu2_hcr_vf), + .ds_hcr_vi (ds_cpu2_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu2_reset_req), + .ds_sev_req (ds_cpu2_sev_req), + .ds_sevl_req (ds_cpu2_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_wfe_req (ds_cpu2_wfe_req), + .ds_wfi_req (ds_cpu2_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu2_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu2_clrexmon), + .ls_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu2_i), + .npmuirq_cpu (npmuirq_cpu2_i), + .pm_export_cpu (pm_export_cpu2_i), + .pmuevent_cpu (pmuevent_cpu2_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu2_o), + .afvalidm_cpu (afvalidm_cpu2_o), + .atclken_cpu (atclken_cpu2_o), + .atreadym_cpu (atreadym_cpu2_o), + .cfgend_cpu (cfgend_cpu2_o), + .cfgte_cpu (cfgte_cpu2_o), + .ck_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_event_reg (ck_cpu2_event_reg), + .ck_gclkt (ck_gclkt[2]), + .ck_wfe_ack (ck_cpu2_wfe_ack), + .ck_wfi_ack (ck_cpu2_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu2_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu2_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu2_o), + .cpuid (cpuid_cpu2_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu2_o), + .dbgen_cpu (dbgen_cpu2_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu2_o), + .dbgromaddr_cpu (dbgromaddr_cpu2_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu2_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu2_o), + .dftramhold_cpu (dftramhold_cpu2_o), + .dftrstdisable_cpu (dftrstdisable_cpu2_o), + .dftse_cpu (dftse_cpu2_o), + .dt_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu2_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[2]), + .ic_el_change_complete (ic_el_change_complete[2]), + .ic_hcr_change_complete (ic_hcr_change_complete[2]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[2]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[2]), + .ic_ich_el2_tc (ic_ich_el2_tc[2]), + .ic_nfiq (ic_nfiq[2]), + .ic_nirq (ic_nirq[2]), + .ic_nsei (ic_nsei[2]), + .ic_nvfiq (ic_nvfiq[2]), + .ic_nvirq (ic_nvirq[2]), + .ic_nvsei (ic_nvsei[2]), + .ic_p_valid (ic_p_valid[2]), + .ic_sample_spr (ic_sample_spr[2]), + .ic_scr_change_complete (ic_scr_change_complete[2]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[2]), + .ic_sra_el1s_en (ic_sra_el1s_en[2]), + .ic_sra_el2_en (ic_sra_el2_en[2]), + .ic_sra_el3_en (ic_sra_el3_en[2]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[2]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[2]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[2]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[2]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu2_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu2_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu2_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu2_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu2_rexfail), + .l2_cpu_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu2_rvalid), + .l2_cpu_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu2_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu2_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu2_o), + .ncpuporeset_cpu (ncpuporeset_cpu2_o), + .niden_cpu (niden_cpu2_o), + .nmbistreset_cpu (nmbistreset_cpu2_o), + .rvbaraddr_cpu (rvbaraddr_cpu2_o[43:2]), + .spiden_cpu (spiden_cpu2_o), + .spniden_cpu (spniden_cpu2_o), + .syncreqm_cpu (syncreqm_cpu2_o), + .tm_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu2_o[63:0]), + .vinithi_cpu (vinithi_cpu2_o) + ); // ucpu2 + + maia_cpu ucpu3( // outputs + .afreadym_cpu (afreadym_cpu3_i), + .atbytesm_cpu (atbytesm_cpu3_i[1:0]), + .atdatam_cpu (atdatam_cpu3_i[31:0]), + .atidm_cpu (atidm_cpu3_i[6:0]), + .atvalidm_cpu (atvalidm_cpu3_i), + .commrx_cpu (commrx_cpu3_i), + .commtx_cpu (commtx_cpu3_i), + .dbgack_cpu (dbgack_cpu3_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu (dbgrstreq_cpu3_i), + .ds_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_flush (ds_cpu3_flush), + .ds_flush_type (ds_cpu3_flush_type[5:0]), + .ds_hcr_va (ds_cpu3_hcr_va), + .ds_hcr_vf (ds_cpu3_hcr_vf), + .ds_hcr_vi (ds_cpu3_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_ic_scr_change (ds_cpu3_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu3_reset_req), + .ds_sev_req (ds_cpu3_sev_req), + .ds_sevl_req (ds_cpu3_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_wfe_req (ds_cpu3_wfe_req), + .ds_wfi_req (ds_cpu3_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu3_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu3_clrexmon), + .ls_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu3_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu3_i), + .npmuirq_cpu (npmuirq_cpu3_i), + .pm_export_cpu (pm_export_cpu3_i), + .pmuevent_cpu (pmuevent_cpu3_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu3_o), + .afvalidm_cpu (afvalidm_cpu3_o), + .atclken_cpu (atclken_cpu3_o), + .atreadym_cpu (atreadym_cpu3_o), + .cfgend_cpu (cfgend_cpu3_o), + .cfgte_cpu (cfgte_cpu3_o), + .ck_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_event_reg (ck_cpu3_event_reg), + .ck_gclkt (ck_gclkt[3]), + .ck_wfe_ack (ck_cpu3_wfe_ack), + .ck_wfi_ack (ck_cpu3_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu3_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu3_o), + .cpuid (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu3_o), + .dbgen_cpu (dbgen_cpu3_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu3_o), + .dbgromaddr_cpu (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu3_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu3_o), + .dftramhold_cpu (dftramhold_cpu3_o), + .dftrstdisable_cpu (dftrstdisable_cpu3_o), + .dftse_cpu (dftse_cpu3_o), + .dt_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu3_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[3]), + .ic_el_change_complete (ic_el_change_complete[3]), + .ic_hcr_change_complete (ic_hcr_change_complete[3]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[3]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[3]), + .ic_ich_el2_tc (ic_ich_el2_tc[3]), + .ic_nfiq (ic_nfiq[3]), + .ic_nirq (ic_nirq[3]), + .ic_nsei (ic_nsei[3]), + .ic_nvfiq (ic_nvfiq[3]), + .ic_nvirq (ic_nvirq[3]), + .ic_nvsei (ic_nvsei[3]), + .ic_p_valid (ic_p_valid[3]), + .ic_sample_spr (ic_sample_spr[3]), + .ic_scr_change_complete (ic_scr_change_complete[3]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[3]), + .ic_sra_el1s_en (ic_sra_el1s_en[3]), + .ic_sra_el2_en (ic_sra_el2_en[3]), + .ic_sra_el3_en (ic_sra_el3_en[3]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[3]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[3]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[3]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[3]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu3_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu3_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu3_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu3_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu3_rexfail), + .l2_cpu_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu3_rvalid), + .l2_cpu_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu3_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu3_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu3_o), + .ncpuporeset_cpu (ncpuporeset_cpu3_o), + .niden_cpu (niden_cpu3_o), + .nmbistreset_cpu (nmbistreset_cpu3_o), + .rvbaraddr_cpu (rvbaraddr_cpu3_o[43:2]), + .spiden_cpu (spiden_cpu3_o), + .spniden_cpu (spniden_cpu3_o), + .syncreqm_cpu (syncreqm_cpu3_o), + .tm_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu3_o[63:0]), + .vinithi_cpu (vinithi_cpu3_o) + ); // ucpu3 + + maia_noncpu_feq28_s unoncpu( // outputs + .AFREADYM0 (AFREADYM0), + .AFREADYM1 (AFREADYM1), + .AFREADYM2 (AFREADYM2), + .AFREADYM3 (AFREADYM3), + .ARREADYS (ARREADYS), + .ATBYTESM0 (ATBYTESM0[1:0]), + .ATBYTESM1 (ATBYTESM1[1:0]), + .ATBYTESM2 (ATBYTESM2[1:0]), + .ATBYTESM3 (ATBYTESM3[1:0]), + .ATDATAM0 (ATDATAM0[31:0]), + .ATDATAM1 (ATDATAM1[31:0]), + .ATDATAM2 (ATDATAM2[31:0]), + .ATDATAM3 (ATDATAM3[31:0]), + .ATIDM0 (ATIDM0[6:0]), + .ATIDM1 (ATIDM1[6:0]), + .ATIDM2 (ATIDM2[6:0]), + .ATIDM3 (ATIDM3[6:0]), + .ATVALIDM0 (ATVALIDM0), + .ATVALIDM1 (ATVALIDM1), + .ATVALIDM2 (ATVALIDM2), + .ATVALIDM3 (ATVALIDM3), + .AWREADYS (AWREADYS), + .BIDS (BIDS[4:0]), + .BRESPS (BRESPS[1:0]), + .BVALIDS (BVALIDS), + .CLREXMONACK (CLREXMONACK), + .COMMRX (COMMRX[`MAIA_CN:0]), + .COMMTX (COMMTX[`MAIA_CN:0]), + .CPUQACCEPTn (CPUQACCEPTn[`MAIA_CN:0]), + .CPUQACTIVE (CPUQACTIVE[`MAIA_CN:0]), + .CPUQDENY (CPUQDENY[`MAIA_CN:0]), + .CTICHINACK (CTICHINACK[3:0]), + .CTICHOUT (CTICHOUT[3:0]), + .CTIIRQ (CTIIRQ[`MAIA_CN:0]), + .DBGACK (DBGACK[`MAIA_CN:0]), + .DBGNOPWRDWN (DBGNOPWRDWN[`MAIA_CN:0]), + .DBGPWRUPREQ (DBGPWRUPREQ[`MAIA_CN:0]), + .DBGRSTREQ (DBGRSTREQ[`MAIA_CN:0]), + .EVENTO (EVENTO), + .ICCTDATA (ICCTDATA[15:0]), + .ICCTID (ICCTID[1:0]), + .ICCTLAST (ICCTLAST), + .ICCTVALID (ICCTVALID), + .ICDTREADY (ICDTREADY), + .L2FLUSHDONE (L2FLUSHDONE), + .L2QACCEPTn (L2QACCEPTn), + .L2QACTIVE (L2QACTIVE), + .L2QDENY (L2QDENY), + .PMUEVENT0 (PMUEVENT0[24:0]), + .PMUEVENT1 (PMUEVENT1[24:0]), + .PMUEVENT2 (PMUEVENT2[24:0]), + .PMUEVENT3 (PMUEVENT3[24:0]), + .PMUSNAPSHOTACK (PMUSNAPSHOTACK[`MAIA_CN:0]), + .PRDATADBG (PRDATADBG[31:0]), + .PREADYDBG (PREADYDBG), + .PSLVERRDBG (PSLVERRDBG), + .RDATAS (RDATAS[127:0]), + .REQMEMATTR (REQMEMATTR[7:0]), + .RIDS (RIDS[4:0]), + .RLASTS (RLASTS), + .RRESPS (RRESPS[1:0]), + .RVALIDS (RVALIDS), + .RXDATLCRDV (RXDATLCRDV), + .RXLINKACTIVEACK (RXLINKACTIVEACK), + .RXRSPLCRDV (RXRSPLCRDV), + .RXSNPLCRDV (RXSNPLCRDV), + .SMPEN (SMPEN[`MAIA_CN:0]), + .STANDBYWFE (STANDBYWFE[`MAIA_CN:0]), + .STANDBYWFI (STANDBYWFI[`MAIA_CN:0]), + .STANDBYWFIL2 (STANDBYWFIL2), + .TXDATFLIT (TXDATFLIT[193:0]), + .TXDATFLITPEND (TXDATFLITPEND), + .TXDATFLITV (TXDATFLITV), + .TXLINKACTIVEREQ (TXLINKACTIVEREQ), + .TXREQFLIT (TXREQFLIT[99:0]), + .TXREQFLITPEND (TXREQFLITPEND), + .TXREQFLITV (TXREQFLITV), + .TXRSPFLIT (TXRSPFLIT[44:0]), + .TXRSPFLITPEND (TXRSPFLITPEND), + .TXRSPFLITV (TXRSPFLITV), + .TXSACTIVE (TXSACTIVE), + .WARMRSTREQ (WARMRSTREQ[`MAIA_CN:0]), + .WREADYS (WREADYS), + .aa64naa32_cpu0_o (aa64naa32_cpu0_o), + .aa64naa32_cpu1_o (aa64naa32_cpu1_o), + .aa64naa32_cpu2_o (aa64naa32_cpu2_o), + .aa64naa32_cpu3_o (aa64naa32_cpu3_o), + .afvalidm_cpu0_o (afvalidm_cpu0_o), + .afvalidm_cpu1_o (afvalidm_cpu1_o), + .afvalidm_cpu2_o (afvalidm_cpu2_o), + .afvalidm_cpu3_o (afvalidm_cpu3_o), + .atclken_cpu0_o (atclken_cpu0_o), + .atclken_cpu1_o (atclken_cpu1_o), + .atclken_cpu2_o (atclken_cpu2_o), + .atclken_cpu3_o (atclken_cpu3_o), + .atreadym_cpu0_o (atreadym_cpu0_o), + .atreadym_cpu1_o (atreadym_cpu1_o), + .atreadym_cpu2_o (atreadym_cpu2_o), + .atreadym_cpu3_o (atreadym_cpu3_o), + .cfgend_cpu0_o (cfgend_cpu0_o), + .cfgend_cpu1_o (cfgend_cpu1_o), + .cfgend_cpu2_o (cfgend_cpu2_o), + .cfgend_cpu3_o (cfgend_cpu3_o), + .cfgte_cpu0_o (cfgte_cpu0_o), + .cfgte_cpu1_o (cfgte_cpu1_o), + .cfgte_cpu2_o (cfgte_cpu2_o), + .cfgte_cpu3_o (cfgte_cpu3_o), + .ck_cpu0_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_cpu0_event_reg (ck_cpu0_event_reg), + .ck_cpu0_wfe_ack (ck_cpu0_wfe_ack), + .ck_cpu0_wfi_ack (ck_cpu0_wfi_ack), + .ck_cpu1_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_cpu1_event_reg (ck_cpu1_event_reg), + .ck_cpu1_wfe_ack (ck_cpu1_wfe_ack), + .ck_cpu1_wfi_ack (ck_cpu1_wfi_ack), + .ck_cpu2_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_cpu2_event_reg (ck_cpu2_event_reg), + .ck_cpu2_wfe_ack (ck_cpu2_wfe_ack), + .ck_cpu2_wfi_ack (ck_cpu2_wfi_ack), + .ck_cpu3_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_cpu3_event_reg (ck_cpu3_event_reg), + .ck_cpu3_wfe_ack (ck_cpu3_wfe_ack), + .ck_cpu3_wfi_ack (ck_cpu3_wfi_ack), + .ck_gclkt (ck_gclkt[`MAIA_CN:0]), + .clusteridaff1_cpu0_o (clusteridaff1_cpu0_o[7:0]), + .clusteridaff1_cpu1_o (clusteridaff1_cpu1_o[7:0]), + .clusteridaff1_cpu2_o (clusteridaff1_cpu2_o[7:0]), + .clusteridaff1_cpu3_o (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu0_o (clusteridaff2_cpu0_o[7:0]), + .clusteridaff2_cpu1_o (clusteridaff2_cpu1_o[7:0]), + .clusteridaff2_cpu2_o (clusteridaff2_cpu2_o[7:0]), + .clusteridaff2_cpu3_o (clusteridaff2_cpu3_o[7:0]), + .cp15sdisable_cpu0_o (cp15sdisable_cpu0_o), + .cp15sdisable_cpu1_o (cp15sdisable_cpu1_o), + .cp15sdisable_cpu2_o (cp15sdisable_cpu2_o), + .cp15sdisable_cpu3_o (cp15sdisable_cpu3_o), + .cpuid_cpu0_o (cpuid_cpu0_o[1:0]), + .cpuid_cpu1_o (cpuid_cpu1_o[1:0]), + .cpuid_cpu2_o (cpuid_cpu2_o[1:0]), + .cpuid_cpu3_o (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu0_o (cryptodisable_cpu0_o), + .cryptodisable_cpu1_o (cryptodisable_cpu1_o), + .cryptodisable_cpu2_o (cryptodisable_cpu2_o), + .cryptodisable_cpu3_o (cryptodisable_cpu3_o), + .dbgen_cpu0_o (dbgen_cpu0_o), + .dbgen_cpu1_o (dbgen_cpu1_o), + .dbgen_cpu2_o (dbgen_cpu2_o), + .dbgen_cpu3_o (dbgen_cpu3_o), + .dbgl1rstdisable_cpu0_o (dbgl1rstdisable_cpu0_o), + .dbgl1rstdisable_cpu1_o (dbgl1rstdisable_cpu1_o), + .dbgl1rstdisable_cpu2_o (dbgl1rstdisable_cpu2_o), + .dbgl1rstdisable_cpu3_o (dbgl1rstdisable_cpu3_o), + .dbgromaddr_cpu0_o (dbgromaddr_cpu0_o[43:12]), + .dbgromaddr_cpu1_o (dbgromaddr_cpu1_o[43:12]), + .dbgromaddr_cpu2_o (dbgromaddr_cpu2_o[43:12]), + .dbgromaddr_cpu3_o (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu0_o (dbgromaddrv_cpu0_o), + .dbgromaddrv_cpu1_o (dbgromaddrv_cpu1_o), + .dbgromaddrv_cpu2_o (dbgromaddrv_cpu2_o), + .dbgromaddrv_cpu3_o (dbgromaddrv_cpu3_o), + .dftcrclkdisable_cpu0_o (dftcrclkdisable_cpu0_o), + .dftcrclkdisable_cpu1_o (dftcrclkdisable_cpu1_o), + .dftcrclkdisable_cpu2_o (dftcrclkdisable_cpu2_o), + .dftcrclkdisable_cpu3_o (dftcrclkdisable_cpu3_o), + .dftramhold_cpu0_o (dftramhold_cpu0_o), + .dftramhold_cpu1_o (dftramhold_cpu1_o), + .dftramhold_cpu2_o (dftramhold_cpu2_o), + .dftramhold_cpu3_o (dftramhold_cpu3_o), + .dftrstdisable_cpu0_o (dftrstdisable_cpu0_o), + .dftrstdisable_cpu1_o (dftrstdisable_cpu1_o), + .dftrstdisable_cpu2_o (dftrstdisable_cpu2_o), + .dftrstdisable_cpu3_o (dftrstdisable_cpu3_o), + .dftse_cpu0_o (dftse_cpu0_o), + .dftse_cpu1_o (dftse_cpu1_o), + .dftse_cpu2_o (dftse_cpu2_o), + .dftse_cpu3_o (dftse_cpu3_o), + .dt_cpu0_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cpu0_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cpu0_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cpu0_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_cpu0_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_cpu0_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_cpu0_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_cpu0_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_cpu0_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_cpu0_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_cpu0_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_cpu0_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_cpu0_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_cpu0_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_cpu0_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_cpu0_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_cpu0_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cpu1_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cpu1_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cpu1_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_cpu1_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_cpu1_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_cpu1_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_cpu1_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_cpu1_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_cpu1_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_cpu1_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_cpu1_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_cpu1_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_cpu1_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_cpu1_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_cpu1_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_cpu1_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cpu2_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cpu2_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cpu2_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_cpu2_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_cpu2_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_cpu2_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_cpu2_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_cpu2_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_cpu2_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_cpu2_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_cpu2_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_cpu2_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_cpu2_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_cpu2_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_cpu2_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_cpu2_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cpu3_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cpu3_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cpu3_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_cpu3_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_cpu3_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_cpu3_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_cpu3_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_cpu3_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_cpu3_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_cpu3_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_cpu3_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_cpu3_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_cpu3_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_cpu3_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_cpu3_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_cpu3_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .giccdisable_cpu0_o (giccdisable_cpu0_o), + .giccdisable_cpu1_o (giccdisable_cpu1_o), + .giccdisable_cpu2_o (giccdisable_cpu2_o), + .giccdisable_cpu3_o (giccdisable_cpu3_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[`MAIA_CN:0]), + .ic_el_change_complete (ic_el_change_complete[`MAIA_CN:0]), + .ic_hcr_change_complete (ic_hcr_change_complete[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq[`MAIA_CN:0]), + .ic_nirq (ic_nirq[`MAIA_CN:0]), + .ic_nsei (ic_nsei[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei[`MAIA_CN:0]), + .ic_p_valid (ic_p_valid[`MAIA_CN:0]), + .ic_sample_spr (ic_sample_spr[`MAIA_CN:0]), + .ic_scr_change_complete (ic_scr_change_complete[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[`MAIA_CN:0]), + .l2_cpu0_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu0_barrier_done (l2_cpu0_barrier_done), + .l2_cpu0_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu0_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu0_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu0_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu0_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu0_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu0_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu0_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu0_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu0_ddbl_ecc_err_r3 (l2_cpu0_ddlb_ecc_err_r3), + .l2_cpu0_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu0_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu0_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu0_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu0_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu0_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu0_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu0_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu0_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu0_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu0_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu0_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu0_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu0_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu0_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu0_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu0_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu0_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu0_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu0_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu0_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu0_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu0_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu0_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu0_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu0_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu0_idbl_ecc_err_r3 (l2_cpu0_idlb_ecc_err_r3), + .l2_cpu0_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu0_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu0_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu0_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu0_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu0_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu0_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu0_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu0_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu0_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu0_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu0_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu0_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu0_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu0_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu0_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu0_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu0_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu0_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu0_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu0_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu0_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu0_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu0_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu0_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu0_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu0_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu0_rd_arb (l2_cpu0_rd_arb), + .l2_cpu0_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu0_rexfail (l2_cpu0_rexfail), + .l2_cpu0_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu0_rvalid (l2_cpu0_rvalid), + .l2_cpu0_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu0_spec_valid (l2_cpu0_spec_valid), + .l2_cpu0_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu0_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu0_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu0_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu0_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu0_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu0_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu0_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu0_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu0_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu0_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu0_wr_arb (l2_cpu0_wr_arb), + .l2_cpu0_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu0_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu0_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu0_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu0_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_cpu1_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu1_barrier_done (l2_cpu1_barrier_done), + .l2_cpu1_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu1_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu1_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu1_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu1_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu1_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu1_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu1_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu1_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu1_ddbl_ecc_err_r3 (l2_cpu1_ddlb_ecc_err_r3), + .l2_cpu1_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu1_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu1_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu1_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu1_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu1_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu1_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu1_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu1_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu1_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu1_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu1_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu1_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu1_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu1_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu1_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu1_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu1_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu1_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu1_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu1_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu1_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu1_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu1_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu1_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu1_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu1_idbl_ecc_err_r3 (l2_cpu1_idlb_ecc_err_r3), + .l2_cpu1_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu1_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu1_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu1_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu1_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu1_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu1_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu1_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu1_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu1_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu1_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu1_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu1_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu1_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu1_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu1_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu1_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu1_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu1_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu1_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu1_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu1_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu1_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu1_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu1_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu1_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu1_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu1_rd_arb (l2_cpu1_rd_arb), + .l2_cpu1_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu1_rexfail (l2_cpu1_rexfail), + .l2_cpu1_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu1_rvalid (l2_cpu1_rvalid), + .l2_cpu1_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu1_spec_valid (l2_cpu1_spec_valid), + .l2_cpu1_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu1_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu1_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu1_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu1_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu1_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu1_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu1_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu1_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu1_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu1_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu1_wr_arb (l2_cpu1_wr_arb), + .l2_cpu1_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu1_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu1_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu1_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu1_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_cpu2_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu2_barrier_done (l2_cpu2_barrier_done), + .l2_cpu2_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu2_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu2_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu2_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu2_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu2_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu2_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu2_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu2_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu2_ddbl_ecc_err_r3 (l2_cpu2_ddlb_ecc_err_r3), + .l2_cpu2_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu2_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu2_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu2_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu2_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu2_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu2_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu2_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu2_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu2_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu2_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu2_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu2_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu2_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu2_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu2_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu2_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu2_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu2_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu2_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu2_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu2_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu2_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu2_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu2_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu2_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu2_idbl_ecc_err_r3 (l2_cpu2_idlb_ecc_err_r3), + .l2_cpu2_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu2_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu2_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu2_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu2_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu2_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu2_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu2_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu2_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu2_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu2_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu2_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu2_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu2_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu2_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu2_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu2_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu2_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu2_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu2_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu2_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu2_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu2_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu2_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu2_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu2_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu2_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu2_rd_arb (l2_cpu2_rd_arb), + .l2_cpu2_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu2_rexfail (l2_cpu2_rexfail), + .l2_cpu2_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu2_rvalid (l2_cpu2_rvalid), + .l2_cpu2_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu2_spec_valid (l2_cpu2_spec_valid), + .l2_cpu2_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu2_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu2_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu2_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu2_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu2_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu2_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu2_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu2_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu2_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu2_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu2_wr_arb (l2_cpu2_wr_arb), + .l2_cpu2_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu2_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu2_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu2_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu2_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_cpu3_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu3_barrier_done (l2_cpu3_barrier_done), + .l2_cpu3_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu3_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu3_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu3_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu3_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu3_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu3_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu3_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu3_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu3_ddbl_ecc_err_r3 (l2_cpu3_ddlb_ecc_err_r3), + .l2_cpu3_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu3_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu3_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu3_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu3_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu3_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu3_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu3_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu3_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu3_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu3_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu3_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu3_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu3_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu3_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu3_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu3_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu3_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu3_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu3_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu3_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu3_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu3_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu3_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu3_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu3_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu3_idbl_ecc_err_r3 (l2_cpu3_idlb_ecc_err_r3), + .l2_cpu3_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu3_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu3_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu3_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu3_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu3_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu3_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu3_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu3_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu3_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu3_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu3_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu3_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu3_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu3_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu3_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu3_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu3_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu3_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu3_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu3_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu3_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu3_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu3_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu3_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu3_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu3_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu3_rd_arb (l2_cpu3_rd_arb), + .l2_cpu3_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu3_rexfail (l2_cpu3_rexfail), + .l2_cpu3_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu3_rvalid (l2_cpu3_rvalid), + .l2_cpu3_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu3_spec_valid (l2_cpu3_spec_valid), + .l2_cpu3_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu3_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu3_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu3_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu3_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu3_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu3_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu3_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu3_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu3_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu3_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu3_wr_arb (l2_cpu3_wr_arb), + .l2_cpu3_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu3_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu3_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu3_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu3_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_tbnk0_cpu0_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu0_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu0_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu0_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu1_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu1_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu1_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu1_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu2_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu2_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu2_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu2_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu3_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu3_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu3_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu3_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu0_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu0_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu0_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu0_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu1_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu1_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu1_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu1_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu2_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu2_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu2_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu2_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu3_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu3_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu3_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu3_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .nCNTHPIRQ (nCNTHPIRQ[`MAIA_CN:0]), + .nCNTPNSIRQ (nCNTPNSIRQ[`MAIA_CN:0]), + .nCNTPSIRQ (nCNTPSIRQ[`MAIA_CN:0]), + .nCNTVIRQ (nCNTVIRQ[`MAIA_CN:0]), + .nCOMMIRQ (nCOMMIRQ[`MAIA_CN:0]), + .nEXTERRIRQ (nEXTERRIRQ), + .nINTERRIRQ (nINTERRIRQ), + .nPMUIRQ (nPMUIRQ[`MAIA_CN:0]), + .nVCPUMNTIRQ (nVCPUMNTIRQ[`MAIA_CN:0]), + .ncorereset_cpu0_o (ncorereset_cpu0_o), + .ncorereset_cpu1_o (ncorereset_cpu1_o), + .ncorereset_cpu2_o (ncorereset_cpu2_o), + .ncorereset_cpu3_o (ncorereset_cpu3_o), + .ncpuporeset_cpu0_o (ncpuporeset_cpu0_o), + .ncpuporeset_cpu1_o (ncpuporeset_cpu1_o), + .ncpuporeset_cpu2_o (ncpuporeset_cpu2_o), + .ncpuporeset_cpu3_o (ncpuporeset_cpu3_o), + .niden_cpu0_o (niden_cpu0_o), + .niden_cpu1_o (niden_cpu1_o), + .niden_cpu2_o (niden_cpu2_o), + .niden_cpu3_o (niden_cpu3_o), + .nmbistreset_cpu0_o (nmbistreset_cpu0_o), + .nmbistreset_cpu1_o (nmbistreset_cpu1_o), + .nmbistreset_cpu2_o (nmbistreset_cpu2_o), + .nmbistreset_cpu3_o (nmbistreset_cpu3_o), + .rvbaraddr_cpu0_o (rvbaraddr_cpu0_o[43:2]), + .rvbaraddr_cpu1_o (rvbaraddr_cpu1_o[43:2]), + .rvbaraddr_cpu2_o (rvbaraddr_cpu2_o[43:2]), + .rvbaraddr_cpu3_o (rvbaraddr_cpu3_o[43:2]), + .spiden_cpu0_o (spiden_cpu0_o), + .spiden_cpu1_o (spiden_cpu1_o), + .spiden_cpu2_o (spiden_cpu2_o), + .spiden_cpu3_o (spiden_cpu3_o), + .spniden_cpu0_o (spniden_cpu0_o), + .spniden_cpu1_o (spniden_cpu1_o), + .spniden_cpu2_o (spniden_cpu2_o), + .spniden_cpu3_o (spniden_cpu3_o), + .syncreqm_cpu0_o (syncreqm_cpu0_o), + .syncreqm_cpu1_o (syncreqm_cpu1_o), + .syncreqm_cpu2_o (syncreqm_cpu2_o), + .syncreqm_cpu3_o (syncreqm_cpu3_o), + .tm_cpu0_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cpu0_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tm_cpu1_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cpu1_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tm_cpu2_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cpu2_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tm_cpu3_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cpu3_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tsvalueb_cpu0_o (tsvalueb_cpu0_o[63:0]), + .tsvalueb_cpu1_o (tsvalueb_cpu1_o[63:0]), + .tsvalueb_cpu2_o (tsvalueb_cpu2_o[63:0]), + .tsvalueb_cpu3_o (tsvalueb_cpu3_o[63:0]), + .vinithi_cpu0_o (vinithi_cpu0_o), + .vinithi_cpu1_o (vinithi_cpu1_o), + .vinithi_cpu2_o (vinithi_cpu2_o), + .vinithi_cpu3_o (vinithi_cpu3_o), + + // inputs + .AA64nAA32 (AA64nAA32[`MAIA_CN:0]), + .ACLKENS (ACLKENS), + .AFVALIDM0 (AFVALIDM0), + .AFVALIDM1 (AFVALIDM1), + .AFVALIDM2 (AFVALIDM2), + .AFVALIDM3 (AFVALIDM3), + .AINACTS (AINACTS), + .ARADDRS (ARADDRS[43:0]), + .ARCACHES (ARCACHES[3:0]), + .ARIDS (ARIDS[4:0]), + .ARLENS (ARLENS[7:0]), + .ARPROTS (ARPROTS[2:0]), + .ARUSERS (ARUSERS[1:0]), + .ARVALIDS (ARVALIDS), + .ATCLKEN (ATCLKEN), + .ATREADYM0 (ATREADYM0), + .ATREADYM1 (ATREADYM1), + .ATREADYM2 (ATREADYM2), + .ATREADYM3 (ATREADYM3), + .AWADDRS (AWADDRS[43:0]), + .AWCACHES (AWCACHES[3:0]), + .AWIDS (AWIDS[4:0]), + .AWLENS (AWLENS[7:0]), + .AWPROTS (AWPROTS[2:0]), + .AWUSERS (AWUSERS[1:0]), + .AWVALIDS (AWVALIDS), + .BREADYS (BREADYS), + .BROADCASTCACHEMAINT (BROADCASTCACHEMAINT), + .BROADCASTINNER (BROADCASTINNER), + .BROADCASTOUTER (BROADCASTOUTER), + .CFGEND (CFGEND[`MAIA_CN:0]), + .CFGTE (CFGTE[`MAIA_CN:0]), + .CIHSBYPASS (CIHSBYPASS[3:0]), + .CISBYPASS (CISBYPASS), + .CLK (CLK), + .CLKEN (CLKEN), + .CLREXMONREQ (CLREXMONREQ), + .CLUSTERIDAFF1 (CLUSTERIDAFF1[7:0]), + .CLUSTERIDAFF2 (CLUSTERIDAFF2[7:0]), + .CNTCLKEN (CNTCLKEN), + .CNTVALUEB (CNTVALUEB[63:0]), + .CP15SDISABLE (CP15SDISABLE[`MAIA_CN:0]), + .CPUQREQn (CPUQREQn[`MAIA_CN:0]), + .CRYPTODISABLE (CRYPTODISABLE[`MAIA_CN:0]), + .CTICHIN (CTICHIN[3:0]), + .CTICHOUTACK (CTICHOUTACK[3:0]), + .CTIIRQACK (CTIIRQACK[`MAIA_CN:0]), + .DBGEN (DBGEN[`MAIA_CN:0]), + .DBGL1RSTDISABLE (DBGL1RSTDISABLE), + .DBGPWRDUP (DBGPWRDUP[`MAIA_CN:0]), + .DBGROMADDR (DBGROMADDR[43:12]), + .DBGROMADDRV (DBGROMADDRV), + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTCRCLKDISABLE (DFTCRCLKDISABLE[`MAIA_CN:0]), + .DFTL2CLKDISABLE (DFTL2CLKDISABLE), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .EDBGRQ (EDBGRQ[`MAIA_CN:0]), + .EVENTI (EVENTI), + .GICCDISABLE (GICCDISABLE), + .ICCTREADY (ICCTREADY), + .ICDTDATA (ICDTDATA[15:0]), + .ICDTDEST (ICDTDEST[1:0]), + .ICDTLAST (ICDTLAST), + .ICDTVALID (ICDTVALID), + .L2FLUSHREQ (L2FLUSHREQ), + .L2QREQn (L2QREQn), + .L2RSTDISABLE (L2RSTDISABLE), + .MBISTREQ (MBISTREQ), + .NIDEN (NIDEN[`MAIA_CN:0]), + .NODEID (NODEID[6:0]), + .PADDRDBG (PADDRDBG[21:2]), + .PADDRDBG31 (PADDRDBG31), + .PCLKDBG (PCLKDBG), + .PCLKENDBG (PCLKENDBG), + .PENABLEDBG (PENABLEDBG), + .PERIPHBASE (PERIPHBASE[43:18]), + .PMUSNAPSHOTREQ (PMUSNAPSHOTREQ[`MAIA_CN:0]), + .PSELDBG (PSELDBG), + .PWDATADBG (PWDATADBG[31:0]), + .PWRITEDBG (PWRITEDBG), + .RREADYS (RREADYS), + .RVBARADDR0 (RVBARADDR0[43:2]), + .RVBARADDR1 (RVBARADDR1[43:2]), + .RVBARADDR2 (RVBARADDR2[43:2]), + .RVBARADDR3 (RVBARADDR3[43:2]), + .RXDATFLIT (RXDATFLIT[193:0]), + .RXDATFLITPEND (RXDATFLITPEND), + .RXDATFLITV (RXDATFLITV), + .RXLINKACTIVEREQ (RXLINKACTIVEREQ), + .RXRSPFLIT (RXRSPFLIT[44:0]), + .RXRSPFLITPEND (RXRSPFLITPEND), + .RXRSPFLITV (RXRSPFLITV), + .RXSACTIVE (RXSACTIVE), + .RXSNPFLIT (RXSNPFLIT[64:0]), + .RXSNPFLITPEND (RXSNPFLITPEND), + .RXSNPFLITV (RXSNPFLITV), + .SAMADDRMAP0 (SAMADDRMAP0[1:0]), + .SAMADDRMAP1 (SAMADDRMAP1[1:0]), + .SAMADDRMAP10 (SAMADDRMAP10[1:0]), + .SAMADDRMAP11 (SAMADDRMAP11[1:0]), + .SAMADDRMAP12 (SAMADDRMAP12[1:0]), + .SAMADDRMAP13 (SAMADDRMAP13[1:0]), + .SAMADDRMAP14 (SAMADDRMAP14[1:0]), + .SAMADDRMAP15 (SAMADDRMAP15[1:0]), + .SAMADDRMAP16 (SAMADDRMAP16[1:0]), + .SAMADDRMAP17 (SAMADDRMAP17[1:0]), + .SAMADDRMAP18 (SAMADDRMAP18[1:0]), + .SAMADDRMAP19 (SAMADDRMAP19[1:0]), + .SAMADDRMAP2 (SAMADDRMAP2[1:0]), + .SAMADDRMAP3 (SAMADDRMAP3[1:0]), + .SAMADDRMAP4 (SAMADDRMAP4[1:0]), + .SAMADDRMAP5 (SAMADDRMAP5[1:0]), + .SAMADDRMAP6 (SAMADDRMAP6[1:0]), + .SAMADDRMAP7 (SAMADDRMAP7[1:0]), + .SAMADDRMAP8 (SAMADDRMAP8[1:0]), + .SAMADDRMAP9 (SAMADDRMAP9[1:0]), + .SAMHNF0NODEID (SAMHNF0NODEID[6:0]), + .SAMHNF1NODEID (SAMHNF1NODEID[6:0]), + .SAMHNF2NODEID (SAMHNF2NODEID[6:0]), + .SAMHNF3NODEID (SAMHNF3NODEID[6:0]), + .SAMHNF4NODEID (SAMHNF4NODEID[6:0]), + .SAMHNF5NODEID (SAMHNF5NODEID[6:0]), + .SAMHNF6NODEID (SAMHNF6NODEID[6:0]), + .SAMHNF7NODEID (SAMHNF7NODEID[6:0]), + .SAMHNFMODE (SAMHNFMODE[2:0]), + .SAMHNI0NODEID (SAMHNI0NODEID[6:0]), + .SAMHNI1NODEID (SAMHNI1NODEID[6:0]), + .SAMMNBASE (SAMMNBASE[43:24]), + .SAMMNNODEID (SAMMNNODEID[6:0]), + .SCLKEN (SCLKEN), + .SINACT (SINACT), + .SPIDEN (SPIDEN[`MAIA_CN:0]), + .SPNIDEN (SPNIDEN[`MAIA_CN:0]), + .SYNCREQM0 (SYNCREQM0), + .SYNCREQM1 (SYNCREQM1), + .SYNCREQM2 (SYNCREQM2), + .SYNCREQM3 (SYNCREQM3), + .SYSBARDISABLE (SYSBARDISABLE), + .TSVALUEB (TSVALUEB[63:0]), + .TXDATLCRDV (TXDATLCRDV), + .TXLINKACTIVEACK (TXLINKACTIVEACK), + .TXREQLCRDV (TXREQLCRDV), + .TXRSPLCRDV (TXRSPLCRDV), + .VINITHI (VINITHI[`MAIA_CN:0]), + .WDATAS (WDATAS[127:0]), + .WLASTS (WLASTS), + .WSTRBS (WSTRBS[15:0]), + .WVALIDS (WVALIDS), + .afreadym_cpu0_i (afreadym_cpu0_i), + .afreadym_cpu1_i (afreadym_cpu1_i), + .afreadym_cpu2_i (afreadym_cpu2_i), + .afreadym_cpu3_i (afreadym_cpu3_i), + .atbytesm_cpu0_i (atbytesm_cpu0_i[1:0]), + .atbytesm_cpu1_i (atbytesm_cpu1_i[1:0]), + .atbytesm_cpu2_i (atbytesm_cpu2_i[1:0]), + .atbytesm_cpu3_i (atbytesm_cpu3_i[1:0]), + .atdatam_cpu0_i (atdatam_cpu0_i[31:0]), + .atdatam_cpu1_i (atdatam_cpu1_i[31:0]), + .atdatam_cpu2_i (atdatam_cpu2_i[31:0]), + .atdatam_cpu3_i (atdatam_cpu3_i[31:0]), + .atidm_cpu0_i (atidm_cpu0_i[6:0]), + .atidm_cpu1_i (atidm_cpu1_i[6:0]), + .atidm_cpu2_i (atidm_cpu2_i[6:0]), + .atidm_cpu3_i (atidm_cpu3_i[6:0]), + .atvalidm_cpu0_i (atvalidm_cpu0_i), + .atvalidm_cpu1_i (atvalidm_cpu1_i), + .atvalidm_cpu2_i (atvalidm_cpu2_i), + .atvalidm_cpu3_i (atvalidm_cpu3_i), + .commrx_cpu0_i (commrx_cpu0_i), + .commrx_cpu1_i (commrx_cpu1_i), + .commrx_cpu2_i (commrx_cpu2_i), + .commrx_cpu3_i (commrx_cpu3_i), + .commtx_cpu0_i (commtx_cpu0_i), + .commtx_cpu1_i (commtx_cpu1_i), + .commtx_cpu2_i (commtx_cpu2_i), + .commtx_cpu3_i (commtx_cpu3_i), + .dbgack_cpu0_i (dbgack_cpu0_i), + .dbgack_cpu1_i (dbgack_cpu1_i), + .dbgack_cpu2_i (dbgack_cpu2_i), + .dbgack_cpu3_i (dbgack_cpu3_i), + .dbgnopwrdwn_cpu0_i (dbgnopwrdwn_cpu0_i), + .dbgnopwrdwn_cpu1_i (dbgnopwrdwn_cpu1_i), + .dbgnopwrdwn_cpu2_i (dbgnopwrdwn_cpu2_i), + .dbgnopwrdwn_cpu3_i (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu0_i (dbgrstreq_cpu0_i), + .dbgrstreq_cpu1_i (dbgrstreq_cpu1_i), + .dbgrstreq_cpu2_i (dbgrstreq_cpu2_i), + .dbgrstreq_cpu3_i (dbgrstreq_cpu3_i), + .ds_cpu0_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpu0_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_cpu0_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_cpu0_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_cpu0_flush (ds_cpu0_flush), + .ds_cpu0_flush_type (ds_cpu0_flush_type[5:0]), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_hcr_vf (ds_cpu0_hcr_vf), + .ds_cpu0_hcr_vi (ds_cpu0_hcr_vi), + .ds_cpu0_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_cpu0_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_cpu0_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_cpu0_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_cpu0_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_cpu0_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_cpu0_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_cpu0_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_cpu0_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu0_reset_req (ds_cpu0_reset_req), + .ds_cpu0_sev_req (ds_cpu0_sev_req), + .ds_cpu0_sevl_req (ds_cpu0_sevl_req), + .ds_cpu0_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_cpu0_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_cpu0_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_cpu0_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_cpu0_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_cpu0_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_cpu0_wfe_req (ds_cpu0_wfe_req), + .ds_cpu0_wfi_req (ds_cpu0_wfi_req), + .ds_cpu1_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpu1_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_cpu1_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_cpu1_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_cpu1_flush (ds_cpu1_flush), + .ds_cpu1_flush_type (ds_cpu1_flush_type[5:0]), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_hcr_vf (ds_cpu1_hcr_vf), + .ds_cpu1_hcr_vi (ds_cpu1_hcr_vi), + .ds_cpu1_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_cpu1_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_cpu1_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_cpu1_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_cpu1_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_cpu1_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_cpu1_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_cpu1_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_cpu1_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu1_reset_req (ds_cpu1_reset_req), + .ds_cpu1_sev_req (ds_cpu1_sev_req), + .ds_cpu1_sevl_req (ds_cpu1_sevl_req), + .ds_cpu1_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_cpu1_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_cpu1_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_cpu1_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_cpu1_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_cpu1_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_cpu1_wfe_req (ds_cpu1_wfe_req), + .ds_cpu1_wfi_req (ds_cpu1_wfi_req), + .ds_cpu2_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpu2_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_cpu2_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_cpu2_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_cpu2_flush (ds_cpu2_flush), + .ds_cpu2_flush_type (ds_cpu2_flush_type[5:0]), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_hcr_vf (ds_cpu2_hcr_vf), + .ds_cpu2_hcr_vi (ds_cpu2_hcr_vi), + .ds_cpu2_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_cpu2_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_cpu2_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_cpu2_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_cpu2_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_cpu2_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_cpu2_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_cpu2_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_cpu2_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu2_reset_req (ds_cpu2_reset_req), + .ds_cpu2_sev_req (ds_cpu2_sev_req), + .ds_cpu2_sevl_req (ds_cpu2_sevl_req), + .ds_cpu2_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_cpu2_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_cpu2_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_cpu2_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_cpu2_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_cpu2_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_cpu2_wfe_req (ds_cpu2_wfe_req), + .ds_cpu2_wfi_req (ds_cpu2_wfi_req), + .ds_cpu3_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpu3_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_cpu3_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_cpu3_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_cpu3_flush (ds_cpu3_flush), + .ds_cpu3_flush_type (ds_cpu3_flush_type[5:0]), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_hcr_vf (ds_cpu3_hcr_vf), + .ds_cpu3_hcr_vi (ds_cpu3_hcr_vi), + .ds_cpu3_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_cpu3_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_cpu3_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_cpu3_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_cpu3_ic_scr_change (ds_cpu3_ic_scr_change), + .ds_cpu3_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_cpu3_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_cpu3_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_cpu3_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_cpu3_reset_req (ds_cpu3_reset_req), + .ds_cpu3_sev_req (ds_cpu3_sev_req), + .ds_cpu3_sevl_req (ds_cpu3_sevl_req), + .ds_cpu3_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_cpu3_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_cpu3_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_cpu3_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_cpu3_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_cpu3_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_cpu3_wfe_req (ds_cpu3_wfe_req), + .ds_cpu3_wfi_req (ds_cpu3_wfi_req), + .dt_cpu0_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cpu0_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cpu0_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_cpu0_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_cpu0_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_cpu0_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_cpu0_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_cpu0_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_cpu0_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_cpu0_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_cpu0_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_cpu0_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .dt_cpu1_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cpu1_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cpu1_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_cpu1_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_cpu1_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_cpu1_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_cpu1_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_cpu1_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_cpu1_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_cpu1_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_cpu1_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_cpu1_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .dt_cpu2_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cpu2_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cpu2_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_cpu2_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_cpu2_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_cpu2_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_cpu2_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_cpu2_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_cpu2_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_cpu2_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_cpu2_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_cpu2_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .dt_cpu3_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cpu3_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cpu3_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_cpu3_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_cpu3_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_cpu3_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_cpu3_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_cpu3_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .dt_cpu3_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_cpu3_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_cpu3_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_cpu3_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .etclken_cpu0_i (etclken_cpu0_i), + .etclken_cpu1_i (etclken_cpu1_i), + .etclken_cpu2_i (etclken_cpu2_i), + .etclken_cpu3_i (etclken_cpu3_i), + .l2_cpu0_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu0_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu0_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu0_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu0_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu0_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu0_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu0_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu0_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu0_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu0_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu0_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu0_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu0_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu0_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu0_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu0_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu0_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu0_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu0_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu0_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu0_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu0_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu0_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu0_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu0_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu0_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu0_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu0_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu0_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu0_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu0_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu0_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu0_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu0_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu0_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu0_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu0_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu0_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu0_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu0_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu0_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu0_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu0_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu0_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu0_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu0_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu0_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu0_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu0_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu0_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu0_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu0_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu0_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu0_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu0_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu0_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu0_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu0_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu0_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu0_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu0_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu0_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu0_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu0_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu0_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu0_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu0_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu0_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu0_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu0_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu0_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu0_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu0_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu0_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu0_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu0_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu0_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu1_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu1_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu1_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu1_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu1_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu1_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu1_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu1_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu1_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu1_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu1_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu1_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu1_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu1_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu1_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu1_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu1_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu1_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu1_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu1_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu1_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu1_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu1_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu1_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu1_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu1_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu1_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu1_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu1_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu1_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu1_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu1_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu1_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu1_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu1_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu1_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu1_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu1_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu1_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu1_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu1_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu1_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu1_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu1_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu1_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu1_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu1_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu1_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu1_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu1_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu1_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu1_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu1_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu1_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu1_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu1_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu1_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu1_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu1_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu1_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu1_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu1_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu1_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu1_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu1_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu1_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu1_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu1_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu1_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu1_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu1_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu1_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu1_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu1_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu1_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu1_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu1_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu1_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu2_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu2_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu2_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu2_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu2_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu2_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu2_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu2_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu2_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu2_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu2_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu2_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu2_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu2_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu2_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu2_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu2_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu2_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu2_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu2_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu2_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu2_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu2_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu2_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu2_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu2_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu2_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu2_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu2_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu2_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu2_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu2_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu2_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu2_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu2_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu2_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu2_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu2_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu2_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu2_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu2_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu2_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu2_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu2_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu2_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu2_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu2_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu2_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu2_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu2_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu2_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu2_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu2_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu2_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu2_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu2_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu2_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu2_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu2_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu2_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu2_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu2_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu2_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu2_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu2_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu2_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu2_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu2_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu2_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu2_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu2_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu2_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu2_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu2_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu2_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu2_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu2_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu2_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu3_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu3_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu3_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu3_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu3_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu3_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu3_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu3_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu3_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu3_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu3_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu3_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu3_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu3_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu3_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu3_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu3_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu3_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu3_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu3_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu3_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu3_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu3_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu3_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu3_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu3_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu3_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu3_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu3_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu3_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu3_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu3_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu3_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu3_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu3_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu3_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu3_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu3_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu3_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu3_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu3_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu3_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu3_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu3_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu3_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu3_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu3_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu3_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu3_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu3_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu3_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu3_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu3_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu3_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu3_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu3_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu3_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu3_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu3_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu3_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu3_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu3_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu3_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu3_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu3_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu3_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu3_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu3_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu3_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu3_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu3_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu3_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu3_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu3_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu3_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu3_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu3_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu3_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .ls_cpu0_clrexmon (ls_cpu0_clrexmon), + .ls_cpu0_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_cpu0_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_cpu0_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_cpu0_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_cpu0_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_cpu0_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ls_cpu1_clrexmon (ls_cpu1_clrexmon), + .ls_cpu1_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_cpu1_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_cpu1_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_cpu1_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_cpu1_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_cpu1_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ls_cpu2_clrexmon (ls_cpu2_clrexmon), + .ls_cpu2_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_cpu2_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_cpu2_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_cpu2_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_cpu2_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_cpu2_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ls_cpu3_clrexmon (ls_cpu3_clrexmon), + .ls_cpu3_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_cpu3_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_cpu3_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_cpu3_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_cpu3_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_cpu3_raw_eae_secure (ls_cpu3_raw_eae_secure), + .nCORERESET (nCORERESET[`MAIA_CN:0]), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nFIQ (nFIQ[`MAIA_CN:0]), + .nIRQ (nIRQ[`MAIA_CN:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .nPRESETDBG (nPRESETDBG), + .nREI (nREI[`MAIA_CN:0]), + .nSEI (nSEI[`MAIA_CN:0]), + .nVFIQ (nVFIQ[`MAIA_CN:0]), + .nVIRQ (nVIRQ[`MAIA_CN:0]), + .nVSEI (nVSEI[`MAIA_CN:0]), + .ncommirq_cpu0_i (ncommirq_cpu0_i), + .ncommirq_cpu1_i (ncommirq_cpu1_i), + .ncommirq_cpu2_i (ncommirq_cpu2_i), + .ncommirq_cpu3_i (ncommirq_cpu3_i), + .npmuirq_cpu0_i (npmuirq_cpu0_i), + .npmuirq_cpu1_i (npmuirq_cpu1_i), + .npmuirq_cpu2_i (npmuirq_cpu2_i), + .npmuirq_cpu3_i (npmuirq_cpu3_i), + .pm_export_cpu0_i (pm_export_cpu0_i), + .pm_export_cpu1_i (pm_export_cpu1_i), + .pm_export_cpu2_i (pm_export_cpu2_i), + .pm_export_cpu3_i (pm_export_cpu3_i), + .pmuevent_cpu0_i (pmuevent_cpu0_i[24:0]), + .pmuevent_cpu1_i (pmuevent_cpu1_i[24:0]), + .pmuevent_cpu2_i (pmuevent_cpu2_i[24:0]), + .pmuevent_cpu3_i (pmuevent_cpu3_i[24:0]) + ); // unoncpu +endmodule // MAIA_feq28_s + + +//ARMAUTO UNDEF START +`define MAIA_UNDEFINE +`include "maia_header.v" +`undef MAIA_UNDEFINE +//ARMAUTO UNDEF END diff --git a/Security Algo Accelerator/logical/maia/verilog/MAIA_s.v b/Security Algo Accelerator/logical/maia/verilog/MAIA_s.v new file mode 100644 index 0000000000..1b2ee6a6eb --- /dev/null +++ b/Security Algo Accelerator/logical/maia/verilog/MAIA_s.v @@ -0,0 +1,4821 @@ +//----------------------------------------------------------------------------- +// The confidential and proprietary information contained in this file may +// only be used by a person authorised under and to the extent permitted +// by a subsisting licensing agreement from ARM Limited. +// +// (C) COPYRIGHT 2013-2014 ARM Limited. +// ALL RIGHTS RESERVED +// +// This entire notice must be reproduced on all copies of this file +// and copies of this file may only be made by a person if such person is +// permitted to do so under the terms of a subsisting license agreement +// from ARM Limited. +// +// Filename : $RCSfile: MAIA.v $ +// Checked In : $Date: 2014-10-14 15:20:06 -0500 (Tue, 14 Oct 2014) $ +// Revision : $Revision: 71806 $ +// Release Information : Cortex-A72-r1p0-00rel0 +// +//----------------------------------------------------------------------------- +// Verilog-2001 (IEEE Std 1364-2001) +//----------------------------------------------------------------------------- + +//# +//# Overview +//# ======== +//# + +// +// This is top-level interconnect layer for the MAIA top-level. +// + +//# +//# Module Declaration +//# ================== +//# + +`include "maia_header.v" + +`define MAIA_CN 3 + +module MAIA_s ( + CLK, + CLKEN, + nCPUPORESET, + nCORERESET, + nL2RESET, + L2RSTDISABLE, + WARMRSTREQ, + CFGEND, + VINITHI, + CFGTE, + CP15SDISABLE, + CLUSTERIDAFF1, + CLUSTERIDAFF2, + AA64nAA32, + RVBARADDR0, +// BEGIN INCLUDE FOR CPU1 + RVBARADDR1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + RVBARADDR2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + RVBARADDR3, +// END INCLUDE FOR CPU3 + CRYPTODISABLE, + nFIQ, + nIRQ, + nSEI, + nREI, + nVFIQ, + nVIRQ, + nVSEI, +// BEGIN NO-GIC pins + nVCPUMNTIRQ, +// END NO-GIC pins + PERIPHBASE, +// BEGIN NO-GIC pins + GICCDISABLE, + ICDTVALID, + ICDTREADY, + ICDTDATA, + ICDTLAST, + ICDTDEST, + ICCTVALID, + ICCTREADY, + ICCTDATA, + ICCTLAST, + ICCTID, +// END NO-GIC pins + CNTVALUEB, + CNTCLKEN, + nCNTPNSIRQ, + nCNTPSIRQ, + nCNTVIRQ, + nCNTHPIRQ, + CLREXMONREQ, + CLREXMONACK, + EVENTI, + EVENTO, + STANDBYWFI, + STANDBYWFE, + STANDBYWFIL2, + SMPEN, + CPUQACTIVE, + CPUQREQn, + CPUQACCEPTn, + CPUQDENY, + L2QACTIVE, + L2QREQn, + L2QACCEPTn, + L2QDENY, + L2FLUSHREQ, + L2FLUSHDONE, + nINTERRIRQ, + nEXTERRIRQ, + SYSBARDISABLE, + BROADCASTINNER, + BROADCASTOUTER, + BROADCASTCACHEMAINT, + SCLKEN, + SINACT, + NODEID, + TXSACTIVE, + RXSACTIVE, + TXLINKACTIVEREQ, + TXLINKACTIVEACK, + RXLINKACTIVEREQ, + RXLINKACTIVEACK, + TXREQFLITPEND, + TXREQFLITV, + TXREQFLIT, + REQMEMATTR, + TXREQLCRDV, + TXRSPFLITPEND, + TXRSPFLITV, + TXRSPFLIT, + TXRSPLCRDV, + TXDATFLITPEND, + TXDATFLITV, + TXDATFLIT, + TXDATLCRDV, + RXSNPFLITPEND, + RXSNPFLITV, + RXSNPFLIT, + RXSNPLCRDV, + RXRSPFLITPEND, + RXRSPFLITV, + RXRSPFLIT, + RXRSPLCRDV, + RXDATFLITPEND, + RXDATFLITV, + RXDATFLIT, + RXDATLCRDV, + SAMMNBASE, + SAMADDRMAP0, + SAMADDRMAP1, + SAMADDRMAP2, + SAMADDRMAP3, + SAMADDRMAP4, + SAMADDRMAP5, + SAMADDRMAP6, + SAMADDRMAP7, + SAMADDRMAP8, + SAMADDRMAP9, + SAMADDRMAP10, + SAMADDRMAP11, + SAMADDRMAP12, + SAMADDRMAP13, + SAMADDRMAP14, + SAMADDRMAP15, + SAMADDRMAP16, + SAMADDRMAP17, + SAMADDRMAP18, + SAMADDRMAP19, + SAMMNNODEID, + SAMHNI0NODEID, + SAMHNI1NODEID, + SAMHNF0NODEID, + SAMHNF1NODEID, + SAMHNF2NODEID, + SAMHNF3NODEID, + SAMHNF4NODEID, + SAMHNF5NODEID, + SAMHNF6NODEID, + SAMHNF7NODEID, + SAMHNFMODE, +// BEGIN NO-ACP pins + ACLKENS, + AINACTS, + AWREADYS, + AWVALIDS, + AWIDS, + AWADDRS, + AWLENS, + AWCACHES, + AWUSERS, + AWPROTS, + WREADYS, + WVALIDS, + WDATAS, + WSTRBS, + WLASTS, + BREADYS, + BVALIDS, + BIDS, + BRESPS, + ARREADYS, + ARVALIDS, + ARIDS, + ARADDRS, + ARLENS, + ARCACHES, + ARUSERS, + ARPROTS, + RREADYS, + RVALIDS, + RIDS, + RDATAS, + RRESPS, + RLASTS, +// END NO-ACP pins + DBGROMADDR, + DBGROMADDRV, + DBGACK, + nCOMMIRQ, + COMMRX, + COMMTX, + DBGRSTREQ, + DBGNOPWRDWN, + DBGL1RSTDISABLE, + nPMUIRQ, + PMUEVENT0, +// BEGIN INCLUDE FOR CPU1 + PMUEVENT1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + PMUEVENT2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + PMUEVENT3, +// END INCLUDE FOR CPU3 + ATCLKEN, + TSVALUEB, + ATREADYM0, + AFVALIDM0, + ATDATAM0, + ATVALIDM0, + ATBYTESM0, + AFREADYM0, + ATIDM0, + SYNCREQM0, +// BEGIN INCLUDE FOR CPU1 + ATREADYM1, + AFVALIDM1, + ATDATAM1, + ATVALIDM1, + ATBYTESM1, + AFREADYM1, + ATIDM1, + SYNCREQM1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ATREADYM2, + AFVALIDM2, + ATDATAM2, + ATVALIDM2, + ATBYTESM2, + AFREADYM2, + ATIDM2, + SYNCREQM2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ATREADYM3, + AFVALIDM3, + ATDATAM3, + ATVALIDM3, + ATBYTESM3, + AFREADYM3, + ATIDM3, + SYNCREQM3, +// END INCLUDE FOR CPU3 + PCLKDBG, + PCLKENDBG, + nPRESETDBG, + PSELDBG, + PADDRDBG, + PADDRDBG31, + PENABLEDBG, + PWRITEDBG, + PWDATADBG, + PRDATADBG, + PREADYDBG, + PSLVERRDBG, + EDBGRQ, + PMUSNAPSHOTREQ, + PMUSNAPSHOTACK, + DBGPWRDUP, + DBGPWRUPREQ, + CTICHIN, + CTICHOUTACK, + CTICHOUT, + CTICHINACK, + CISBYPASS, + CIHSBYPASS, + CTIIRQ, + CTIIRQACK, + DBGEN, + NIDEN, + SPIDEN, + SPNIDEN, + DFTSE, + DFTRSTDISABLE, + DFTCRCLKDISABLE, + DFTL2CLKDISABLE, + DFTRAMHOLD, + DFTCLKBYPASS, + DFTMCPHOLD, + nMBISTRESET, + MBISTREQ +); + +//# +//# Interface Signals +//# ================= +//# + +//----------------------------------------------------------------------------- +// Clock and Reset Signals +//----------------------------------------------------------------------------- + input CLK; // Fast Clock + input CLKEN; // Fast Clock Enable + + input [`MAIA_CN:0] nCPUPORESET; // CPU Power-on reset + input [`MAIA_CN:0] nCORERESET; // CPU reset (excluding DBG & ETM) + input nL2RESET; // L2 reset + input L2RSTDISABLE; // L2 RAMs hardware reset disable + output [`MAIA_CN:0] WARMRSTREQ; // CPU Warm reset request +//See also nPRESETDBG; // Debug APB reset (PCLK) + +//----------------------------------------------------------------------------- +// Static Configuration Signals +//----------------------------------------------------------------------------- +// Static configuration signals that should be tied off and not change dynamically. +// Many of the initial values specified by these inputs +// may be overridden in software using CP15 registers. + + input [`MAIA_CN:0] CFGEND; // Endianness EE bit (1:big endian) + input [`MAIA_CN:0] VINITHI; // 1: start up using high vectors + input [`MAIA_CN:0] CFGTE; // Exception handling state (0:ARM/1:Thumb) + input [`MAIA_CN:0] CP15SDISABLE; // Disable write access to some secure CP15 registers + + input [7:0] CLUSTERIDAFF1; // Value read in ClusterID Affinity1 field, MPIDR bits[15:8] + input [7:0] CLUSTERIDAFF2; // Value read in ClusterID Affinity2 field, MPIDR bits[23:16] + + input [`MAIA_CN:0] AA64nAA32; // Register Width (1:AArch64/0:AArch32) + input [43:2] RVBARADDR0; // RVBAR address +// BEGIN INCLUDE FOR CPU1 + input [43:2] RVBARADDR1; // RVBAR address +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input [43:2] RVBARADDR2; // RVBAR address +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input [43:2] RVBARADDR3; // RVBAR address +// END INCLUDE FOR CPU3 + input [`MAIA_CN:0] CRYPTODISABLE; // Disable Cryptography Extension + +//----------------------------------------------------------------------------- +// Interrupt Controller Signals +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] nFIQ; // Fast Interrupt request + input [`MAIA_CN:0] nIRQ; // Interrupt request + input [`MAIA_CN:0] nSEI; // System Error Interrupt + input [`MAIA_CN:0] nREI; // RAM Error Interrupt + input [`MAIA_CN:0] nVFIQ; // Virtual Fast Interrupt request + input [`MAIA_CN:0] nVIRQ; // Virtual Interrupt request + input [`MAIA_CN:0] nVSEI; // Virtual System Error Interrupt + +// BEGIN NO-GIC pins + output [`MAIA_CN:0] nVCPUMNTIRQ; // Virtual Maintenance Interrupt output +// END NO-GIC pins + + input [43:18] PERIPHBASE; // Base address for IC memory-mapped registers +// BEGIN NO-GIC pins + input GICCDISABLE; // Put GIC into bypass mode + + input ICDTVALID; // Distrubuter AXI4 SP Message Valid + output ICDTREADY; // GIC Ready for Distrubuter AXI4 SP Message + input [15:0] ICDTDATA; // Distrubuter AXI4 SP Message Data + input ICDTLAST; // Distrubuter AXI4 SP Message Last Packet + input [1:0] ICDTDEST; // Distrubuter AXI4 SP Message CPU ID + + output ICCTVALID; // GIC to Distributer AXI4 SP Message Valid + input ICCTREADY; // Distributer Ready for GIC AXI4 SP Message + output [15:0] ICCTDATA; // GIC to Distributer AXI4 SP Message Data + output ICCTLAST; // GIC to Distributer AXI4 SP Message Last Packet + output [1:0] ICCTID; // GIC to Distributer AXI4 SP Message CPU ID +// END NO-GIC pins + +//----------------------------------------------------------------------------- +// Timer Signals +//----------------------------------------------------------------------------- + input [63:0] CNTVALUEB; // Counter value in binary + input CNTCLKEN; // Counter clock enable + output [`MAIA_CN:0] nCNTPNSIRQ; // NS Physical Timer event + output [`MAIA_CN:0] nCNTPSIRQ; // S Physical Timer event + output [`MAIA_CN:0] nCNTVIRQ; // Virtual Timer event + output [`MAIA_CN:0] nCNTHPIRQ; // Hyp Physical Timer event + +//----------------------------------------------------------------------------- +// Power Management Signals +//----------------------------------------------------------------------------- + input CLREXMONREQ; // Clearing of external global exclusive monitor (REQ) + output CLREXMONACK; // Clearing of external global exclusive monitor (ACK) + input EVENTI; // Event input for processor wake-up from WFE state + output EVENTO; // Event output, signal is active when SEV instruction is executed + output [`MAIA_CN:0] STANDBYWFI; // WFI mode + output [`MAIA_CN:0] STANDBYWFE; // WFE mode + output STANDBYWFIL2; // WFI mode for L2 + output [`MAIA_CN:0] SMPEN; // CPU SMP bit + + output [`MAIA_CN:0] CPUQACTIVE; // CPU Q-channel QACTIVE + input [`MAIA_CN:0] CPUQREQn; // CPU Q-channel QREQn + output [`MAIA_CN:0] CPUQACCEPTn; // CPU Q-channel QACCEPTn + output [`MAIA_CN:0] CPUQDENY; // CPU Q-channel QDENY + + output L2QACTIVE; // L2 Q-channel QACTIVE + input L2QREQn; // L2 Q-channel QREQn + output L2QACCEPTn; // L2 Q-channel QACCEPTn + output L2QDENY; // L2 Q-channel QDENY + + input L2FLUSHREQ; // L2 hardware flush request + output L2FLUSHDONE; // L2 hardware flush done + +//----------------------------------------------------------------------------- +// Asynchronous Error Signals +//----------------------------------------------------------------------------- + output nINTERRIRQ; // L2 RAM dbl-bit ECC error + output nEXTERRIRQ; // Write transaction error + +//----------------------------------------------------------------------------- +// Bus Configuration Signals +//----------------------------------------------------------------------------- + input SYSBARDISABLE; // Disable broadcast of barriers + input BROADCASTINNER; // Extend Inner Shared Domain + input BROADCASTOUTER; // Extend Outer Shared Domain + input BROADCASTCACHEMAINT; // Broadcast cache maint ops + +//----------------------------------------------------------------------------- +// Skyros RN-F Interface +//----------------------------------------------------------------------------- + input SCLKEN; // Skyros clock enable + input SINACT; // Skyros snoop inactive + + input [6:0] NODEID; // Skyros requestor NodeID + + output TXSACTIVE; // Skyros active - indicates pending activity on pins + input RXSACTIVE; // Skyros active - indicates pending activity on pins + + output TXLINKACTIVEREQ; // Skyros transmit link active request + input TXLINKACTIVEACK; // SKyros transmit link active acknowledge + + input RXLINKACTIVEREQ; // SKyros receive link active request + output RXLINKACTIVEACK; // Skyros receive link active acknowledge + +// TXREQ - outbound requests + output TXREQFLITPEND; // Skyros TXREQ FLIT pending + output TXREQFLITV; // Skyros TXREQ FLIT valid + output [99:0] TXREQFLIT; // Skyros TXREQ FLIT payload + output [7:0] REQMEMATTR; // Skyros TXREQ raw memory attributes + input TXREQLCRDV; // Skyros TXREQ link-layer credit valid + +// TXRSP - outbound response + output TXRSPFLITPEND; // Skyros TXRSP FLIT pending + output TXRSPFLITV; // Skyros TXRSP FLIT valid + output [44:0] TXRSPFLIT; // Skyros TXRSP FLIT payload + input TXRSPLCRDV; // Skyros TXRSP link-layer credit valid + +// TXDAT - outbound data + output TXDATFLITPEND; // Skyros TXDAT FLIT pending + output TXDATFLITV; // Skyros TXDAT FLIT valid + output [193:0] TXDATFLIT; // Skyros TXDAT FLIT payload + input TXDATLCRDV; // Skyros TXDAT link-layer credit valid + +// RXSNP - inbound snoops + input RXSNPFLITPEND; // Skyros RXSNP FLIT pending + input RXSNPFLITV; // Skyros RXSNP FLIT valid + input [64:0] RXSNPFLIT; // Skyros RXSNP FLIT payload + output RXSNPLCRDV; // Skyros RXSNP link-layer credit valid + +// RXRSP - inbound response + input RXRSPFLITPEND; // Skyros RXRSP FLIT pending + input RXRSPFLITV; // Skyros RXRSP FLIT valid + input [44:0] RXRSPFLIT; // Skyros RXRSP FLIT payload + output RXRSPLCRDV; // Skyros RXRSP link-layer credit valid + +// RXDAT - inbound data + input RXDATFLITPEND; // Skyros RXDAT FLIT pending + input RXDATFLITV; // Skyros RXDAT FLIT valid + input [193:0] RXDATFLIT; // Skyros RXDAT FLIT payload + output RXDATLCRDV; // Skyros RXDAT link-layer credit valid + + input [43:24] SAMMNBASE; // Skyros SAM MN base address + input [1:0] SAMADDRMAP0; // Skyros SAM address region 0 mapping + input [1:0] SAMADDRMAP1; // Skyros SAM address region 1 mapping + input [1:0] SAMADDRMAP2; // Skyros SAM address region 2 mapping + input [1:0] SAMADDRMAP3; // Skyros SAM address region 3 mapping + input [1:0] SAMADDRMAP4; // Skyros SAM address region 4 mapping + input [1:0] SAMADDRMAP5; // Skyros SAM address region 5 mapping + input [1:0] SAMADDRMAP6; // Skyros SAM address region 6 mapping + input [1:0] SAMADDRMAP7; // Skyros SAM address region 7 mapping + input [1:0] SAMADDRMAP8; // Skyros SAM address region 8 mapping + input [1:0] SAMADDRMAP9; // Skyros SAM address region 9 mapping + input [1:0] SAMADDRMAP10; // Skyros SAM address region 10 mapping + input [1:0] SAMADDRMAP11; // Skyros SAM address region 11 mapping + input [1:0] SAMADDRMAP12; // Skyros SAM address region 12 mapping + input [1:0] SAMADDRMAP13; // Skyros SAM address region 13 mapping + input [1:0] SAMADDRMAP14; // Skyros SAM address region 14 mapping + input [1:0] SAMADDRMAP15; // Skyros SAM address region 15 mapping + input [1:0] SAMADDRMAP16; // Skyros SAM address region 16 mapping + input [1:0] SAMADDRMAP17; // Skyros SAM address region 17 mapping + input [1:0] SAMADDRMAP18; // Skyros SAM address region 18 mapping + input [1:0] SAMADDRMAP19; // Skyros SAM address region 19 mapping + input [6:0] SAMMNNODEID; // Skyros SAM MN target ID + input [6:0] SAMHNI0NODEID; // Skyros SAM HNI0 target ID + input [6:0] SAMHNI1NODEID; // Skyros SAM HNI1 target ID + input [6:0] SAMHNF0NODEID; // Skyros SAM HNF0 target ID + input [6:0] SAMHNF1NODEID; // Skyros SAM HNF1 target ID + input [6:0] SAMHNF2NODEID; // Skyros SAM HNF2 target ID + input [6:0] SAMHNF3NODEID; // Skyros SAM HNF3 target ID + input [6:0] SAMHNF4NODEID; // Skyros SAM HNF4 target ID + input [6:0] SAMHNF5NODEID; // Skyros SAM HNF5 target ID + input [6:0] SAMHNF6NODEID; // Skyros SAM HNF6 target ID + input [6:0] SAMHNF7NODEID; // Skyros SAM HNF7 target ID + input [2:0] SAMHNFMODE; // Skyros SAM HNF interleaving mode + +// BEGIN NO-ACP pins +//----------------------------------------------------------------------------- +// ACP AXI Slave +//----------------------------------------------------------------------------- + input ACLKENS; // AXI slave clock enable + input AINACTS; // AXI slave interface no longer active or accepting requests +// Write Address channel signals + output AWREADYS; // Write Address ready (slave ready to accept write address) + input AWVALIDS; // Write Address valid + input [4:0] AWIDS; // Write Address ID + input [43:0] AWADDRS; // Write Address + input [7:0] AWLENS; // Write Burst Length + input [3:0] AWCACHES; // Write Cache type + input [1:0] AWUSERS; // Write inner & outer shareability + input [2:0] AWPROTS; // Write Protection type + +// Write Data channel signals + output WREADYS; // Write Data ready (slave ready to accept data) + input WVALIDS; // Write Data valid + input [127:0] WDATAS; // Write Data + input [15:0] WSTRBS; // Write byte-lane strobes + input WLASTS; // Write Data last transfer indicator + +// Write Response channel signals + input BREADYS; // Write Response ready (master ready to accept response) + output BVALIDS; // Write Response Valid + output [4:0] BIDS; // Write Response ID tag + output [1:0] BRESPS; // Write Response + +// Read Address channel signals + output ARREADYS; // Read Address ready (slave ready to accept read address) + input ARVALIDS; // Read Address valid + input [4:0] ARIDS; // Read Address ID + input [43:0] ARADDRS; // Read Address + input [7:0] ARLENS; // Read Burst Length + input [3:0] ARCACHES; // Read Cache type + input [1:0] ARUSERS; // Read inner & outer shareability + input [2:0] ARPROTS; // Read Protection type + +// Read Data channel signals + input RREADYS; // Read Data ready (master ready to accept data) + output RVALIDS; // Read Data valid + output [4:0] RIDS; // Read Data ID + output [127:0] RDATAS; // Read Data + output [1:0] RRESPS; // Read Data response + output RLASTS; // Read Data last transfer indicator +// END NO-ACP pins + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (CLK) +//----------------------------------------------------------------------------- +// Debug CLK interface + input [43:12] DBGROMADDR; // Debug ROM base address + input DBGROMADDRV; // Debug ROM base address valid + + output [`MAIA_CN:0] DBGACK; // Debug acknowledge + output [`MAIA_CN:0] nCOMMIRQ; // Comms channel receive/transmit interrupt + output [`MAIA_CN:0] COMMRX; // Comms channel receive + output [`MAIA_CN:0] COMMTX; // Comms channel transmit + + output [`MAIA_CN:0] DBGRSTREQ; // Warm reset request + output [`MAIA_CN:0] DBGNOPWRDWN; // No power-down request + + input DBGL1RSTDISABLE; // L1 DCache hardware reset disable + +// PMU CLK interface + output [`MAIA_CN:0] nPMUIRQ; // PMU IRQ request + output [24:0] PMUEVENT0; // PMU Event bus +// BEGIN INCLUDE FOR CPU1 + output [24:0] PMUEVENT1; // PMU Event bus +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + output [24:0] PMUEVENT2; // PMU Event bus +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + output [24:0] PMUEVENT3; // PMU Event bus +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (ATCLK) +//----------------------------------------------------------------------------- +// ETM ATB interface and Misc signals + input ATCLKEN; // ATB Clock Enable + input [63:0] TSVALUEB; // ATB Timestamp in binary + + input ATREADYM0; // ATDATA can be accepted + input AFVALIDM0; // ATB Fifo Flush Request + output [31:0] ATDATAM0; // ATB Data + output ATVALIDM0; // ATB Data Valid + output [1:0] ATBYTESM0; // ATB Data Size + output AFREADYM0; // ATB Fifo Flush Finished + output [6:0] ATIDM0; // ATB Trace Source ID + input SYNCREQM0; // ATB External synchronization request + +// BEGIN INCLUDE FOR CPU1 + input ATREADYM1; // ATDATA can be accepted + input AFVALIDM1; // ATB Fifo Flush Request + output [31:0] ATDATAM1; // ATB Data + output ATVALIDM1; // ATB Data Valid + output [1:0] ATBYTESM1; // ATB Data Size + output AFREADYM1; // ATB Fifo Flush Finished + output [6:0] ATIDM1; // ATB Trace Source ID + input SYNCREQM1; // ATB External synchronization request +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ATREADYM2; // ATDATA can be accepted + input AFVALIDM2; // ATB Fifo Flush Request + output [31:0] ATDATAM2; // ATB Data + output ATVALIDM2; // ATB Data Valid + output [1:0] ATBYTESM2; // ATB Data Size + output AFREADYM2; // ATB Fifo Flush Finished + output [6:0] ATIDM2; // ATB Trace Source ID + input SYNCREQM2; // ATB External synchronization request +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ATREADYM3; // ATDATA can be accepted + input AFVALIDM3; // ATB Fifo Flush Request + output [31:0] ATDATAM3; // ATB Data + output ATVALIDM3; // ATB Data Valid + output [1:0] ATBYTESM3; // ATB Data Size + output AFREADYM3; // ATB Fifo Flush Finished + output [6:0] ATIDM3; // ATB Trace Source ID + input SYNCREQM3; // ATB External synchronization request +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (PCLK) +//----------------------------------------------------------------------------- +// Debug-APBv3 port (APB) + input PCLKDBG; // APB Clock + input PCLKENDBG; // APB Clock Enable + input nPRESETDBG; // APB Reset + input PSELDBG; // Debug bus access + input [21:2] PADDRDBG; // APB address + input PADDRDBG31; // APB address bit[31] + input PENABLEDBG; // APB transfer complete flag + input PWRITEDBG; // APB read/write indicator + input [31:0] PWDATADBG; // APB write data + output [31:0] PRDATADBG; // APB read data + output PREADYDBG; // APB slave ready, used to extend a transfer + output PSLVERRDBG; // APB slave transfer error + +// Misc interface + input [`MAIA_CN:0] EDBGRQ; // External debug request + +// PMU Snapshot interface + input [`MAIA_CN:0] PMUSNAPSHOTREQ; // PMU snapshot trigger request + output [`MAIA_CN:0] PMUSNAPSHOTACK; // PMU snapshot trigger acknowledge + +// Power-related interface + input [`MAIA_CN:0] DBGPWRDUP; // Processor power-up status + output [`MAIA_CN:0] DBGPWRUPREQ; // Processor power-up request + +// CTI interface + input [3:0] CTICHIN; // Channel In + input [3:0] CTICHOUTACK; // Channel Out acknowledge + output [3:0] CTICHOUT; // Channel Out + output [3:0] CTICHINACK; // Channel In acknowledge + input CISBYPASS; // Channel interface sync bypass + input [3:0] CIHSBYPASS; // Channel interface H/S bypass + output [`MAIA_CN:0] CTIIRQ; // CTI Interrupt + input [`MAIA_CN:0] CTIIRQACK; // CTI Interrupt acknowledge + +//----------------------------------------------------------------------------- +// Debug Authentication Interface (CLK & PCLK) +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] DBGEN; // Invasive debug enable + input [`MAIA_CN:0] NIDEN; // Non-invasive debug enable + input [`MAIA_CN:0] SPIDEN; // Secure Priviledge invasive debug enable + input [`MAIA_CN:0] SPNIDEN; // Secure Priviledge non-invasive debug enable + +//----------------------------------------------------------------------------- +// DFT Signals +//----------------------------------------------------------------------------- + input DFTSE; // Scan enable + input DFTRSTDISABLE; // Disable reset to cells during scan shift + input [`MAIA_CN:0] DFTCRCLKDISABLE; // Clock grid control for ck_gclkcr + input DFTL2CLKDISABLE; // Clock grid control for ck_gclkl2 + input DFTRAMHOLD; // Holds data in RAMs + input DFTCLKBYPASS; // L2 RAM strobe clock bypass + input DFTMCPHOLD; // Disable multi-cycle RAM paths + +//----------------------------------------------------------------------------- +// MBIST Interface +//----------------------------------------------------------------------------- + input nMBISTRESET; // MBIST reset + input MBISTREQ; // MBIST mode request + + + // wires + wire aa64naa32_cpu0_o; + wire aa64naa32_cpu1_o; + wire aa64naa32_cpu2_o; + wire aa64naa32_cpu3_o; + wire afreadym_cpu0_i; + wire afreadym_cpu1_i; + wire afreadym_cpu2_i; + wire afreadym_cpu3_i; + wire afvalidm_cpu0_o; + wire afvalidm_cpu1_o; + wire afvalidm_cpu2_o; + wire afvalidm_cpu3_o; + wire [1:0] atbytesm_cpu0_i; + wire [1:0] atbytesm_cpu1_i; + wire [1:0] atbytesm_cpu2_i; + wire [1:0] atbytesm_cpu3_i; + wire atclken_cpu0_o; + wire atclken_cpu1_o; + wire atclken_cpu2_o; + wire atclken_cpu3_o; + wire [31:0] atdatam_cpu0_i; + wire [31:0] atdatam_cpu1_i; + wire [31:0] atdatam_cpu2_i; + wire [31:0] atdatam_cpu3_i; + wire [6:0] atidm_cpu0_i; + wire [6:0] atidm_cpu1_i; + wire [6:0] atidm_cpu2_i; + wire [6:0] atidm_cpu3_i; + wire atreadym_cpu0_o; + wire atreadym_cpu1_o; + wire atreadym_cpu2_o; + wire atreadym_cpu3_o; + wire atvalidm_cpu0_i; + wire atvalidm_cpu1_i; + wire atvalidm_cpu2_i; + wire atvalidm_cpu3_i; + wire cfgend_cpu0_o; + wire cfgend_cpu1_o; + wire cfgend_cpu2_o; + wire cfgend_cpu3_o; + wire cfgte_cpu0_o; + wire cfgte_cpu1_o; + wire cfgte_cpu2_o; + wire cfgte_cpu3_o; + wire ck_cpu0_crcx_clk_en_n; + wire ck_cpu0_event_reg; + wire ck_cpu0_wfe_ack; + wire ck_cpu0_wfi_ack; + wire ck_cpu1_crcx_clk_en_n; + wire ck_cpu1_event_reg; + wire ck_cpu1_wfe_ack; + wire ck_cpu1_wfi_ack; + wire ck_cpu2_crcx_clk_en_n; + wire ck_cpu2_event_reg; + wire ck_cpu2_wfe_ack; + wire ck_cpu2_wfi_ack; + wire ck_cpu3_crcx_clk_en_n; + wire ck_cpu3_event_reg; + wire ck_cpu3_wfe_ack; + wire ck_cpu3_wfi_ack; + wire [`MAIA_CN:0] ck_gclkt; + wire [7:0] clusteridaff1_cpu0_o; + wire [7:0] clusteridaff1_cpu1_o; + wire [7:0] clusteridaff1_cpu2_o; + wire [7:0] clusteridaff1_cpu3_o; + wire [7:0] clusteridaff2_cpu0_o; + wire [7:0] clusteridaff2_cpu1_o; + wire [7:0] clusteridaff2_cpu2_o; + wire [7:0] clusteridaff2_cpu3_o; + wire commrx_cpu0_i; + wire commrx_cpu1_i; + wire commrx_cpu2_i; + wire commrx_cpu3_i; + wire commtx_cpu0_i; + wire commtx_cpu1_i; + wire commtx_cpu2_i; + wire commtx_cpu3_i; + wire cp15sdisable_cpu0_o; + wire cp15sdisable_cpu1_o; + wire cp15sdisable_cpu2_o; + wire cp15sdisable_cpu3_o; + wire [1:0] cpuid_cpu0_o; + wire [1:0] cpuid_cpu1_o; + wire [1:0] cpuid_cpu2_o; + wire [1:0] cpuid_cpu3_o; + wire cryptodisable_cpu0_o; + wire cryptodisable_cpu1_o; + wire cryptodisable_cpu2_o; + wire cryptodisable_cpu3_o; + wire dbgack_cpu0_i; + wire dbgack_cpu1_i; + wire dbgack_cpu2_i; + wire dbgack_cpu3_i; + wire dbgen_cpu0_o; + wire dbgen_cpu1_o; + wire dbgen_cpu2_o; + wire dbgen_cpu3_o; + wire dbgl1rstdisable_cpu0_o; + wire dbgl1rstdisable_cpu1_o; + wire dbgl1rstdisable_cpu2_o; + wire dbgl1rstdisable_cpu3_o; + wire dbgnopwrdwn_cpu0_i; + wire dbgnopwrdwn_cpu1_i; + wire dbgnopwrdwn_cpu2_i; + wire dbgnopwrdwn_cpu3_i; + wire [43:12] dbgromaddr_cpu0_o; + wire [43:12] dbgromaddr_cpu1_o; + wire [43:12] dbgromaddr_cpu2_o; + wire [43:12] dbgromaddr_cpu3_o; + wire dbgromaddrv_cpu0_o; + wire dbgromaddrv_cpu1_o; + wire dbgromaddrv_cpu2_o; + wire dbgromaddrv_cpu3_o; + wire dbgrstreq_cpu0_i; + wire dbgrstreq_cpu1_i; + wire dbgrstreq_cpu2_i; + wire dbgrstreq_cpu3_i; + wire dftcrclkdisable_cpu0_o; + wire dftcrclkdisable_cpu1_o; + wire dftcrclkdisable_cpu2_o; + wire dftcrclkdisable_cpu3_o; + wire dftramhold_cpu0_o; + wire dftramhold_cpu1_o; + wire dftramhold_cpu2_o; + wire dftramhold_cpu3_o; + wire dftrstdisable_cpu0_o; + wire dftrstdisable_cpu1_o; + wire dftrstdisable_cpu2_o; + wire dftrstdisable_cpu3_o; + wire dftse_cpu0_o; + wire dftse_cpu1_o; + wire dftse_cpu2_o; + wire dftse_cpu3_o; + wire [2:0] ds_cpu0_cpuectlr_ret; + wire ds_cpu0_cpuectlr_smp; + wire ds_cpu0_fiq_wfe_qual; + wire ds_cpu0_fiq_wfi_qual; + wire ds_cpu0_flush; + wire [5:0] ds_cpu0_flush_type; + wire ds_cpu0_hcr_va; + wire ds_cpu0_hcr_vf; + wire ds_cpu0_hcr_vi; + wire ds_cpu0_ic_aa64naa32; + wire [4:0] ds_cpu0_ic_cpsr_mode; + wire ds_cpu0_ic_hcr_change; + wire ds_cpu0_ic_sample_spr; + wire ds_cpu0_ic_scr_change; + wire ds_cpu0_imp_abrt_wfe_qual; + wire ds_cpu0_imp_abrt_wfi_qual; + wire ds_cpu0_irq_wfe_qual; + wire ds_cpu0_irq_wfi_qual; + wire [8:0] ds_cpu0_l2_spr_addr; + wire ds_cpu0_l2_spr_dw; + wire ds_cpu0_l2_spr_en; + wire ds_cpu0_l2_spr_rd; + wire ds_cpu0_l2_spr_wr; + wire [63:0] ds_cpu0_l2_spr_wr_data; + wire ds_cpu0_reset_req; + wire ds_cpu0_sev_req; + wire ds_cpu0_sevl_req; + wire ds_cpu0_vfiq_wfe_qual; + wire ds_cpu0_vfiq_wfi_qual; + wire ds_cpu0_vimp_abrt_wfe_qual; + wire ds_cpu0_vimp_abrt_wfi_qual; + wire ds_cpu0_virq_wfe_qual; + wire ds_cpu0_virq_wfi_qual; + wire ds_cpu0_wfe_req; + wire ds_cpu0_wfi_req; + wire [2:0] ds_cpu1_cpuectlr_ret; + wire ds_cpu1_cpuectlr_smp; + wire ds_cpu1_fiq_wfe_qual; + wire ds_cpu1_fiq_wfi_qual; + wire ds_cpu1_flush; + wire [5:0] ds_cpu1_flush_type; + wire ds_cpu1_hcr_va; + wire ds_cpu1_hcr_vf; + wire ds_cpu1_hcr_vi; + wire ds_cpu1_ic_aa64naa32; + wire [4:0] ds_cpu1_ic_cpsr_mode; + wire ds_cpu1_ic_hcr_change; + wire ds_cpu1_ic_sample_spr; + wire ds_cpu1_ic_scr_change; + wire ds_cpu1_imp_abrt_wfe_qual; + wire ds_cpu1_imp_abrt_wfi_qual; + wire ds_cpu1_irq_wfe_qual; + wire ds_cpu1_irq_wfi_qual; + wire [8:0] ds_cpu1_l2_spr_addr; + wire ds_cpu1_l2_spr_dw; + wire ds_cpu1_l2_spr_en; + wire ds_cpu1_l2_spr_rd; + wire ds_cpu1_l2_spr_wr; + wire [63:0] ds_cpu1_l2_spr_wr_data; + wire ds_cpu1_reset_req; + wire ds_cpu1_sev_req; + wire ds_cpu1_sevl_req; + wire ds_cpu1_vfiq_wfe_qual; + wire ds_cpu1_vfiq_wfi_qual; + wire ds_cpu1_vimp_abrt_wfe_qual; + wire ds_cpu1_vimp_abrt_wfi_qual; + wire ds_cpu1_virq_wfe_qual; + wire ds_cpu1_virq_wfi_qual; + wire ds_cpu1_wfe_req; + wire ds_cpu1_wfi_req; + wire [2:0] ds_cpu2_cpuectlr_ret; + wire ds_cpu2_cpuectlr_smp; + wire ds_cpu2_fiq_wfe_qual; + wire ds_cpu2_fiq_wfi_qual; + wire ds_cpu2_flush; + wire [5:0] ds_cpu2_flush_type; + wire ds_cpu2_hcr_va; + wire ds_cpu2_hcr_vf; + wire ds_cpu2_hcr_vi; + wire ds_cpu2_ic_aa64naa32; + wire [4:0] ds_cpu2_ic_cpsr_mode; + wire ds_cpu2_ic_hcr_change; + wire ds_cpu2_ic_sample_spr; + wire ds_cpu2_ic_scr_change; + wire ds_cpu2_imp_abrt_wfe_qual; + wire ds_cpu2_imp_abrt_wfi_qual; + wire ds_cpu2_irq_wfe_qual; + wire ds_cpu2_irq_wfi_qual; + wire [8:0] ds_cpu2_l2_spr_addr; + wire ds_cpu2_l2_spr_dw; + wire ds_cpu2_l2_spr_en; + wire ds_cpu2_l2_spr_rd; + wire ds_cpu2_l2_spr_wr; + wire [63:0] ds_cpu2_l2_spr_wr_data; + wire ds_cpu2_reset_req; + wire ds_cpu2_sev_req; + wire ds_cpu2_sevl_req; + wire ds_cpu2_vfiq_wfe_qual; + wire ds_cpu2_vfiq_wfi_qual; + wire ds_cpu2_vimp_abrt_wfe_qual; + wire ds_cpu2_vimp_abrt_wfi_qual; + wire ds_cpu2_virq_wfe_qual; + wire ds_cpu2_virq_wfi_qual; + wire ds_cpu2_wfe_req; + wire ds_cpu2_wfi_req; + wire [2:0] ds_cpu3_cpuectlr_ret; + wire ds_cpu3_cpuectlr_smp; + wire ds_cpu3_fiq_wfe_qual; + wire ds_cpu3_fiq_wfi_qual; + wire ds_cpu3_flush; + wire [5:0] ds_cpu3_flush_type; + wire ds_cpu3_hcr_va; + wire ds_cpu3_hcr_vf; + wire ds_cpu3_hcr_vi; + wire ds_cpu3_ic_aa64naa32; + wire [4:0] ds_cpu3_ic_cpsr_mode; + wire ds_cpu3_ic_hcr_change; + wire ds_cpu3_ic_sample_spr; + wire ds_cpu3_ic_scr_change; + wire ds_cpu3_imp_abrt_wfe_qual; + wire ds_cpu3_imp_abrt_wfi_qual; + wire ds_cpu3_irq_wfe_qual; + wire ds_cpu3_irq_wfi_qual; + wire [8:0] ds_cpu3_l2_spr_addr; + wire ds_cpu3_l2_spr_dw; + wire ds_cpu3_l2_spr_en; + wire ds_cpu3_l2_spr_rd; + wire ds_cpu3_l2_spr_wr; + wire [63:0] ds_cpu3_l2_spr_wr_data; + wire ds_cpu3_reset_req; + wire ds_cpu3_sev_req; + wire ds_cpu3_sevl_req; + wire ds_cpu3_vfiq_wfe_qual; + wire ds_cpu3_vfiq_wfi_qual; + wire ds_cpu3_vimp_abrt_wfe_qual; + wire ds_cpu3_vimp_abrt_wfi_qual; + wire ds_cpu3_virq_wfe_qual; + wire ds_cpu3_virq_wfi_qual; + wire ds_cpu3_wfe_req; + wire ds_cpu3_wfi_req; + wire dt_cpu0_coredbg_in_reset_gclk; + wire [1:0] dt_cpu0_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu0_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu0_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu0_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu0_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu0_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu0_cti_trigoutack_7to4_gclk; + wire dt_cpu0_cti_trigoutack_bit1_gclk; + wire dt_cpu0_dbif_ack_gclk; + wire [14:2] dt_cpu0_dbif_addr_pclk; + wire dt_cpu0_dbif_err_gclk; + wire dt_cpu0_dbif_locked_pclk; + wire [31:0] dt_cpu0_dbif_rddata_gclk; + wire dt_cpu0_dbif_req_pclk; + wire [31:0] dt_cpu0_dbif_wrdata_pclk; + wire dt_cpu0_dbif_write_pclk; + wire dt_cpu0_edacr_frc_idleack_pclk; + wire dt_cpu0_edbgrq_pclk; + wire dt_cpu0_edecr_osuce_pclk; + wire dt_cpu0_edecr_rce_pclk; + wire dt_cpu0_edecr_ss_pclk; + wire dt_cpu0_edprcr_corepurq_pclk; + wire dt_cpu0_et_oslock_gclk; + wire dt_cpu0_halt_ack_gclk; + wire dt_cpu0_hlt_dbgevt_ok_gclk; + wire dt_cpu0_noclkstop_pclk; + wire dt_cpu0_os_double_lock_gclk; + wire dt_cpu0_pmusnapshot_ack_gclk; + wire dt_cpu0_pmusnapshot_req_pclk; + wire dt_cpu0_wfx_dbg_req_gclk; + wire dt_cpu0_wfx_wakeup_pclk; + wire dt_cpu1_coredbg_in_reset_gclk; + wire [1:0] dt_cpu1_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu1_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu1_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu1_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu1_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu1_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu1_cti_trigoutack_7to4_gclk; + wire dt_cpu1_cti_trigoutack_bit1_gclk; + wire dt_cpu1_dbif_ack_gclk; + wire [14:2] dt_cpu1_dbif_addr_pclk; + wire dt_cpu1_dbif_err_gclk; + wire dt_cpu1_dbif_locked_pclk; + wire [31:0] dt_cpu1_dbif_rddata_gclk; + wire dt_cpu1_dbif_req_pclk; + wire [31:0] dt_cpu1_dbif_wrdata_pclk; + wire dt_cpu1_dbif_write_pclk; + wire dt_cpu1_edacr_frc_idleack_pclk; + wire dt_cpu1_edbgrq_pclk; + wire dt_cpu1_edecr_osuce_pclk; + wire dt_cpu1_edecr_rce_pclk; + wire dt_cpu1_edecr_ss_pclk; + wire dt_cpu1_edprcr_corepurq_pclk; + wire dt_cpu1_et_oslock_gclk; + wire dt_cpu1_halt_ack_gclk; + wire dt_cpu1_hlt_dbgevt_ok_gclk; + wire dt_cpu1_noclkstop_pclk; + wire dt_cpu1_os_double_lock_gclk; + wire dt_cpu1_pmusnapshot_ack_gclk; + wire dt_cpu1_pmusnapshot_req_pclk; + wire dt_cpu1_wfx_dbg_req_gclk; + wire dt_cpu1_wfx_wakeup_pclk; + wire dt_cpu2_coredbg_in_reset_gclk; + wire [1:0] dt_cpu2_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu2_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu2_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu2_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu2_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu2_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu2_cti_trigoutack_7to4_gclk; + wire dt_cpu2_cti_trigoutack_bit1_gclk; + wire dt_cpu2_dbif_ack_gclk; + wire [14:2] dt_cpu2_dbif_addr_pclk; + wire dt_cpu2_dbif_err_gclk; + wire dt_cpu2_dbif_locked_pclk; + wire [31:0] dt_cpu2_dbif_rddata_gclk; + wire dt_cpu2_dbif_req_pclk; + wire [31:0] dt_cpu2_dbif_wrdata_pclk; + wire dt_cpu2_dbif_write_pclk; + wire dt_cpu2_edacr_frc_idleack_pclk; + wire dt_cpu2_edbgrq_pclk; + wire dt_cpu2_edecr_osuce_pclk; + wire dt_cpu2_edecr_rce_pclk; + wire dt_cpu2_edecr_ss_pclk; + wire dt_cpu2_edprcr_corepurq_pclk; + wire dt_cpu2_et_oslock_gclk; + wire dt_cpu2_halt_ack_gclk; + wire dt_cpu2_hlt_dbgevt_ok_gclk; + wire dt_cpu2_noclkstop_pclk; + wire dt_cpu2_os_double_lock_gclk; + wire dt_cpu2_pmusnapshot_ack_gclk; + wire dt_cpu2_pmusnapshot_req_pclk; + wire dt_cpu2_wfx_dbg_req_gclk; + wire dt_cpu2_wfx_wakeup_pclk; + wire dt_cpu3_coredbg_in_reset_gclk; + wire [1:0] dt_cpu3_cti_trigin_1to0_gclk; + wire [3:0] dt_cpu3_cti_trigin_7to4_gclk; + wire [1:0] dt_cpu3_cti_triginack_1to0_pclk; + wire [3:0] dt_cpu3_cti_triginack_7to4_pclk; + wire [1:0] dt_cpu3_cti_trigout_1to0_pclk; + wire [3:0] dt_cpu3_cti_trigout_7to4_pclk; + wire [3:0] dt_cpu3_cti_trigoutack_7to4_gclk; + wire dt_cpu3_cti_trigoutack_bit1_gclk; + wire dt_cpu3_dbif_ack_gclk; + wire [14:2] dt_cpu3_dbif_addr_pclk; + wire dt_cpu3_dbif_err_gclk; + wire dt_cpu3_dbif_locked_pclk; + wire [31:0] dt_cpu3_dbif_rddata_gclk; + wire dt_cpu3_dbif_req_pclk; + wire [31:0] dt_cpu3_dbif_wrdata_pclk; + wire dt_cpu3_dbif_write_pclk; + wire dt_cpu3_edacr_frc_idleack_pclk; + wire dt_cpu3_edbgrq_pclk; + wire dt_cpu3_edecr_osuce_pclk; + wire dt_cpu3_edecr_rce_pclk; + wire dt_cpu3_edecr_ss_pclk; + wire dt_cpu3_edprcr_corepurq_pclk; + wire dt_cpu3_et_oslock_gclk; + wire dt_cpu3_halt_ack_gclk; + wire dt_cpu3_hlt_dbgevt_ok_gclk; + wire dt_cpu3_noclkstop_pclk; + wire dt_cpu3_os_double_lock_gclk; + wire dt_cpu3_pmusnapshot_ack_gclk; + wire dt_cpu3_pmusnapshot_req_pclk; + wire dt_cpu3_wfx_dbg_req_gclk; + wire dt_cpu3_wfx_wakeup_pclk; + wire etclken_cpu0_i; + wire etclken_cpu1_i; + wire etclken_cpu2_i; + wire etclken_cpu3_i; + wire giccdisable_cpu0_o; + wire giccdisable_cpu1_o; + wire giccdisable_cpu2_o; + wire giccdisable_cpu3_o; + wire [`MAIA_CN:0] ic_block_eoi_sgi_wr; + wire [`MAIA_CN:0] ic_el_change_complete; + wire [`MAIA_CN:0] ic_hcr_change_complete; + wire [`MAIA_CN:0] ic_ich_el2_tall0; + wire [`MAIA_CN:0] ic_ich_el2_tall1; + wire [`MAIA_CN:0] ic_ich_el2_tc; + wire [`MAIA_CN:0] ic_nfiq; + wire [`MAIA_CN:0] ic_nirq; + wire [`MAIA_CN:0] ic_nsei; + wire [`MAIA_CN:0] ic_nvfiq; + wire [`MAIA_CN:0] ic_nvirq; + wire [`MAIA_CN:0] ic_nvsei; + wire [`MAIA_CN:0] ic_p_valid; + wire [`MAIA_CN:0] ic_sample_spr; + wire [`MAIA_CN:0] ic_scr_change_complete; + wire [`MAIA_CN:0] ic_sra_el1ns_en; + wire [`MAIA_CN:0] ic_sra_el1s_en; + wire [`MAIA_CN:0] ic_sra_el2_en; + wire [`MAIA_CN:0] ic_sra_el3_en; + wire [`MAIA_CN:0] ic_sre_el1ns_hyp_trap; + wire [`MAIA_CN:0] ic_sre_el1ns_mon_trap; + wire [`MAIA_CN:0] ic_sre_el1s_mon_trap; + wire [`MAIA_CN:0] ic_sre_el2_mon_trap; + wire l2_cpu0_arb_thrshld_timeout_en; + wire l2_cpu0_barrier_done; + wire l2_cpu0_blk_non_evict_wr; + wire l2_cpu0_ccb_dbg_req_c3; + wire [48:0] l2_cpu0_ccb_req_addr_c3; + wire [4:0] l2_cpu0_ccb_req_id_c3; + wire [23:0] l2_cpu0_ccb_req_info_c3; + wire [8:0] l2_cpu0_ccb_req_type_c3; + wire l2_cpu0_cfg_ecc_en; + wire [2:0] l2_cpu0_dbufid_r1; + wire [129:0] l2_cpu0_ddata_r2; + wire l2_cpu0_ddlb_ecc_err_r3; + wire l2_cpu0_dext_err_r2; + wire l2_cpu0_dext_err_type_r2; + wire l2_cpu0_disable_clean_evict_opt; + wire l2_cpu0_dlast_r1; + wire l2_cpu0_dsngl_ecc_err_r3; + wire [3:0] l2_cpu0_dsq_clr_id_q; + wire l2_cpu0_dsq_clr_vld_q; + wire [3:0] l2_cpu0_dsq_rd_buf_id; + wire [15:0] l2_cpu0_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu0_dsq_rd_data_q; + wire l2_cpu0_dsq_rd_en; + wire l2_cpu0_dsq_rd_en_x2; + wire l2_cpu0_dt_pmu_evt_en; + wire l2_cpu0_dvalid_r1; + wire l2_cpu0_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu0_flsh_if_rd_id_l4_dly; + wire l2_cpu0_flsh_if_rd_l4_dly; + wire l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu0_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu0_flsh_ls_rd_id_l4_dly; + wire l2_cpu0_flsh_ls_rd_l2_dly; + wire l2_cpu0_flsh_ls_rd_l4_dly; + wire l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu0_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu0_flsh_ls_wr_id_l4_dly; + wire l2_cpu0_flsh_ls_wr_l2_dly; + wire l2_cpu0_flsh_ls_wr_l4_dly; + wire l2_cpu0_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu0_ibufid_r1; + wire [15:0] l2_cpu0_ic_addr_arb_set; + wire l2_cpu0_ic_arb_fast; + wire l2_cpu0_ic_barrier_stall_q; + wire [43:18] l2_cpu0_ic_base; + wire [31:0] l2_cpu0_ic_data_arb_set; + wire [2:0] l2_cpu0_ic_elem_size_arb_set; + wire l2_cpu0_ic_excl_arb_set; + wire [2:0] l2_cpu0_ic_id_arb_set; + wire l2_cpu0_ic_ns_arb_set; + wire l2_cpu0_ic_vld_skid; + wire l2_cpu0_ic_write_arb_set; + wire [127:0] l2_cpu0_idata_r2; + wire l2_cpu0_idlb_ecc_err_r3; + wire l2_cpu0_idle_block_reqs_q; + wire l2_cpu0_idle_wakeup_q; + wire l2_cpu0_iext_err_r2; + wire l2_cpu0_iext_err_type_r2; + wire l2_cpu0_if_ccb_clken_c3; + wire l2_cpu0_if_ccb_req_c3; + wire l2_cpu0_if_ccb_resp; + wire [4:0] l2_cpu0_if_ccb_resp_id; + wire l2_cpu0_if_sync_done_q; + wire l2_cpu0_if_sync_req; + wire l2_cpu0_ifq_haz_pending; + wire l2_cpu0_isngl_ecc_err_r3; + wire l2_cpu0_ivalid_r1; + wire [1:0] l2_cpu0_l2_cache_size; + wire [5:0] l2_cpu0_lrq_haz_clr_id_dcd_q; + wire l2_cpu0_lrq_haz_pending; + wire l2_cpu0_ls_ccb_clken_c3; + wire l2_cpu0_ls_ccb_data_wr; + wire l2_cpu0_ls_ccb_req_c3; + wire l2_cpu0_ls_ccb_resp; + wire [4:0] l2_cpu0_ls_ccb_resp_id; + wire l2_cpu0_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu0_ls_rd_haz_id_arb_q; + wire l2_cpu0_ls_rd_haz_vld_arb_q; + wire l2_cpu0_ls_sync_req; + wire [4:0] l2_cpu0_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu0_ls_wr_data_w2a; + wire l2_cpu0_ls_wr_dirty_w2a; + wire l2_cpu0_ls_wr_err_w2a; + wire [2:0] l2_cpu0_ls_wr_haz_id_arb_q; + wire l2_cpu0_ls_wr_haz_vld_arb_q; + wire l2_cpu0_ls_wr_last_w2a; + wire l2_cpu0_ls_wr_req_w2a; + wire [2:0] l2_cpu0_ls_wr_type_w2a; + wire [12:0] l2_cpu0_mbist1_addr_b1; + wire l2_cpu0_mbist1_all_b1; + wire [3:0] l2_cpu0_mbist1_array_b1; + wire [7:0] l2_cpu0_mbist1_be_b1; + wire l2_cpu0_mbist1_en_b1; + wire l2_cpu0_mbist1_rd_en_b1; + wire l2_cpu0_mbist1_wr_en_b1; + wire l2_cpu0_no_intctrl; + wire l2_cpu0_pf_rd_vld_skid_popped; + wire l2_cpu0_pf_throttle_q; + wire [33:0] l2_cpu0_pmu_events; + wire [2:0] l2_cpu0_rbufid; + wire l2_cpu0_rd_aarch64_arb_set; + wire [44:0] l2_cpu0_rd_addr_arb_set; + wire l2_cpu0_rd_arb; + wire l2_cpu0_rd_arb_fast; + wire [15:8] l2_cpu0_rd_asid_arb_set; + wire l2_cpu0_rd_bypass_arb_set; + wire [2:0] l2_cpu0_rd_bypass_bufid_e5; + wire [2:0] l2_cpu0_rd_bypass_lrq_id_e5; + wire l2_cpu0_rd_bypass_req_can_e5; + wire l2_cpu0_rd_bypass_way_e5; + wire [2:0] l2_cpu0_rd_cache_attr_arb_set; + wire [2:0] l2_cpu0_rd_elem_size_arb_set; + wire l2_cpu0_rd_excl_arb_set; + wire [4:0] l2_cpu0_rd_id_arb_set; + wire [2:0] l2_cpu0_rd_lrq_id_arb_set; + wire [7:0] l2_cpu0_rd_page_attr_arb_set; + wire l2_cpu0_rd_prfm_arb_set; + wire l2_cpu0_rd_priv_arb_set; + wire l2_cpu0_rd_replayed_arb_set; + wire [1:0] l2_cpu0_rd_shared_arb_set; + wire [6:0] l2_cpu0_rd_type_arb_set; + wire l2_cpu0_rd_va48_arb_set; + wire l2_cpu0_rd_vld_skid; + wire l2_cpu0_rd_way_arb_set; + wire l2_cpu0_rexfail; + wire [1:0] l2_cpu0_rstate; + wire l2_cpu0_rvalid; + wire [2:0] l2_cpu0_spec_bufid; + wire l2_cpu0_spec_valid; + wire [63:0] l2_cpu0_spr_rd_data; + wire l2_cpu0_tbw_dbl_ecc_err; + wire [63:0] l2_cpu0_tbw_desc_data; + wire l2_cpu0_tbw_desc_vld; + wire l2_cpu0_tbw_ext_err; + wire l2_cpu0_tbw_ext_err_type; + wire l2_cpu0_tlb_ccb_clken_c3; + wire l2_cpu0_tlb_ccb_req_c3; + wire l2_cpu0_tlb_sync_complete; + wire l2_cpu0_tlb_sync_done_q; + wire l2_cpu0_tlb_sync_req; + wire l2_cpu0_trq_haz_pending; + wire l2_cpu0_tw_ccb_resp; + wire [4:0] l2_cpu0_tw_ccb_resp_id; + wire l2_cpu0_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu0_wr_addr_arb_set; + wire l2_cpu0_wr_arb; + wire l2_cpu0_wr_arb_fast; + wire [2:0] l2_cpu0_wr_cache_attr_arb_set; + wire [11:0] l2_cpu0_wr_cl_id_arb_set; + wire l2_cpu0_wr_clean_evict_arb_set; + wire [143:0] l2_cpu0_wr_data; + wire l2_cpu0_wr_data_stall; + wire l2_cpu0_wr_data_vld_x1_q; + wire l2_cpu0_wr_dirty_arb_set; + wire [2:0] l2_cpu0_wr_elem_size_arb_set; + wire l2_cpu0_wr_err_arb_set; + wire l2_cpu0_wr_evict_x1_q; + wire l2_cpu0_wr_ex_fail; + wire l2_cpu0_wr_ex_resp; + wire [3:0] l2_cpu0_wr_id_arb_set; + wire l2_cpu0_wr_last_arb_set; + wire [7:0] l2_cpu0_wr_page_attr_arb_set; + wire [3:0] l2_cpu0_wr_partial_dw_arb_set; + wire l2_cpu0_wr_priv_arb_set; + wire [1:0] l2_cpu0_wr_shared_arb_set; + wire [2:0] l2_cpu0_wr_type_arb_set; + wire l2_cpu0_wr_vld_skid; + wire l2_cpu0_wr_way_arb_set; + wire l2_cpu0_wrq_almost_full; + wire [15:0] l2_cpu0_wrq_haz_clr_id_dcd_q; + wire l2_cpu0_wrq_haz_pending; + wire l2_cpu1_arb_thrshld_timeout_en; + wire l2_cpu1_barrier_done; + wire l2_cpu1_blk_non_evict_wr; + wire l2_cpu1_ccb_dbg_req_c3; + wire [48:0] l2_cpu1_ccb_req_addr_c3; + wire [4:0] l2_cpu1_ccb_req_id_c3; + wire [23:0] l2_cpu1_ccb_req_info_c3; + wire [8:0] l2_cpu1_ccb_req_type_c3; + wire l2_cpu1_cfg_ecc_en; + wire [2:0] l2_cpu1_dbufid_r1; + wire [129:0] l2_cpu1_ddata_r2; + wire l2_cpu1_ddlb_ecc_err_r3; + wire l2_cpu1_dext_err_r2; + wire l2_cpu1_dext_err_type_r2; + wire l2_cpu1_disable_clean_evict_opt; + wire l2_cpu1_dlast_r1; + wire l2_cpu1_dsngl_ecc_err_r3; + wire [3:0] l2_cpu1_dsq_clr_id_q; + wire l2_cpu1_dsq_clr_vld_q; + wire [3:0] l2_cpu1_dsq_rd_buf_id; + wire [15:0] l2_cpu1_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu1_dsq_rd_data_q; + wire l2_cpu1_dsq_rd_en; + wire l2_cpu1_dsq_rd_en_x2; + wire l2_cpu1_dt_pmu_evt_en; + wire l2_cpu1_dvalid_r1; + wire l2_cpu1_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu1_flsh_if_rd_id_l4_dly; + wire l2_cpu1_flsh_if_rd_l4_dly; + wire l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu1_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu1_flsh_ls_rd_id_l4_dly; + wire l2_cpu1_flsh_ls_rd_l2_dly; + wire l2_cpu1_flsh_ls_rd_l4_dly; + wire l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu1_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu1_flsh_ls_wr_id_l4_dly; + wire l2_cpu1_flsh_ls_wr_l2_dly; + wire l2_cpu1_flsh_ls_wr_l4_dly; + wire l2_cpu1_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu1_ibufid_r1; + wire [15:0] l2_cpu1_ic_addr_arb_set; + wire l2_cpu1_ic_arb_fast; + wire l2_cpu1_ic_barrier_stall_q; + wire [43:18] l2_cpu1_ic_base; + wire [31:0] l2_cpu1_ic_data_arb_set; + wire [2:0] l2_cpu1_ic_elem_size_arb_set; + wire l2_cpu1_ic_excl_arb_set; + wire [2:0] l2_cpu1_ic_id_arb_set; + wire l2_cpu1_ic_ns_arb_set; + wire l2_cpu1_ic_vld_skid; + wire l2_cpu1_ic_write_arb_set; + wire [127:0] l2_cpu1_idata_r2; + wire l2_cpu1_idlb_ecc_err_r3; + wire l2_cpu1_idle_block_reqs_q; + wire l2_cpu1_idle_wakeup_q; + wire l2_cpu1_iext_err_r2; + wire l2_cpu1_iext_err_type_r2; + wire l2_cpu1_if_ccb_clken_c3; + wire l2_cpu1_if_ccb_req_c3; + wire l2_cpu1_if_ccb_resp; + wire [4:0] l2_cpu1_if_ccb_resp_id; + wire l2_cpu1_if_sync_done_q; + wire l2_cpu1_if_sync_req; + wire l2_cpu1_ifq_haz_pending; + wire l2_cpu1_isngl_ecc_err_r3; + wire l2_cpu1_ivalid_r1; + wire [1:0] l2_cpu1_l2_cache_size; + wire [5:0] l2_cpu1_lrq_haz_clr_id_dcd_q; + wire l2_cpu1_lrq_haz_pending; + wire l2_cpu1_ls_ccb_clken_c3; + wire l2_cpu1_ls_ccb_data_wr; + wire l2_cpu1_ls_ccb_req_c3; + wire l2_cpu1_ls_ccb_resp; + wire [4:0] l2_cpu1_ls_ccb_resp_id; + wire l2_cpu1_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu1_ls_rd_haz_id_arb_q; + wire l2_cpu1_ls_rd_haz_vld_arb_q; + wire l2_cpu1_ls_sync_req; + wire [4:0] l2_cpu1_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu1_ls_wr_data_w2a; + wire l2_cpu1_ls_wr_dirty_w2a; + wire l2_cpu1_ls_wr_err_w2a; + wire [2:0] l2_cpu1_ls_wr_haz_id_arb_q; + wire l2_cpu1_ls_wr_haz_vld_arb_q; + wire l2_cpu1_ls_wr_last_w2a; + wire l2_cpu1_ls_wr_req_w2a; + wire [2:0] l2_cpu1_ls_wr_type_w2a; + wire [12:0] l2_cpu1_mbist1_addr_b1; + wire l2_cpu1_mbist1_all_b1; + wire [3:0] l2_cpu1_mbist1_array_b1; + wire [7:0] l2_cpu1_mbist1_be_b1; + wire l2_cpu1_mbist1_en_b1; + wire l2_cpu1_mbist1_rd_en_b1; + wire l2_cpu1_mbist1_wr_en_b1; + wire l2_cpu1_no_intctrl; + wire l2_cpu1_pf_rd_vld_skid_popped; + wire l2_cpu1_pf_throttle_q; + wire [33:0] l2_cpu1_pmu_events; + wire [2:0] l2_cpu1_rbufid; + wire l2_cpu1_rd_aarch64_arb_set; + wire [44:0] l2_cpu1_rd_addr_arb_set; + wire l2_cpu1_rd_arb; + wire l2_cpu1_rd_arb_fast; + wire [15:8] l2_cpu1_rd_asid_arb_set; + wire l2_cpu1_rd_bypass_arb_set; + wire [2:0] l2_cpu1_rd_bypass_bufid_e5; + wire [2:0] l2_cpu1_rd_bypass_lrq_id_e5; + wire l2_cpu1_rd_bypass_req_can_e5; + wire l2_cpu1_rd_bypass_way_e5; + wire [2:0] l2_cpu1_rd_cache_attr_arb_set; + wire [2:0] l2_cpu1_rd_elem_size_arb_set; + wire l2_cpu1_rd_excl_arb_set; + wire [4:0] l2_cpu1_rd_id_arb_set; + wire [2:0] l2_cpu1_rd_lrq_id_arb_set; + wire [7:0] l2_cpu1_rd_page_attr_arb_set; + wire l2_cpu1_rd_prfm_arb_set; + wire l2_cpu1_rd_priv_arb_set; + wire l2_cpu1_rd_replayed_arb_set; + wire [1:0] l2_cpu1_rd_shared_arb_set; + wire [6:0] l2_cpu1_rd_type_arb_set; + wire l2_cpu1_rd_va48_arb_set; + wire l2_cpu1_rd_vld_skid; + wire l2_cpu1_rd_way_arb_set; + wire l2_cpu1_rexfail; + wire [1:0] l2_cpu1_rstate; + wire l2_cpu1_rvalid; + wire [2:0] l2_cpu1_spec_bufid; + wire l2_cpu1_spec_valid; + wire [63:0] l2_cpu1_spr_rd_data; + wire l2_cpu1_tbw_dbl_ecc_err; + wire [63:0] l2_cpu1_tbw_desc_data; + wire l2_cpu1_tbw_desc_vld; + wire l2_cpu1_tbw_ext_err; + wire l2_cpu1_tbw_ext_err_type; + wire l2_cpu1_tlb_ccb_clken_c3; + wire l2_cpu1_tlb_ccb_req_c3; + wire l2_cpu1_tlb_sync_complete; + wire l2_cpu1_tlb_sync_done_q; + wire l2_cpu1_tlb_sync_req; + wire l2_cpu1_trq_haz_pending; + wire l2_cpu1_tw_ccb_resp; + wire [4:0] l2_cpu1_tw_ccb_resp_id; + wire l2_cpu1_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu1_wr_addr_arb_set; + wire l2_cpu1_wr_arb; + wire l2_cpu1_wr_arb_fast; + wire [2:0] l2_cpu1_wr_cache_attr_arb_set; + wire [11:0] l2_cpu1_wr_cl_id_arb_set; + wire l2_cpu1_wr_clean_evict_arb_set; + wire [143:0] l2_cpu1_wr_data; + wire l2_cpu1_wr_data_stall; + wire l2_cpu1_wr_data_vld_x1_q; + wire l2_cpu1_wr_dirty_arb_set; + wire [2:0] l2_cpu1_wr_elem_size_arb_set; + wire l2_cpu1_wr_err_arb_set; + wire l2_cpu1_wr_evict_x1_q; + wire l2_cpu1_wr_ex_fail; + wire l2_cpu1_wr_ex_resp; + wire [3:0] l2_cpu1_wr_id_arb_set; + wire l2_cpu1_wr_last_arb_set; + wire [7:0] l2_cpu1_wr_page_attr_arb_set; + wire [3:0] l2_cpu1_wr_partial_dw_arb_set; + wire l2_cpu1_wr_priv_arb_set; + wire [1:0] l2_cpu1_wr_shared_arb_set; + wire [2:0] l2_cpu1_wr_type_arb_set; + wire l2_cpu1_wr_vld_skid; + wire l2_cpu1_wr_way_arb_set; + wire l2_cpu1_wrq_almost_full; + wire [15:0] l2_cpu1_wrq_haz_clr_id_dcd_q; + wire l2_cpu1_wrq_haz_pending; + wire l2_cpu2_arb_thrshld_timeout_en; + wire l2_cpu2_barrier_done; + wire l2_cpu2_blk_non_evict_wr; + wire l2_cpu2_ccb_dbg_req_c3; + wire [48:0] l2_cpu2_ccb_req_addr_c3; + wire [4:0] l2_cpu2_ccb_req_id_c3; + wire [23:0] l2_cpu2_ccb_req_info_c3; + wire [8:0] l2_cpu2_ccb_req_type_c3; + wire l2_cpu2_cfg_ecc_en; + wire [2:0] l2_cpu2_dbufid_r1; + wire [129:0] l2_cpu2_ddata_r2; + wire l2_cpu2_ddlb_ecc_err_r3; + wire l2_cpu2_dext_err_r2; + wire l2_cpu2_dext_err_type_r2; + wire l2_cpu2_disable_clean_evict_opt; + wire l2_cpu2_dlast_r1; + wire l2_cpu2_dsngl_ecc_err_r3; + wire [3:0] l2_cpu2_dsq_clr_id_q; + wire l2_cpu2_dsq_clr_vld_q; + wire [3:0] l2_cpu2_dsq_rd_buf_id; + wire [15:0] l2_cpu2_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu2_dsq_rd_data_q; + wire l2_cpu2_dsq_rd_en; + wire l2_cpu2_dsq_rd_en_x2; + wire l2_cpu2_dt_pmu_evt_en; + wire l2_cpu2_dvalid_r1; + wire l2_cpu2_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu2_flsh_if_rd_id_l4_dly; + wire l2_cpu2_flsh_if_rd_l4_dly; + wire l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu2_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu2_flsh_ls_rd_id_l4_dly; + wire l2_cpu2_flsh_ls_rd_l2_dly; + wire l2_cpu2_flsh_ls_rd_l4_dly; + wire l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu2_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu2_flsh_ls_wr_id_l4_dly; + wire l2_cpu2_flsh_ls_wr_l2_dly; + wire l2_cpu2_flsh_ls_wr_l4_dly; + wire l2_cpu2_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu2_ibufid_r1; + wire [15:0] l2_cpu2_ic_addr_arb_set; + wire l2_cpu2_ic_arb_fast; + wire l2_cpu2_ic_barrier_stall_q; + wire [43:18] l2_cpu2_ic_base; + wire [31:0] l2_cpu2_ic_data_arb_set; + wire [2:0] l2_cpu2_ic_elem_size_arb_set; + wire l2_cpu2_ic_excl_arb_set; + wire [2:0] l2_cpu2_ic_id_arb_set; + wire l2_cpu2_ic_ns_arb_set; + wire l2_cpu2_ic_vld_skid; + wire l2_cpu2_ic_write_arb_set; + wire [127:0] l2_cpu2_idata_r2; + wire l2_cpu2_idlb_ecc_err_r3; + wire l2_cpu2_idle_block_reqs_q; + wire l2_cpu2_idle_wakeup_q; + wire l2_cpu2_iext_err_r2; + wire l2_cpu2_iext_err_type_r2; + wire l2_cpu2_if_ccb_clken_c3; + wire l2_cpu2_if_ccb_req_c3; + wire l2_cpu2_if_ccb_resp; + wire [4:0] l2_cpu2_if_ccb_resp_id; + wire l2_cpu2_if_sync_done_q; + wire l2_cpu2_if_sync_req; + wire l2_cpu2_ifq_haz_pending; + wire l2_cpu2_isngl_ecc_err_r3; + wire l2_cpu2_ivalid_r1; + wire [1:0] l2_cpu2_l2_cache_size; + wire [5:0] l2_cpu2_lrq_haz_clr_id_dcd_q; + wire l2_cpu2_lrq_haz_pending; + wire l2_cpu2_ls_ccb_clken_c3; + wire l2_cpu2_ls_ccb_data_wr; + wire l2_cpu2_ls_ccb_req_c3; + wire l2_cpu2_ls_ccb_resp; + wire [4:0] l2_cpu2_ls_ccb_resp_id; + wire l2_cpu2_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu2_ls_rd_haz_id_arb_q; + wire l2_cpu2_ls_rd_haz_vld_arb_q; + wire l2_cpu2_ls_sync_req; + wire [4:0] l2_cpu2_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu2_ls_wr_data_w2a; + wire l2_cpu2_ls_wr_dirty_w2a; + wire l2_cpu2_ls_wr_err_w2a; + wire [2:0] l2_cpu2_ls_wr_haz_id_arb_q; + wire l2_cpu2_ls_wr_haz_vld_arb_q; + wire l2_cpu2_ls_wr_last_w2a; + wire l2_cpu2_ls_wr_req_w2a; + wire [2:0] l2_cpu2_ls_wr_type_w2a; + wire [12:0] l2_cpu2_mbist1_addr_b1; + wire l2_cpu2_mbist1_all_b1; + wire [3:0] l2_cpu2_mbist1_array_b1; + wire [7:0] l2_cpu2_mbist1_be_b1; + wire l2_cpu2_mbist1_en_b1; + wire l2_cpu2_mbist1_rd_en_b1; + wire l2_cpu2_mbist1_wr_en_b1; + wire l2_cpu2_no_intctrl; + wire l2_cpu2_pf_rd_vld_skid_popped; + wire l2_cpu2_pf_throttle_q; + wire [33:0] l2_cpu2_pmu_events; + wire [2:0] l2_cpu2_rbufid; + wire l2_cpu2_rd_aarch64_arb_set; + wire [44:0] l2_cpu2_rd_addr_arb_set; + wire l2_cpu2_rd_arb; + wire l2_cpu2_rd_arb_fast; + wire [15:8] l2_cpu2_rd_asid_arb_set; + wire l2_cpu2_rd_bypass_arb_set; + wire [2:0] l2_cpu2_rd_bypass_bufid_e5; + wire [2:0] l2_cpu2_rd_bypass_lrq_id_e5; + wire l2_cpu2_rd_bypass_req_can_e5; + wire l2_cpu2_rd_bypass_way_e5; + wire [2:0] l2_cpu2_rd_cache_attr_arb_set; + wire [2:0] l2_cpu2_rd_elem_size_arb_set; + wire l2_cpu2_rd_excl_arb_set; + wire [4:0] l2_cpu2_rd_id_arb_set; + wire [2:0] l2_cpu2_rd_lrq_id_arb_set; + wire [7:0] l2_cpu2_rd_page_attr_arb_set; + wire l2_cpu2_rd_prfm_arb_set; + wire l2_cpu2_rd_priv_arb_set; + wire l2_cpu2_rd_replayed_arb_set; + wire [1:0] l2_cpu2_rd_shared_arb_set; + wire [6:0] l2_cpu2_rd_type_arb_set; + wire l2_cpu2_rd_va48_arb_set; + wire l2_cpu2_rd_vld_skid; + wire l2_cpu2_rd_way_arb_set; + wire l2_cpu2_rexfail; + wire [1:0] l2_cpu2_rstate; + wire l2_cpu2_rvalid; + wire [2:0] l2_cpu2_spec_bufid; + wire l2_cpu2_spec_valid; + wire [63:0] l2_cpu2_spr_rd_data; + wire l2_cpu2_tbw_dbl_ecc_err; + wire [63:0] l2_cpu2_tbw_desc_data; + wire l2_cpu2_tbw_desc_vld; + wire l2_cpu2_tbw_ext_err; + wire l2_cpu2_tbw_ext_err_type; + wire l2_cpu2_tlb_ccb_clken_c3; + wire l2_cpu2_tlb_ccb_req_c3; + wire l2_cpu2_tlb_sync_complete; + wire l2_cpu2_tlb_sync_done_q; + wire l2_cpu2_tlb_sync_req; + wire l2_cpu2_trq_haz_pending; + wire l2_cpu2_tw_ccb_resp; + wire [4:0] l2_cpu2_tw_ccb_resp_id; + wire l2_cpu2_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu2_wr_addr_arb_set; + wire l2_cpu2_wr_arb; + wire l2_cpu2_wr_arb_fast; + wire [2:0] l2_cpu2_wr_cache_attr_arb_set; + wire [11:0] l2_cpu2_wr_cl_id_arb_set; + wire l2_cpu2_wr_clean_evict_arb_set; + wire [143:0] l2_cpu2_wr_data; + wire l2_cpu2_wr_data_stall; + wire l2_cpu2_wr_data_vld_x1_q; + wire l2_cpu2_wr_dirty_arb_set; + wire [2:0] l2_cpu2_wr_elem_size_arb_set; + wire l2_cpu2_wr_err_arb_set; + wire l2_cpu2_wr_evict_x1_q; + wire l2_cpu2_wr_ex_fail; + wire l2_cpu2_wr_ex_resp; + wire [3:0] l2_cpu2_wr_id_arb_set; + wire l2_cpu2_wr_last_arb_set; + wire [7:0] l2_cpu2_wr_page_attr_arb_set; + wire [3:0] l2_cpu2_wr_partial_dw_arb_set; + wire l2_cpu2_wr_priv_arb_set; + wire [1:0] l2_cpu2_wr_shared_arb_set; + wire [2:0] l2_cpu2_wr_type_arb_set; + wire l2_cpu2_wr_vld_skid; + wire l2_cpu2_wr_way_arb_set; + wire l2_cpu2_wrq_almost_full; + wire [15:0] l2_cpu2_wrq_haz_clr_id_dcd_q; + wire l2_cpu2_wrq_haz_pending; + wire l2_cpu3_arb_thrshld_timeout_en; + wire l2_cpu3_barrier_done; + wire l2_cpu3_blk_non_evict_wr; + wire l2_cpu3_ccb_dbg_req_c3; + wire [48:0] l2_cpu3_ccb_req_addr_c3; + wire [4:0] l2_cpu3_ccb_req_id_c3; + wire [23:0] l2_cpu3_ccb_req_info_c3; + wire [8:0] l2_cpu3_ccb_req_type_c3; + wire l2_cpu3_cfg_ecc_en; + wire [2:0] l2_cpu3_dbufid_r1; + wire [129:0] l2_cpu3_ddata_r2; + wire l2_cpu3_ddlb_ecc_err_r3; + wire l2_cpu3_dext_err_r2; + wire l2_cpu3_dext_err_type_r2; + wire l2_cpu3_disable_clean_evict_opt; + wire l2_cpu3_dlast_r1; + wire l2_cpu3_dsngl_ecc_err_r3; + wire [3:0] l2_cpu3_dsq_clr_id_q; + wire l2_cpu3_dsq_clr_vld_q; + wire [3:0] l2_cpu3_dsq_rd_buf_id; + wire [15:0] l2_cpu3_dsq_rd_byte_strb_q; + wire [129:0] l2_cpu3_dsq_rd_data_q; + wire l2_cpu3_dsq_rd_en; + wire l2_cpu3_dsq_rd_en_x2; + wire l2_cpu3_dt_pmu_evt_en; + wire l2_cpu3_dvalid_r1; + wire l2_cpu3_early_rd_reqe4_e5_q; + wire [1:0] l2_cpu3_flsh_if_rd_id_l4_dly; + wire l2_cpu3_flsh_if_rd_l4_dly; + wire l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly; + wire [2:0] l2_cpu3_flsh_ls_rd_id_l2_dly; + wire [2:0] l2_cpu3_flsh_ls_rd_id_l4_dly; + wire l2_cpu3_flsh_ls_rd_l2_dly; + wire l2_cpu3_flsh_ls_rd_l4_dly; + wire l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_flsh_ls_wr_evict_l4_dly; + wire [3:0] l2_cpu3_flsh_ls_wr_id_l2_dly; + wire [3:0] l2_cpu3_flsh_ls_wr_id_l4_dly; + wire l2_cpu3_flsh_ls_wr_l2_dly; + wire l2_cpu3_flsh_ls_wr_l4_dly; + wire l2_cpu3_flsh_tw_rd_l4_dly; + wire [1:0] l2_cpu3_ibufid_r1; + wire [15:0] l2_cpu3_ic_addr_arb_set; + wire l2_cpu3_ic_arb_fast; + wire l2_cpu3_ic_barrier_stall_q; + wire [43:18] l2_cpu3_ic_base; + wire [31:0] l2_cpu3_ic_data_arb_set; + wire [2:0] l2_cpu3_ic_elem_size_arb_set; + wire l2_cpu3_ic_excl_arb_set; + wire [2:0] l2_cpu3_ic_id_arb_set; + wire l2_cpu3_ic_ns_arb_set; + wire l2_cpu3_ic_vld_skid; + wire l2_cpu3_ic_write_arb_set; + wire [127:0] l2_cpu3_idata_r2; + wire l2_cpu3_idlb_ecc_err_r3; + wire l2_cpu3_idle_block_reqs_q; + wire l2_cpu3_idle_wakeup_q; + wire l2_cpu3_iext_err_r2; + wire l2_cpu3_iext_err_type_r2; + wire l2_cpu3_if_ccb_clken_c3; + wire l2_cpu3_if_ccb_req_c3; + wire l2_cpu3_if_ccb_resp; + wire [4:0] l2_cpu3_if_ccb_resp_id; + wire l2_cpu3_if_sync_done_q; + wire l2_cpu3_if_sync_req; + wire l2_cpu3_ifq_haz_pending; + wire l2_cpu3_isngl_ecc_err_r3; + wire l2_cpu3_ivalid_r1; + wire [1:0] l2_cpu3_l2_cache_size; + wire [5:0] l2_cpu3_lrq_haz_clr_id_dcd_q; + wire l2_cpu3_lrq_haz_pending; + wire l2_cpu3_ls_ccb_clken_c3; + wire l2_cpu3_ls_ccb_data_wr; + wire l2_cpu3_ls_ccb_req_c3; + wire l2_cpu3_ls_ccb_resp; + wire [4:0] l2_cpu3_ls_ccb_resp_id; + wire l2_cpu3_ls_peq_coll_l4_dly; + wire [3:0] l2_cpu3_ls_rd_haz_id_arb_q; + wire l2_cpu3_ls_rd_haz_vld_arb_q; + wire l2_cpu3_ls_sync_req; + wire [4:0] l2_cpu3_ls_wr_ccb_id_w2a; + wire [127:0] l2_cpu3_ls_wr_data_w2a; + wire l2_cpu3_ls_wr_dirty_w2a; + wire l2_cpu3_ls_wr_err_w2a; + wire [2:0] l2_cpu3_ls_wr_haz_id_arb_q; + wire l2_cpu3_ls_wr_haz_vld_arb_q; + wire l2_cpu3_ls_wr_last_w2a; + wire l2_cpu3_ls_wr_req_w2a; + wire [2:0] l2_cpu3_ls_wr_type_w2a; + wire [12:0] l2_cpu3_mbist1_addr_b1; + wire l2_cpu3_mbist1_all_b1; + wire [3:0] l2_cpu3_mbist1_array_b1; + wire [7:0] l2_cpu3_mbist1_be_b1; + wire l2_cpu3_mbist1_en_b1; + wire l2_cpu3_mbist1_rd_en_b1; + wire l2_cpu3_mbist1_wr_en_b1; + wire l2_cpu3_no_intctrl; + wire l2_cpu3_pf_rd_vld_skid_popped; + wire l2_cpu3_pf_throttle_q; + wire [33:0] l2_cpu3_pmu_events; + wire [2:0] l2_cpu3_rbufid; + wire l2_cpu3_rd_aarch64_arb_set; + wire [44:0] l2_cpu3_rd_addr_arb_set; + wire l2_cpu3_rd_arb; + wire l2_cpu3_rd_arb_fast; + wire [15:8] l2_cpu3_rd_asid_arb_set; + wire l2_cpu3_rd_bypass_arb_set; + wire [2:0] l2_cpu3_rd_bypass_bufid_e5; + wire [2:0] l2_cpu3_rd_bypass_lrq_id_e5; + wire l2_cpu3_rd_bypass_req_can_e5; + wire l2_cpu3_rd_bypass_way_e5; + wire [2:0] l2_cpu3_rd_cache_attr_arb_set; + wire [2:0] l2_cpu3_rd_elem_size_arb_set; + wire l2_cpu3_rd_excl_arb_set; + wire [4:0] l2_cpu3_rd_id_arb_set; + wire [2:0] l2_cpu3_rd_lrq_id_arb_set; + wire [7:0] l2_cpu3_rd_page_attr_arb_set; + wire l2_cpu3_rd_prfm_arb_set; + wire l2_cpu3_rd_priv_arb_set; + wire l2_cpu3_rd_replayed_arb_set; + wire [1:0] l2_cpu3_rd_shared_arb_set; + wire [6:0] l2_cpu3_rd_type_arb_set; + wire l2_cpu3_rd_va48_arb_set; + wire l2_cpu3_rd_vld_skid; + wire l2_cpu3_rd_way_arb_set; + wire l2_cpu3_rexfail; + wire [1:0] l2_cpu3_rstate; + wire l2_cpu3_rvalid; + wire [2:0] l2_cpu3_spec_bufid; + wire l2_cpu3_spec_valid; + wire [63:0] l2_cpu3_spr_rd_data; + wire l2_cpu3_tbw_dbl_ecc_err; + wire [63:0] l2_cpu3_tbw_desc_data; + wire l2_cpu3_tbw_desc_vld; + wire l2_cpu3_tbw_ext_err; + wire l2_cpu3_tbw_ext_err_type; + wire l2_cpu3_tlb_ccb_clken_c3; + wire l2_cpu3_tlb_ccb_req_c3; + wire l2_cpu3_tlb_sync_complete; + wire l2_cpu3_tlb_sync_done_q; + wire l2_cpu3_tlb_sync_req; + wire l2_cpu3_trq_haz_pending; + wire l2_cpu3_tw_ccb_resp; + wire [4:0] l2_cpu3_tw_ccb_resp_id; + wire l2_cpu3_wr_1st_replayed_arb_set; + wire [44:0] l2_cpu3_wr_addr_arb_set; + wire l2_cpu3_wr_arb; + wire l2_cpu3_wr_arb_fast; + wire [2:0] l2_cpu3_wr_cache_attr_arb_set; + wire [11:0] l2_cpu3_wr_cl_id_arb_set; + wire l2_cpu3_wr_clean_evict_arb_set; + wire [143:0] l2_cpu3_wr_data; + wire l2_cpu3_wr_data_stall; + wire l2_cpu3_wr_data_vld_x1_q; + wire l2_cpu3_wr_dirty_arb_set; + wire [2:0] l2_cpu3_wr_elem_size_arb_set; + wire l2_cpu3_wr_err_arb_set; + wire l2_cpu3_wr_evict_x1_q; + wire l2_cpu3_wr_ex_fail; + wire l2_cpu3_wr_ex_resp; + wire [3:0] l2_cpu3_wr_id_arb_set; + wire l2_cpu3_wr_last_arb_set; + wire [7:0] l2_cpu3_wr_page_attr_arb_set; + wire [3:0] l2_cpu3_wr_partial_dw_arb_set; + wire l2_cpu3_wr_priv_arb_set; + wire [1:0] l2_cpu3_wr_shared_arb_set; + wire [2:0] l2_cpu3_wr_type_arb_set; + wire l2_cpu3_wr_vld_skid; + wire l2_cpu3_wr_way_arb_set; + wire l2_cpu3_wrq_almost_full; + wire [15:0] l2_cpu3_wrq_haz_clr_id_dcd_q; + wire l2_cpu3_wrq_haz_pending; + wire [2:0] l2_tbnk0_cpu0_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu0_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu0_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu0_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu1_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu1_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu1_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu1_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu2_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu2_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu2_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu2_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk0_cpu3_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk0_cpu3_lrq_clr_l4_dly2_q; + wire l2_tbnk0_cpu3_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk0_cpu3_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu0_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu0_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu0_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu0_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu1_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu1_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu1_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu1_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu2_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu2_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu2_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu2_wrq_clr_l4_dly2_q; + wire [2:0] l2_tbnk1_cpu3_ifq_clr_l4_dly2_q; + wire [3:0] l2_tbnk1_cpu3_lrq_clr_l4_dly2_q; + wire l2_tbnk1_cpu3_trq_clr_l4_dly2_q; + wire [5:0] l2_tbnk1_cpu3_wrq_clr_l4_dly2_q; + wire ls_cpu0_clrexmon; + wire ls_cpu0_imp_abort_containable; + wire ls_cpu0_imp_abort_dec; + wire ls_cpu0_imp_abort_ecc; + wire ls_cpu0_imp_abort_slv; + wire ls_cpu0_raw_eae_nonsec; + wire ls_cpu0_raw_eae_secure; + wire ls_cpu1_clrexmon; + wire ls_cpu1_imp_abort_containable; + wire ls_cpu1_imp_abort_dec; + wire ls_cpu1_imp_abort_ecc; + wire ls_cpu1_imp_abort_slv; + wire ls_cpu1_raw_eae_nonsec; + wire ls_cpu1_raw_eae_secure; + wire ls_cpu2_clrexmon; + wire ls_cpu2_imp_abort_containable; + wire ls_cpu2_imp_abort_dec; + wire ls_cpu2_imp_abort_ecc; + wire ls_cpu2_imp_abort_slv; + wire ls_cpu2_raw_eae_nonsec; + wire ls_cpu2_raw_eae_secure; + wire ls_cpu3_clrexmon; + wire ls_cpu3_imp_abort_containable; + wire ls_cpu3_imp_abort_dec; + wire ls_cpu3_imp_abort_ecc; + wire ls_cpu3_imp_abort_slv; + wire ls_cpu3_raw_eae_nonsec; + wire ls_cpu3_raw_eae_secure; + wire ncommirq_cpu0_i; + wire ncommirq_cpu1_i; + wire ncommirq_cpu2_i; + wire ncommirq_cpu3_i; + wire ncorereset_cpu0_o; + wire ncorereset_cpu1_o; + wire ncorereset_cpu2_o; + wire ncorereset_cpu3_o; + wire ncpuporeset_cpu0_o; + wire ncpuporeset_cpu1_o; + wire ncpuporeset_cpu2_o; + wire ncpuporeset_cpu3_o; + wire niden_cpu0_o; + wire niden_cpu1_o; + wire niden_cpu2_o; + wire niden_cpu3_o; + wire nmbistreset_cpu0_o; + wire nmbistreset_cpu1_o; + wire nmbistreset_cpu2_o; + wire nmbistreset_cpu3_o; + wire npmuirq_cpu0_i; + wire npmuirq_cpu1_i; + wire npmuirq_cpu2_i; + wire npmuirq_cpu3_i; + wire pm_export_cpu0_i; + wire pm_export_cpu1_i; + wire pm_export_cpu2_i; + wire pm_export_cpu3_i; + wire [24:0] pmuevent_cpu0_i; + wire [24:0] pmuevent_cpu1_i; + wire [24:0] pmuevent_cpu2_i; + wire [24:0] pmuevent_cpu3_i; + wire [43:2] rvbaraddr_cpu0_o; + wire [43:2] rvbaraddr_cpu1_o; + wire [43:2] rvbaraddr_cpu2_o; + wire [43:2] rvbaraddr_cpu3_o; + wire spiden_cpu0_o; + wire spiden_cpu1_o; + wire spiden_cpu2_o; + wire spiden_cpu3_o; + wire spniden_cpu0_o; + wire spniden_cpu1_o; + wire spniden_cpu2_o; + wire spniden_cpu3_o; + wire syncreqm_cpu0_o; + wire syncreqm_cpu1_o; + wire syncreqm_cpu2_o; + wire syncreqm_cpu3_o; + wire [1:0] tm_cpu0_cnthctl_kernel; + wire [3:0] tm_cpu0_cntkctl_usr; + wire [1:0] tm_cpu1_cnthctl_kernel; + wire [3:0] tm_cpu1_cntkctl_usr; + wire [1:0] tm_cpu2_cnthctl_kernel; + wire [3:0] tm_cpu2_cntkctl_usr; + wire [1:0] tm_cpu3_cnthctl_kernel; + wire [3:0] tm_cpu3_cntkctl_usr; + wire [63:0] tsvalueb_cpu0_o; + wire [63:0] tsvalueb_cpu1_o; + wire [63:0] tsvalueb_cpu2_o; + wire [63:0] tsvalueb_cpu3_o; + wire vinithi_cpu0_o; + wire vinithi_cpu1_o; + wire vinithi_cpu2_o; + wire vinithi_cpu3_o; + + maia_cpu ucpu0( // outputs + .afreadym_cpu (afreadym_cpu0_i), + .atbytesm_cpu (atbytesm_cpu0_i[1:0]), + .atdatam_cpu (atdatam_cpu0_i[31:0]), + .atidm_cpu (atidm_cpu0_i[6:0]), + .atvalidm_cpu (atvalidm_cpu0_i), + .commrx_cpu (commrx_cpu0_i), + .commtx_cpu (commtx_cpu0_i), + .dbgack_cpu (dbgack_cpu0_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu0_i), + .dbgrstreq_cpu (dbgrstreq_cpu0_i), + .ds_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_flush (ds_cpu0_flush), + .ds_flush_type (ds_cpu0_flush_type[5:0]), + .ds_hcr_va (ds_cpu0_hcr_va), + .ds_hcr_vf (ds_cpu0_hcr_vf), + .ds_hcr_vi (ds_cpu0_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu0_reset_req), + .ds_sev_req (ds_cpu0_sev_req), + .ds_sevl_req (ds_cpu0_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_wfe_req (ds_cpu0_wfe_req), + .ds_wfi_req (ds_cpu0_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu0_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu0_clrexmon), + .ls_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu0_i), + .npmuirq_cpu (npmuirq_cpu0_i), + .pm_export_cpu (pm_export_cpu0_i), + .pmuevent_cpu (pmuevent_cpu0_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu0_o), + .afvalidm_cpu (afvalidm_cpu0_o), + .atclken_cpu (atclken_cpu0_o), + .atreadym_cpu (atreadym_cpu0_o), + .cfgend_cpu (cfgend_cpu0_o), + .cfgte_cpu (cfgte_cpu0_o), + .ck_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_event_reg (ck_cpu0_event_reg), + .ck_gclkt (ck_gclkt[0]), + .ck_wfe_ack (ck_cpu0_wfe_ack), + .ck_wfi_ack (ck_cpu0_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu0_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu0_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu0_o), + .cpuid (cpuid_cpu0_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu0_o), + .dbgen_cpu (dbgen_cpu0_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu0_o), + .dbgromaddr_cpu (dbgromaddr_cpu0_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu0_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu0_o), + .dftramhold_cpu (dftramhold_cpu0_o), + .dftrstdisable_cpu (dftrstdisable_cpu0_o), + .dftse_cpu (dftse_cpu0_o), + .dt_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu0_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[0]), + .ic_el_change_complete (ic_el_change_complete[0]), + .ic_hcr_change_complete (ic_hcr_change_complete[0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[0]), + .ic_ich_el2_tc (ic_ich_el2_tc[0]), + .ic_nfiq (ic_nfiq[0]), + .ic_nirq (ic_nirq[0]), + .ic_nsei (ic_nsei[0]), + .ic_nvfiq (ic_nvfiq[0]), + .ic_nvirq (ic_nvirq[0]), + .ic_nvsei (ic_nvsei[0]), + .ic_p_valid (ic_p_valid[0]), + .ic_sample_spr (ic_sample_spr[0]), + .ic_scr_change_complete (ic_scr_change_complete[0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[0]), + .ic_sra_el1s_en (ic_sra_el1s_en[0]), + .ic_sra_el2_en (ic_sra_el2_en[0]), + .ic_sra_el3_en (ic_sra_el3_en[0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[0]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu0_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu0_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu0_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu0_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu0_rexfail), + .l2_cpu_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu0_rvalid), + .l2_cpu_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu0_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu0_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu0_o), + .ncpuporeset_cpu (ncpuporeset_cpu0_o), + .niden_cpu (niden_cpu0_o), + .nmbistreset_cpu (nmbistreset_cpu0_o), + .rvbaraddr_cpu (rvbaraddr_cpu0_o[43:2]), + .spiden_cpu (spiden_cpu0_o), + .spniden_cpu (spniden_cpu0_o), + .syncreqm_cpu (syncreqm_cpu0_o), + .tm_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu0_o[63:0]), + .vinithi_cpu (vinithi_cpu0_o) + ); // ucpu0 + + maia_cpu ucpu1( // outputs + .afreadym_cpu (afreadym_cpu1_i), + .atbytesm_cpu (atbytesm_cpu1_i[1:0]), + .atdatam_cpu (atdatam_cpu1_i[31:0]), + .atidm_cpu (atidm_cpu1_i[6:0]), + .atvalidm_cpu (atvalidm_cpu1_i), + .commrx_cpu (commrx_cpu1_i), + .commtx_cpu (commtx_cpu1_i), + .dbgack_cpu (dbgack_cpu1_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu1_i), + .dbgrstreq_cpu (dbgrstreq_cpu1_i), + .ds_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_flush (ds_cpu1_flush), + .ds_flush_type (ds_cpu1_flush_type[5:0]), + .ds_hcr_va (ds_cpu1_hcr_va), + .ds_hcr_vf (ds_cpu1_hcr_vf), + .ds_hcr_vi (ds_cpu1_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu1_reset_req), + .ds_sev_req (ds_cpu1_sev_req), + .ds_sevl_req (ds_cpu1_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_wfe_req (ds_cpu1_wfe_req), + .ds_wfi_req (ds_cpu1_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu1_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu1_clrexmon), + .ls_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu1_i), + .npmuirq_cpu (npmuirq_cpu1_i), + .pm_export_cpu (pm_export_cpu1_i), + .pmuevent_cpu (pmuevent_cpu1_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu1_o), + .afvalidm_cpu (afvalidm_cpu1_o), + .atclken_cpu (atclken_cpu1_o), + .atreadym_cpu (atreadym_cpu1_o), + .cfgend_cpu (cfgend_cpu1_o), + .cfgte_cpu (cfgte_cpu1_o), + .ck_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_event_reg (ck_cpu1_event_reg), + .ck_gclkt (ck_gclkt[1]), + .ck_wfe_ack (ck_cpu1_wfe_ack), + .ck_wfi_ack (ck_cpu1_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu1_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu1_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu1_o), + .cpuid (cpuid_cpu1_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu1_o), + .dbgen_cpu (dbgen_cpu1_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu1_o), + .dbgromaddr_cpu (dbgromaddr_cpu1_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu1_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu1_o), + .dftramhold_cpu (dftramhold_cpu1_o), + .dftrstdisable_cpu (dftrstdisable_cpu1_o), + .dftse_cpu (dftse_cpu1_o), + .dt_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu1_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[1]), + .ic_el_change_complete (ic_el_change_complete[1]), + .ic_hcr_change_complete (ic_hcr_change_complete[1]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[1]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[1]), + .ic_ich_el2_tc (ic_ich_el2_tc[1]), + .ic_nfiq (ic_nfiq[1]), + .ic_nirq (ic_nirq[1]), + .ic_nsei (ic_nsei[1]), + .ic_nvfiq (ic_nvfiq[1]), + .ic_nvirq (ic_nvirq[1]), + .ic_nvsei (ic_nvsei[1]), + .ic_p_valid (ic_p_valid[1]), + .ic_sample_spr (ic_sample_spr[1]), + .ic_scr_change_complete (ic_scr_change_complete[1]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[1]), + .ic_sra_el1s_en (ic_sra_el1s_en[1]), + .ic_sra_el2_en (ic_sra_el2_en[1]), + .ic_sra_el3_en (ic_sra_el3_en[1]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[1]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[1]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[1]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[1]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu1_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu1_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu1_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu1_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu1_rexfail), + .l2_cpu_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu1_rvalid), + .l2_cpu_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu1_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu1_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu1_o), + .ncpuporeset_cpu (ncpuporeset_cpu1_o), + .niden_cpu (niden_cpu1_o), + .nmbistreset_cpu (nmbistreset_cpu1_o), + .rvbaraddr_cpu (rvbaraddr_cpu1_o[43:2]), + .spiden_cpu (spiden_cpu1_o), + .spniden_cpu (spniden_cpu1_o), + .syncreqm_cpu (syncreqm_cpu1_o), + .tm_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu1_o[63:0]), + .vinithi_cpu (vinithi_cpu1_o) + ); // ucpu1 + + maia_cpu ucpu2( // outputs + .afreadym_cpu (afreadym_cpu2_i), + .atbytesm_cpu (atbytesm_cpu2_i[1:0]), + .atdatam_cpu (atdatam_cpu2_i[31:0]), + .atidm_cpu (atidm_cpu2_i[6:0]), + .atvalidm_cpu (atvalidm_cpu2_i), + .commrx_cpu (commrx_cpu2_i), + .commtx_cpu (commtx_cpu2_i), + .dbgack_cpu (dbgack_cpu2_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu2_i), + .dbgrstreq_cpu (dbgrstreq_cpu2_i), + .ds_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_flush (ds_cpu2_flush), + .ds_flush_type (ds_cpu2_flush_type[5:0]), + .ds_hcr_va (ds_cpu2_hcr_va), + .ds_hcr_vf (ds_cpu2_hcr_vf), + .ds_hcr_vi (ds_cpu2_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu2_reset_req), + .ds_sev_req (ds_cpu2_sev_req), + .ds_sevl_req (ds_cpu2_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_wfe_req (ds_cpu2_wfe_req), + .ds_wfi_req (ds_cpu2_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu2_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu2_clrexmon), + .ls_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu2_i), + .npmuirq_cpu (npmuirq_cpu2_i), + .pm_export_cpu (pm_export_cpu2_i), + .pmuevent_cpu (pmuevent_cpu2_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu2_o), + .afvalidm_cpu (afvalidm_cpu2_o), + .atclken_cpu (atclken_cpu2_o), + .atreadym_cpu (atreadym_cpu2_o), + .cfgend_cpu (cfgend_cpu2_o), + .cfgte_cpu (cfgte_cpu2_o), + .ck_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_event_reg (ck_cpu2_event_reg), + .ck_gclkt (ck_gclkt[2]), + .ck_wfe_ack (ck_cpu2_wfe_ack), + .ck_wfi_ack (ck_cpu2_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu2_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu2_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu2_o), + .cpuid (cpuid_cpu2_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu2_o), + .dbgen_cpu (dbgen_cpu2_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu2_o), + .dbgromaddr_cpu (dbgromaddr_cpu2_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu2_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu2_o), + .dftramhold_cpu (dftramhold_cpu2_o), + .dftrstdisable_cpu (dftrstdisable_cpu2_o), + .dftse_cpu (dftse_cpu2_o), + .dt_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu2_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[2]), + .ic_el_change_complete (ic_el_change_complete[2]), + .ic_hcr_change_complete (ic_hcr_change_complete[2]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[2]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[2]), + .ic_ich_el2_tc (ic_ich_el2_tc[2]), + .ic_nfiq (ic_nfiq[2]), + .ic_nirq (ic_nirq[2]), + .ic_nsei (ic_nsei[2]), + .ic_nvfiq (ic_nvfiq[2]), + .ic_nvirq (ic_nvirq[2]), + .ic_nvsei (ic_nvsei[2]), + .ic_p_valid (ic_p_valid[2]), + .ic_sample_spr (ic_sample_spr[2]), + .ic_scr_change_complete (ic_scr_change_complete[2]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[2]), + .ic_sra_el1s_en (ic_sra_el1s_en[2]), + .ic_sra_el2_en (ic_sra_el2_en[2]), + .ic_sra_el3_en (ic_sra_el3_en[2]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[2]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[2]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[2]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[2]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu2_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu2_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu2_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu2_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu2_rexfail), + .l2_cpu_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu2_rvalid), + .l2_cpu_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu2_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu2_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu2_o), + .ncpuporeset_cpu (ncpuporeset_cpu2_o), + .niden_cpu (niden_cpu2_o), + .nmbistreset_cpu (nmbistreset_cpu2_o), + .rvbaraddr_cpu (rvbaraddr_cpu2_o[43:2]), + .spiden_cpu (spiden_cpu2_o), + .spniden_cpu (spniden_cpu2_o), + .syncreqm_cpu (syncreqm_cpu2_o), + .tm_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu2_o[63:0]), + .vinithi_cpu (vinithi_cpu2_o) + ); // ucpu2 + + maia_cpu ucpu3( // outputs + .afreadym_cpu (afreadym_cpu3_i), + .atbytesm_cpu (atbytesm_cpu3_i[1:0]), + .atdatam_cpu (atdatam_cpu3_i[31:0]), + .atidm_cpu (atidm_cpu3_i[6:0]), + .atvalidm_cpu (atvalidm_cpu3_i), + .commrx_cpu (commrx_cpu3_i), + .commtx_cpu (commtx_cpu3_i), + .dbgack_cpu (dbgack_cpu3_i), + .dbgnopwrdwn_cpu (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu (dbgrstreq_cpu3_i), + .ds_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_flush (ds_cpu3_flush), + .ds_flush_type (ds_cpu3_flush_type[5:0]), + .ds_hcr_va (ds_cpu3_hcr_va), + .ds_hcr_vf (ds_cpu3_hcr_vf), + .ds_hcr_vi (ds_cpu3_hcr_vi), + .ds_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_ic_scr_change (ds_cpu3_ic_scr_change), + .ds_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_reset_req (ds_cpu3_reset_req), + .ds_sev_req (ds_cpu3_sev_req), + .ds_sevl_req (ds_cpu3_sevl_req), + .ds_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_wfe_req (ds_cpu3_wfe_req), + .ds_wfi_req (ds_cpu3_wfi_req), + .dt_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .dt_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .etclken_cpu (etclken_cpu3_i), + .l2_cpu_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .ls_clrexmon (ls_cpu3_clrexmon), + .ls_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_raw_eae_secure (ls_cpu3_raw_eae_secure), + .ncommirq_cpu (ncommirq_cpu3_i), + .npmuirq_cpu (npmuirq_cpu3_i), + .pm_export_cpu (pm_export_cpu3_i), + .pmuevent_cpu (pmuevent_cpu3_i[24:0]), + + // inputs + .aa64naa32_cpu (aa64naa32_cpu3_o), + .afvalidm_cpu (afvalidm_cpu3_o), + .atclken_cpu (atclken_cpu3_o), + .atreadym_cpu (atreadym_cpu3_o), + .cfgend_cpu (cfgend_cpu3_o), + .cfgte_cpu (cfgte_cpu3_o), + .ck_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_event_reg (ck_cpu3_event_reg), + .ck_gclkt (ck_gclkt[3]), + .ck_wfe_ack (ck_cpu3_wfe_ack), + .ck_wfi_ack (ck_cpu3_wfi_ack), + .clusteridaff1_cpu (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu (clusteridaff2_cpu3_o[7:0]), + .cp15sdisable_cpu (cp15sdisable_cpu3_o), + .cpuid (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu (cryptodisable_cpu3_o), + .dbgen_cpu (dbgen_cpu3_o), + .dbgl1rstdisable_cpu (dbgl1rstdisable_cpu3_o), + .dbgromaddr_cpu (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu (dbgromaddrv_cpu3_o), + .dftcrclkdisable_cpu (dftcrclkdisable_cpu3_o), + .dftramhold_cpu (dftramhold_cpu3_o), + .dftrstdisable_cpu (dftrstdisable_cpu3_o), + .dftse_cpu (dftse_cpu3_o), + .dt_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .giccdisable_cpu (giccdisable_cpu3_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[3]), + .ic_el_change_complete (ic_el_change_complete[3]), + .ic_hcr_change_complete (ic_hcr_change_complete[3]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[3]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[3]), + .ic_ich_el2_tc (ic_ich_el2_tc[3]), + .ic_nfiq (ic_nfiq[3]), + .ic_nirq (ic_nirq[3]), + .ic_nsei (ic_nsei[3]), + .ic_nvfiq (ic_nvfiq[3]), + .ic_nvirq (ic_nvirq[3]), + .ic_nvsei (ic_nvsei[3]), + .ic_p_valid (ic_p_valid[3]), + .ic_sample_spr (ic_sample_spr[3]), + .ic_scr_change_complete (ic_scr_change_complete[3]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[3]), + .ic_sra_el1s_en (ic_sra_el1s_en[3]), + .ic_sra_el2_en (ic_sra_el2_en[3]), + .ic_sra_el3_en (ic_sra_el3_en[3]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[3]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[3]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[3]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[3]), + .l2_cpu_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu_barrier_done (l2_cpu3_barrier_done), + .l2_cpu_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu_ddbl_ecc_err_r3 (l2_cpu3_ddlb_ecc_err_r3), + .l2_cpu_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu_idbl_ecc_err_r3 (l2_cpu3_idlb_ecc_err_r3), + .l2_cpu_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu_rd_arb (l2_cpu3_rd_arb), + .l2_cpu_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu_rexfail (l2_cpu3_rexfail), + .l2_cpu_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu_rvalid (l2_cpu3_rvalid), + .l2_cpu_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu_spec_valid (l2_cpu3_spec_valid), + .l2_cpu_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu_wr_arb (l2_cpu3_wr_arb), + .l2_cpu_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_tbnk0_cpu_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .ncorereset_cpu (ncorereset_cpu3_o), + .ncpuporeset_cpu (ncpuporeset_cpu3_o), + .niden_cpu (niden_cpu3_o), + .nmbistreset_cpu (nmbistreset_cpu3_o), + .rvbaraddr_cpu (rvbaraddr_cpu3_o[43:2]), + .spiden_cpu (spiden_cpu3_o), + .spniden_cpu (spniden_cpu3_o), + .syncreqm_cpu (syncreqm_cpu3_o), + .tm_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tsvalueb_cpu (tsvalueb_cpu3_o[63:0]), + .vinithi_cpu (vinithi_cpu3_o) + ); // ucpu3 + + maia_noncpu_s unoncpu( // outputs + .AFREADYM0 (AFREADYM0), + .AFREADYM1 (AFREADYM1), + .AFREADYM2 (AFREADYM2), + .AFREADYM3 (AFREADYM3), + .ARREADYS (ARREADYS), + .ATBYTESM0 (ATBYTESM0[1:0]), + .ATBYTESM1 (ATBYTESM1[1:0]), + .ATBYTESM2 (ATBYTESM2[1:0]), + .ATBYTESM3 (ATBYTESM3[1:0]), + .ATDATAM0 (ATDATAM0[31:0]), + .ATDATAM1 (ATDATAM1[31:0]), + .ATDATAM2 (ATDATAM2[31:0]), + .ATDATAM3 (ATDATAM3[31:0]), + .ATIDM0 (ATIDM0[6:0]), + .ATIDM1 (ATIDM1[6:0]), + .ATIDM2 (ATIDM2[6:0]), + .ATIDM3 (ATIDM3[6:0]), + .ATVALIDM0 (ATVALIDM0), + .ATVALIDM1 (ATVALIDM1), + .ATVALIDM2 (ATVALIDM2), + .ATVALIDM3 (ATVALIDM3), + .AWREADYS (AWREADYS), + .BIDS (BIDS[4:0]), + .BRESPS (BRESPS[1:0]), + .BVALIDS (BVALIDS), + .CLREXMONACK (CLREXMONACK), + .COMMRX (COMMRX[`MAIA_CN:0]), + .COMMTX (COMMTX[`MAIA_CN:0]), + .CPUQACCEPTn (CPUQACCEPTn[`MAIA_CN:0]), + .CPUQACTIVE (CPUQACTIVE[`MAIA_CN:0]), + .CPUQDENY (CPUQDENY[`MAIA_CN:0]), + .CTICHINACK (CTICHINACK[3:0]), + .CTICHOUT (CTICHOUT[3:0]), + .CTIIRQ (CTIIRQ[`MAIA_CN:0]), + .DBGACK (DBGACK[`MAIA_CN:0]), + .DBGNOPWRDWN (DBGNOPWRDWN[`MAIA_CN:0]), + .DBGPWRUPREQ (DBGPWRUPREQ[`MAIA_CN:0]), + .DBGRSTREQ (DBGRSTREQ[`MAIA_CN:0]), + .EVENTO (EVENTO), + .ICCTDATA (ICCTDATA[15:0]), + .ICCTID (ICCTID[1:0]), + .ICCTLAST (ICCTLAST), + .ICCTVALID (ICCTVALID), + .ICDTREADY (ICDTREADY), + .L2FLUSHDONE (L2FLUSHDONE), + .L2QACCEPTn (L2QACCEPTn), + .L2QACTIVE (L2QACTIVE), + .L2QDENY (L2QDENY), + .PMUEVENT0 (PMUEVENT0[24:0]), + .PMUEVENT1 (PMUEVENT1[24:0]), + .PMUEVENT2 (PMUEVENT2[24:0]), + .PMUEVENT3 (PMUEVENT3[24:0]), + .PMUSNAPSHOTACK (PMUSNAPSHOTACK[`MAIA_CN:0]), + .PRDATADBG (PRDATADBG[31:0]), + .PREADYDBG (PREADYDBG), + .PSLVERRDBG (PSLVERRDBG), + .RDATAS (RDATAS[127:0]), + .REQMEMATTR (REQMEMATTR[7:0]), + .RIDS (RIDS[4:0]), + .RLASTS (RLASTS), + .RRESPS (RRESPS[1:0]), + .RVALIDS (RVALIDS), + .RXDATLCRDV (RXDATLCRDV), + .RXLINKACTIVEACK (RXLINKACTIVEACK), + .RXRSPLCRDV (RXRSPLCRDV), + .RXSNPLCRDV (RXSNPLCRDV), + .SMPEN (SMPEN[`MAIA_CN:0]), + .STANDBYWFE (STANDBYWFE[`MAIA_CN:0]), + .STANDBYWFI (STANDBYWFI[`MAIA_CN:0]), + .STANDBYWFIL2 (STANDBYWFIL2), + .TXDATFLIT (TXDATFLIT[193:0]), + .TXDATFLITPEND (TXDATFLITPEND), + .TXDATFLITV (TXDATFLITV), + .TXLINKACTIVEREQ (TXLINKACTIVEREQ), + .TXREQFLIT (TXREQFLIT[99:0]), + .TXREQFLITPEND (TXREQFLITPEND), + .TXREQFLITV (TXREQFLITV), + .TXRSPFLIT (TXRSPFLIT[44:0]), + .TXRSPFLITPEND (TXRSPFLITPEND), + .TXRSPFLITV (TXRSPFLITV), + .TXSACTIVE (TXSACTIVE), + .WARMRSTREQ (WARMRSTREQ[`MAIA_CN:0]), + .WREADYS (WREADYS), + .aa64naa32_cpu0_o (aa64naa32_cpu0_o), + .aa64naa32_cpu1_o (aa64naa32_cpu1_o), + .aa64naa32_cpu2_o (aa64naa32_cpu2_o), + .aa64naa32_cpu3_o (aa64naa32_cpu3_o), + .afvalidm_cpu0_o (afvalidm_cpu0_o), + .afvalidm_cpu1_o (afvalidm_cpu1_o), + .afvalidm_cpu2_o (afvalidm_cpu2_o), + .afvalidm_cpu3_o (afvalidm_cpu3_o), + .atclken_cpu0_o (atclken_cpu0_o), + .atclken_cpu1_o (atclken_cpu1_o), + .atclken_cpu2_o (atclken_cpu2_o), + .atclken_cpu3_o (atclken_cpu3_o), + .atreadym_cpu0_o (atreadym_cpu0_o), + .atreadym_cpu1_o (atreadym_cpu1_o), + .atreadym_cpu2_o (atreadym_cpu2_o), + .atreadym_cpu3_o (atreadym_cpu3_o), + .cfgend_cpu0_o (cfgend_cpu0_o), + .cfgend_cpu1_o (cfgend_cpu1_o), + .cfgend_cpu2_o (cfgend_cpu2_o), + .cfgend_cpu3_o (cfgend_cpu3_o), + .cfgte_cpu0_o (cfgte_cpu0_o), + .cfgte_cpu1_o (cfgte_cpu1_o), + .cfgte_cpu2_o (cfgte_cpu2_o), + .cfgte_cpu3_o (cfgte_cpu3_o), + .ck_cpu0_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_cpu0_event_reg (ck_cpu0_event_reg), + .ck_cpu0_wfe_ack (ck_cpu0_wfe_ack), + .ck_cpu0_wfi_ack (ck_cpu0_wfi_ack), + .ck_cpu1_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_cpu1_event_reg (ck_cpu1_event_reg), + .ck_cpu1_wfe_ack (ck_cpu1_wfe_ack), + .ck_cpu1_wfi_ack (ck_cpu1_wfi_ack), + .ck_cpu2_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_cpu2_event_reg (ck_cpu2_event_reg), + .ck_cpu2_wfe_ack (ck_cpu2_wfe_ack), + .ck_cpu2_wfi_ack (ck_cpu2_wfi_ack), + .ck_cpu3_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_cpu3_event_reg (ck_cpu3_event_reg), + .ck_cpu3_wfe_ack (ck_cpu3_wfe_ack), + .ck_cpu3_wfi_ack (ck_cpu3_wfi_ack), + .ck_gclkt (ck_gclkt[`MAIA_CN:0]), + .clusteridaff1_cpu0_o (clusteridaff1_cpu0_o[7:0]), + .clusteridaff1_cpu1_o (clusteridaff1_cpu1_o[7:0]), + .clusteridaff1_cpu2_o (clusteridaff1_cpu2_o[7:0]), + .clusteridaff1_cpu3_o (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu0_o (clusteridaff2_cpu0_o[7:0]), + .clusteridaff2_cpu1_o (clusteridaff2_cpu1_o[7:0]), + .clusteridaff2_cpu2_o (clusteridaff2_cpu2_o[7:0]), + .clusteridaff2_cpu3_o (clusteridaff2_cpu3_o[7:0]), + .cp15sdisable_cpu0_o (cp15sdisable_cpu0_o), + .cp15sdisable_cpu1_o (cp15sdisable_cpu1_o), + .cp15sdisable_cpu2_o (cp15sdisable_cpu2_o), + .cp15sdisable_cpu3_o (cp15sdisable_cpu3_o), + .cpuid_cpu0_o (cpuid_cpu0_o[1:0]), + .cpuid_cpu1_o (cpuid_cpu1_o[1:0]), + .cpuid_cpu2_o (cpuid_cpu2_o[1:0]), + .cpuid_cpu3_o (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu0_o (cryptodisable_cpu0_o), + .cryptodisable_cpu1_o (cryptodisable_cpu1_o), + .cryptodisable_cpu2_o (cryptodisable_cpu2_o), + .cryptodisable_cpu3_o (cryptodisable_cpu3_o), + .dbgen_cpu0_o (dbgen_cpu0_o), + .dbgen_cpu1_o (dbgen_cpu1_o), + .dbgen_cpu2_o (dbgen_cpu2_o), + .dbgen_cpu3_o (dbgen_cpu3_o), + .dbgl1rstdisable_cpu0_o (dbgl1rstdisable_cpu0_o), + .dbgl1rstdisable_cpu1_o (dbgl1rstdisable_cpu1_o), + .dbgl1rstdisable_cpu2_o (dbgl1rstdisable_cpu2_o), + .dbgl1rstdisable_cpu3_o (dbgl1rstdisable_cpu3_o), + .dbgromaddr_cpu0_o (dbgromaddr_cpu0_o[43:12]), + .dbgromaddr_cpu1_o (dbgromaddr_cpu1_o[43:12]), + .dbgromaddr_cpu2_o (dbgromaddr_cpu2_o[43:12]), + .dbgromaddr_cpu3_o (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu0_o (dbgromaddrv_cpu0_o), + .dbgromaddrv_cpu1_o (dbgromaddrv_cpu1_o), + .dbgromaddrv_cpu2_o (dbgromaddrv_cpu2_o), + .dbgromaddrv_cpu3_o (dbgromaddrv_cpu3_o), + .dftcrclkdisable_cpu0_o (dftcrclkdisable_cpu0_o), + .dftcrclkdisable_cpu1_o (dftcrclkdisable_cpu1_o), + .dftcrclkdisable_cpu2_o (dftcrclkdisable_cpu2_o), + .dftcrclkdisable_cpu3_o (dftcrclkdisable_cpu3_o), + .dftramhold_cpu0_o (dftramhold_cpu0_o), + .dftramhold_cpu1_o (dftramhold_cpu1_o), + .dftramhold_cpu2_o (dftramhold_cpu2_o), + .dftramhold_cpu3_o (dftramhold_cpu3_o), + .dftrstdisable_cpu0_o (dftrstdisable_cpu0_o), + .dftrstdisable_cpu1_o (dftrstdisable_cpu1_o), + .dftrstdisable_cpu2_o (dftrstdisable_cpu2_o), + .dftrstdisable_cpu3_o (dftrstdisable_cpu3_o), + .dftse_cpu0_o (dftse_cpu0_o), + .dftse_cpu1_o (dftse_cpu1_o), + .dftse_cpu2_o (dftse_cpu2_o), + .dftse_cpu3_o (dftse_cpu3_o), + .dt_cpu0_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cpu0_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cpu0_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cpu0_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_cpu0_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_cpu0_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_cpu0_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_cpu0_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_cpu0_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_cpu0_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_cpu0_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_cpu0_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_cpu0_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_cpu0_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_cpu0_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_cpu0_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_cpu0_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cpu1_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cpu1_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cpu1_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_cpu1_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_cpu1_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_cpu1_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_cpu1_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_cpu1_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_cpu1_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_cpu1_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_cpu1_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_cpu1_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_cpu1_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_cpu1_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_cpu1_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_cpu1_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cpu2_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cpu2_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cpu2_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_cpu2_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_cpu2_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_cpu2_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_cpu2_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_cpu2_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_cpu2_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_cpu2_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_cpu2_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_cpu2_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_cpu2_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_cpu2_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_cpu2_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_cpu2_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cpu3_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cpu3_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cpu3_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_cpu3_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_cpu3_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_cpu3_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_cpu3_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_cpu3_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_cpu3_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_cpu3_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_cpu3_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_cpu3_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_cpu3_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_cpu3_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_cpu3_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_cpu3_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .giccdisable_cpu0_o (giccdisable_cpu0_o), + .giccdisable_cpu1_o (giccdisable_cpu1_o), + .giccdisable_cpu2_o (giccdisable_cpu2_o), + .giccdisable_cpu3_o (giccdisable_cpu3_o), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr[`MAIA_CN:0]), + .ic_el_change_complete (ic_el_change_complete[`MAIA_CN:0]), + .ic_hcr_change_complete (ic_hcr_change_complete[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq[`MAIA_CN:0]), + .ic_nirq (ic_nirq[`MAIA_CN:0]), + .ic_nsei (ic_nsei[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei[`MAIA_CN:0]), + .ic_p_valid (ic_p_valid[`MAIA_CN:0]), + .ic_sample_spr (ic_sample_spr[`MAIA_CN:0]), + .ic_scr_change_complete (ic_scr_change_complete[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap[`MAIA_CN:0]), + .l2_cpu0_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu0_barrier_done (l2_cpu0_barrier_done), + .l2_cpu0_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu0_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu0_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu0_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu0_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu0_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu0_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu0_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu0_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu0_ddbl_ecc_err_r3 (l2_cpu0_ddlb_ecc_err_r3), + .l2_cpu0_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu0_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu0_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu0_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu0_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu0_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu0_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu0_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu0_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu0_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu0_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu0_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu0_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu0_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu0_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu0_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu0_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu0_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu0_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu0_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu0_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu0_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu0_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu0_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu0_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu0_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu0_idbl_ecc_err_r3 (l2_cpu0_idlb_ecc_err_r3), + .l2_cpu0_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu0_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu0_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu0_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu0_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu0_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu0_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu0_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu0_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu0_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu0_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu0_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu0_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu0_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu0_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu0_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu0_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu0_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu0_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu0_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu0_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu0_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu0_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu0_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu0_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu0_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu0_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu0_rd_arb (l2_cpu0_rd_arb), + .l2_cpu0_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu0_rexfail (l2_cpu0_rexfail), + .l2_cpu0_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu0_rvalid (l2_cpu0_rvalid), + .l2_cpu0_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu0_spec_valid (l2_cpu0_spec_valid), + .l2_cpu0_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu0_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu0_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu0_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu0_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu0_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu0_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu0_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu0_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu0_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu0_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu0_wr_arb (l2_cpu0_wr_arb), + .l2_cpu0_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu0_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu0_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu0_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu0_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_cpu1_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu1_barrier_done (l2_cpu1_barrier_done), + .l2_cpu1_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu1_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu1_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu1_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu1_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu1_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu1_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu1_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu1_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu1_ddbl_ecc_err_r3 (l2_cpu1_ddlb_ecc_err_r3), + .l2_cpu1_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu1_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu1_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu1_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu1_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu1_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu1_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu1_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu1_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu1_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu1_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu1_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu1_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu1_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu1_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu1_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu1_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu1_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu1_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu1_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu1_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu1_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu1_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu1_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu1_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu1_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu1_idbl_ecc_err_r3 (l2_cpu1_idlb_ecc_err_r3), + .l2_cpu1_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu1_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu1_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu1_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu1_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu1_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu1_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu1_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu1_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu1_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu1_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu1_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu1_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu1_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu1_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu1_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu1_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu1_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu1_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu1_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu1_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu1_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu1_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu1_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu1_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu1_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu1_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu1_rd_arb (l2_cpu1_rd_arb), + .l2_cpu1_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu1_rexfail (l2_cpu1_rexfail), + .l2_cpu1_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu1_rvalid (l2_cpu1_rvalid), + .l2_cpu1_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu1_spec_valid (l2_cpu1_spec_valid), + .l2_cpu1_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu1_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu1_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu1_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu1_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu1_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu1_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu1_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu1_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu1_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu1_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu1_wr_arb (l2_cpu1_wr_arb), + .l2_cpu1_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu1_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu1_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu1_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu1_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_cpu2_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu2_barrier_done (l2_cpu2_barrier_done), + .l2_cpu2_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu2_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu2_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu2_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu2_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu2_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu2_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu2_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu2_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu2_ddbl_ecc_err_r3 (l2_cpu2_ddlb_ecc_err_r3), + .l2_cpu2_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu2_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu2_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu2_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu2_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu2_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu2_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu2_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu2_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu2_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu2_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu2_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu2_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu2_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu2_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu2_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu2_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu2_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu2_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu2_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu2_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu2_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu2_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu2_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu2_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu2_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu2_idbl_ecc_err_r3 (l2_cpu2_idlb_ecc_err_r3), + .l2_cpu2_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu2_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu2_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu2_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu2_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu2_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu2_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu2_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu2_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu2_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu2_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu2_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu2_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu2_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu2_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu2_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu2_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu2_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu2_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu2_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu2_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu2_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu2_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu2_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu2_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu2_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu2_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu2_rd_arb (l2_cpu2_rd_arb), + .l2_cpu2_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu2_rexfail (l2_cpu2_rexfail), + .l2_cpu2_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu2_rvalid (l2_cpu2_rvalid), + .l2_cpu2_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu2_spec_valid (l2_cpu2_spec_valid), + .l2_cpu2_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu2_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu2_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu2_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu2_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu2_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu2_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu2_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu2_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu2_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu2_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu2_wr_arb (l2_cpu2_wr_arb), + .l2_cpu2_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu2_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu2_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu2_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu2_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_cpu3_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu3_barrier_done (l2_cpu3_barrier_done), + .l2_cpu3_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu3_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu3_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu3_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu3_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu3_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu3_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu3_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu3_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu3_ddbl_ecc_err_r3 (l2_cpu3_ddlb_ecc_err_r3), + .l2_cpu3_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu3_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu3_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu3_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu3_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu3_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu3_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu3_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu3_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu3_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu3_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu3_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu3_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu3_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu3_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu3_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu3_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu3_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu3_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu3_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu3_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu3_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu3_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu3_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu3_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu3_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu3_idbl_ecc_err_r3 (l2_cpu3_idlb_ecc_err_r3), + .l2_cpu3_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu3_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu3_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu3_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu3_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu3_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu3_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu3_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu3_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu3_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu3_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu3_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu3_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu3_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu3_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu3_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu3_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu3_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu3_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu3_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu3_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu3_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu3_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu3_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu3_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu3_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu3_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu3_rd_arb (l2_cpu3_rd_arb), + .l2_cpu3_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu3_rexfail (l2_cpu3_rexfail), + .l2_cpu3_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu3_rvalid (l2_cpu3_rvalid), + .l2_cpu3_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu3_spec_valid (l2_cpu3_spec_valid), + .l2_cpu3_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu3_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu3_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu3_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu3_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu3_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu3_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu3_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu3_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu3_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu3_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu3_wr_arb (l2_cpu3_wr_arb), + .l2_cpu3_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu3_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu3_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu3_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu3_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_tbnk0_cpu0_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu0_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu0_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu0_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu1_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu1_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu1_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu1_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu2_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu2_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu2_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu2_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu3_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu3_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu3_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu3_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu0_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu0_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu0_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu0_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu1_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu1_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu1_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu1_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu2_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu2_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu2_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu2_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu3_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu3_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu3_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu3_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .nCNTHPIRQ (nCNTHPIRQ[`MAIA_CN:0]), + .nCNTPNSIRQ (nCNTPNSIRQ[`MAIA_CN:0]), + .nCNTPSIRQ (nCNTPSIRQ[`MAIA_CN:0]), + .nCNTVIRQ (nCNTVIRQ[`MAIA_CN:0]), + .nCOMMIRQ (nCOMMIRQ[`MAIA_CN:0]), + .nEXTERRIRQ (nEXTERRIRQ), + .nINTERRIRQ (nINTERRIRQ), + .nPMUIRQ (nPMUIRQ[`MAIA_CN:0]), + .nVCPUMNTIRQ (nVCPUMNTIRQ[`MAIA_CN:0]), + .ncorereset_cpu0_o (ncorereset_cpu0_o), + .ncorereset_cpu1_o (ncorereset_cpu1_o), + .ncorereset_cpu2_o (ncorereset_cpu2_o), + .ncorereset_cpu3_o (ncorereset_cpu3_o), + .ncpuporeset_cpu0_o (ncpuporeset_cpu0_o), + .ncpuporeset_cpu1_o (ncpuporeset_cpu1_o), + .ncpuporeset_cpu2_o (ncpuporeset_cpu2_o), + .ncpuporeset_cpu3_o (ncpuporeset_cpu3_o), + .niden_cpu0_o (niden_cpu0_o), + .niden_cpu1_o (niden_cpu1_o), + .niden_cpu2_o (niden_cpu2_o), + .niden_cpu3_o (niden_cpu3_o), + .nmbistreset_cpu0_o (nmbistreset_cpu0_o), + .nmbistreset_cpu1_o (nmbistreset_cpu1_o), + .nmbistreset_cpu2_o (nmbistreset_cpu2_o), + .nmbistreset_cpu3_o (nmbistreset_cpu3_o), + .rvbaraddr_cpu0_o (rvbaraddr_cpu0_o[43:2]), + .rvbaraddr_cpu1_o (rvbaraddr_cpu1_o[43:2]), + .rvbaraddr_cpu2_o (rvbaraddr_cpu2_o[43:2]), + .rvbaraddr_cpu3_o (rvbaraddr_cpu3_o[43:2]), + .spiden_cpu0_o (spiden_cpu0_o), + .spiden_cpu1_o (spiden_cpu1_o), + .spiden_cpu2_o (spiden_cpu2_o), + .spiden_cpu3_o (spiden_cpu3_o), + .spniden_cpu0_o (spniden_cpu0_o), + .spniden_cpu1_o (spniden_cpu1_o), + .spniden_cpu2_o (spniden_cpu2_o), + .spniden_cpu3_o (spniden_cpu3_o), + .syncreqm_cpu0_o (syncreqm_cpu0_o), + .syncreqm_cpu1_o (syncreqm_cpu1_o), + .syncreqm_cpu2_o (syncreqm_cpu2_o), + .syncreqm_cpu3_o (syncreqm_cpu3_o), + .tm_cpu0_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cpu0_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tm_cpu1_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cpu1_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tm_cpu2_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cpu2_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tm_cpu3_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cpu3_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tsvalueb_cpu0_o (tsvalueb_cpu0_o[63:0]), + .tsvalueb_cpu1_o (tsvalueb_cpu1_o[63:0]), + .tsvalueb_cpu2_o (tsvalueb_cpu2_o[63:0]), + .tsvalueb_cpu3_o (tsvalueb_cpu3_o[63:0]), + .vinithi_cpu0_o (vinithi_cpu0_o), + .vinithi_cpu1_o (vinithi_cpu1_o), + .vinithi_cpu2_o (vinithi_cpu2_o), + .vinithi_cpu3_o (vinithi_cpu3_o), + + // inputs + .AA64nAA32 (AA64nAA32[`MAIA_CN:0]), + .ACLKENS (ACLKENS), + .AFVALIDM0 (AFVALIDM0), + .AFVALIDM1 (AFVALIDM1), + .AFVALIDM2 (AFVALIDM2), + .AFVALIDM3 (AFVALIDM3), + .AINACTS (AINACTS), + .ARADDRS (ARADDRS[43:0]), + .ARCACHES (ARCACHES[3:0]), + .ARIDS (ARIDS[4:0]), + .ARLENS (ARLENS[7:0]), + .ARPROTS (ARPROTS[2:0]), + .ARUSERS (ARUSERS[1:0]), + .ARVALIDS (ARVALIDS), + .ATCLKEN (ATCLKEN), + .ATREADYM0 (ATREADYM0), + .ATREADYM1 (ATREADYM1), + .ATREADYM2 (ATREADYM2), + .ATREADYM3 (ATREADYM3), + .AWADDRS (AWADDRS[43:0]), + .AWCACHES (AWCACHES[3:0]), + .AWIDS (AWIDS[4:0]), + .AWLENS (AWLENS[7:0]), + .AWPROTS (AWPROTS[2:0]), + .AWUSERS (AWUSERS[1:0]), + .AWVALIDS (AWVALIDS), + .BREADYS (BREADYS), + .BROADCASTCACHEMAINT (BROADCASTCACHEMAINT), + .BROADCASTINNER (BROADCASTINNER), + .BROADCASTOUTER (BROADCASTOUTER), + .CFGEND (CFGEND[`MAIA_CN:0]), + .CFGTE (CFGTE[`MAIA_CN:0]), + .CIHSBYPASS (CIHSBYPASS[3:0]), + .CISBYPASS (CISBYPASS), + .CLK (CLK), + .CLKEN (CLKEN), + .CLREXMONREQ (CLREXMONREQ), + .CLUSTERIDAFF1 (CLUSTERIDAFF1[7:0]), + .CLUSTERIDAFF2 (CLUSTERIDAFF2[7:0]), + .CNTCLKEN (CNTCLKEN), + .CNTVALUEB (CNTVALUEB[63:0]), + .CP15SDISABLE (CP15SDISABLE[`MAIA_CN:0]), + .CPUQREQn (CPUQREQn[`MAIA_CN:0]), + .CRYPTODISABLE (CRYPTODISABLE[`MAIA_CN:0]), + .CTICHIN (CTICHIN[3:0]), + .CTICHOUTACK (CTICHOUTACK[3:0]), + .CTIIRQACK (CTIIRQACK[`MAIA_CN:0]), + .DBGEN (DBGEN[`MAIA_CN:0]), + .DBGL1RSTDISABLE (DBGL1RSTDISABLE), + .DBGPWRDUP (DBGPWRDUP[`MAIA_CN:0]), + .DBGROMADDR (DBGROMADDR[43:12]), + .DBGROMADDRV (DBGROMADDRV), + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTCRCLKDISABLE (DFTCRCLKDISABLE[`MAIA_CN:0]), + .DFTL2CLKDISABLE (DFTL2CLKDISABLE), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .EDBGRQ (EDBGRQ[`MAIA_CN:0]), + .EVENTI (EVENTI), + .GICCDISABLE (GICCDISABLE), + .ICCTREADY (ICCTREADY), + .ICDTDATA (ICDTDATA[15:0]), + .ICDTDEST (ICDTDEST[1:0]), + .ICDTLAST (ICDTLAST), + .ICDTVALID (ICDTVALID), + .L2FLUSHREQ (L2FLUSHREQ), + .L2QREQn (L2QREQn), + .L2RSTDISABLE (L2RSTDISABLE), + .MBISTREQ (MBISTREQ), + .NIDEN (NIDEN[`MAIA_CN:0]), + .NODEID (NODEID[6:0]), + .PADDRDBG (PADDRDBG[21:2]), + .PADDRDBG31 (PADDRDBG31), + .PCLKDBG (PCLKDBG), + .PCLKENDBG (PCLKENDBG), + .PENABLEDBG (PENABLEDBG), + .PERIPHBASE (PERIPHBASE[43:18]), + .PMUSNAPSHOTREQ (PMUSNAPSHOTREQ[`MAIA_CN:0]), + .PSELDBG (PSELDBG), + .PWDATADBG (PWDATADBG[31:0]), + .PWRITEDBG (PWRITEDBG), + .RREADYS (RREADYS), + .RVBARADDR0 (RVBARADDR0[43:2]), + .RVBARADDR1 (RVBARADDR1[43:2]), + .RVBARADDR2 (RVBARADDR2[43:2]), + .RVBARADDR3 (RVBARADDR3[43:2]), + .RXDATFLIT (RXDATFLIT[193:0]), + .RXDATFLITPEND (RXDATFLITPEND), + .RXDATFLITV (RXDATFLITV), + .RXLINKACTIVEREQ (RXLINKACTIVEREQ), + .RXRSPFLIT (RXRSPFLIT[44:0]), + .RXRSPFLITPEND (RXRSPFLITPEND), + .RXRSPFLITV (RXRSPFLITV), + .RXSACTIVE (RXSACTIVE), + .RXSNPFLIT (RXSNPFLIT[64:0]), + .RXSNPFLITPEND (RXSNPFLITPEND), + .RXSNPFLITV (RXSNPFLITV), + .SAMADDRMAP0 (SAMADDRMAP0[1:0]), + .SAMADDRMAP1 (SAMADDRMAP1[1:0]), + .SAMADDRMAP10 (SAMADDRMAP10[1:0]), + .SAMADDRMAP11 (SAMADDRMAP11[1:0]), + .SAMADDRMAP12 (SAMADDRMAP12[1:0]), + .SAMADDRMAP13 (SAMADDRMAP13[1:0]), + .SAMADDRMAP14 (SAMADDRMAP14[1:0]), + .SAMADDRMAP15 (SAMADDRMAP15[1:0]), + .SAMADDRMAP16 (SAMADDRMAP16[1:0]), + .SAMADDRMAP17 (SAMADDRMAP17[1:0]), + .SAMADDRMAP18 (SAMADDRMAP18[1:0]), + .SAMADDRMAP19 (SAMADDRMAP19[1:0]), + .SAMADDRMAP2 (SAMADDRMAP2[1:0]), + .SAMADDRMAP3 (SAMADDRMAP3[1:0]), + .SAMADDRMAP4 (SAMADDRMAP4[1:0]), + .SAMADDRMAP5 (SAMADDRMAP5[1:0]), + .SAMADDRMAP6 (SAMADDRMAP6[1:0]), + .SAMADDRMAP7 (SAMADDRMAP7[1:0]), + .SAMADDRMAP8 (SAMADDRMAP8[1:0]), + .SAMADDRMAP9 (SAMADDRMAP9[1:0]), + .SAMHNF0NODEID (SAMHNF0NODEID[6:0]), + .SAMHNF1NODEID (SAMHNF1NODEID[6:0]), + .SAMHNF2NODEID (SAMHNF2NODEID[6:0]), + .SAMHNF3NODEID (SAMHNF3NODEID[6:0]), + .SAMHNF4NODEID (SAMHNF4NODEID[6:0]), + .SAMHNF5NODEID (SAMHNF5NODEID[6:0]), + .SAMHNF6NODEID (SAMHNF6NODEID[6:0]), + .SAMHNF7NODEID (SAMHNF7NODEID[6:0]), + .SAMHNFMODE (SAMHNFMODE[2:0]), + .SAMHNI0NODEID (SAMHNI0NODEID[6:0]), + .SAMHNI1NODEID (SAMHNI1NODEID[6:0]), + .SAMMNBASE (SAMMNBASE[43:24]), + .SAMMNNODEID (SAMMNNODEID[6:0]), + .SCLKEN (SCLKEN), + .SINACT (SINACT), + .SPIDEN (SPIDEN[`MAIA_CN:0]), + .SPNIDEN (SPNIDEN[`MAIA_CN:0]), + .SYNCREQM0 (SYNCREQM0), + .SYNCREQM1 (SYNCREQM1), + .SYNCREQM2 (SYNCREQM2), + .SYNCREQM3 (SYNCREQM3), + .SYSBARDISABLE (SYSBARDISABLE), + .TSVALUEB (TSVALUEB[63:0]), + .TXDATLCRDV (TXDATLCRDV), + .TXLINKACTIVEACK (TXLINKACTIVEACK), + .TXREQLCRDV (TXREQLCRDV), + .TXRSPLCRDV (TXRSPLCRDV), + .VINITHI (VINITHI[`MAIA_CN:0]), + .WDATAS (WDATAS[127:0]), + .WLASTS (WLASTS), + .WSTRBS (WSTRBS[15:0]), + .WVALIDS (WVALIDS), + .afreadym_cpu0_i (afreadym_cpu0_i), + .afreadym_cpu1_i (afreadym_cpu1_i), + .afreadym_cpu2_i (afreadym_cpu2_i), + .afreadym_cpu3_i (afreadym_cpu3_i), + .atbytesm_cpu0_i (atbytesm_cpu0_i[1:0]), + .atbytesm_cpu1_i (atbytesm_cpu1_i[1:0]), + .atbytesm_cpu2_i (atbytesm_cpu2_i[1:0]), + .atbytesm_cpu3_i (atbytesm_cpu3_i[1:0]), + .atdatam_cpu0_i (atdatam_cpu0_i[31:0]), + .atdatam_cpu1_i (atdatam_cpu1_i[31:0]), + .atdatam_cpu2_i (atdatam_cpu2_i[31:0]), + .atdatam_cpu3_i (atdatam_cpu3_i[31:0]), + .atidm_cpu0_i (atidm_cpu0_i[6:0]), + .atidm_cpu1_i (atidm_cpu1_i[6:0]), + .atidm_cpu2_i (atidm_cpu2_i[6:0]), + .atidm_cpu3_i (atidm_cpu3_i[6:0]), + .atvalidm_cpu0_i (atvalidm_cpu0_i), + .atvalidm_cpu1_i (atvalidm_cpu1_i), + .atvalidm_cpu2_i (atvalidm_cpu2_i), + .atvalidm_cpu3_i (atvalidm_cpu3_i), + .commrx_cpu0_i (commrx_cpu0_i), + .commrx_cpu1_i (commrx_cpu1_i), + .commrx_cpu2_i (commrx_cpu2_i), + .commrx_cpu3_i (commrx_cpu3_i), + .commtx_cpu0_i (commtx_cpu0_i), + .commtx_cpu1_i (commtx_cpu1_i), + .commtx_cpu2_i (commtx_cpu2_i), + .commtx_cpu3_i (commtx_cpu3_i), + .dbgack_cpu0_i (dbgack_cpu0_i), + .dbgack_cpu1_i (dbgack_cpu1_i), + .dbgack_cpu2_i (dbgack_cpu2_i), + .dbgack_cpu3_i (dbgack_cpu3_i), + .dbgnopwrdwn_cpu0_i (dbgnopwrdwn_cpu0_i), + .dbgnopwrdwn_cpu1_i (dbgnopwrdwn_cpu1_i), + .dbgnopwrdwn_cpu2_i (dbgnopwrdwn_cpu2_i), + .dbgnopwrdwn_cpu3_i (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu0_i (dbgrstreq_cpu0_i), + .dbgrstreq_cpu1_i (dbgrstreq_cpu1_i), + .dbgrstreq_cpu2_i (dbgrstreq_cpu2_i), + .dbgrstreq_cpu3_i (dbgrstreq_cpu3_i), + .ds_cpu0_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpu0_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_cpu0_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_cpu0_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_cpu0_flush (ds_cpu0_flush), + .ds_cpu0_flush_type (ds_cpu0_flush_type[5:0]), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_hcr_vf (ds_cpu0_hcr_vf), + .ds_cpu0_hcr_vi (ds_cpu0_hcr_vi), + .ds_cpu0_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_cpu0_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_cpu0_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_cpu0_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_cpu0_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_cpu0_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_cpu0_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_cpu0_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_cpu0_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu0_reset_req (ds_cpu0_reset_req), + .ds_cpu0_sev_req (ds_cpu0_sev_req), + .ds_cpu0_sevl_req (ds_cpu0_sevl_req), + .ds_cpu0_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_cpu0_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_cpu0_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_cpu0_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_cpu0_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_cpu0_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_cpu0_wfe_req (ds_cpu0_wfe_req), + .ds_cpu0_wfi_req (ds_cpu0_wfi_req), + .ds_cpu1_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpu1_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_cpu1_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_cpu1_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_cpu1_flush (ds_cpu1_flush), + .ds_cpu1_flush_type (ds_cpu1_flush_type[5:0]), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_hcr_vf (ds_cpu1_hcr_vf), + .ds_cpu1_hcr_vi (ds_cpu1_hcr_vi), + .ds_cpu1_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_cpu1_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_cpu1_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_cpu1_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_cpu1_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_cpu1_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_cpu1_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_cpu1_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_cpu1_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu1_reset_req (ds_cpu1_reset_req), + .ds_cpu1_sev_req (ds_cpu1_sev_req), + .ds_cpu1_sevl_req (ds_cpu1_sevl_req), + .ds_cpu1_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_cpu1_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_cpu1_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_cpu1_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_cpu1_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_cpu1_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_cpu1_wfe_req (ds_cpu1_wfe_req), + .ds_cpu1_wfi_req (ds_cpu1_wfi_req), + .ds_cpu2_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpu2_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_cpu2_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_cpu2_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_cpu2_flush (ds_cpu2_flush), + .ds_cpu2_flush_type (ds_cpu2_flush_type[5:0]), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_hcr_vf (ds_cpu2_hcr_vf), + .ds_cpu2_hcr_vi (ds_cpu2_hcr_vi), + .ds_cpu2_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_cpu2_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_cpu2_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_cpu2_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_cpu2_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_cpu2_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_cpu2_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_cpu2_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_cpu2_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu2_reset_req (ds_cpu2_reset_req), + .ds_cpu2_sev_req (ds_cpu2_sev_req), + .ds_cpu2_sevl_req (ds_cpu2_sevl_req), + .ds_cpu2_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_cpu2_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_cpu2_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_cpu2_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_cpu2_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_cpu2_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_cpu2_wfe_req (ds_cpu2_wfe_req), + .ds_cpu2_wfi_req (ds_cpu2_wfi_req), + .ds_cpu3_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpu3_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_cpu3_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_cpu3_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_cpu3_flush (ds_cpu3_flush), + .ds_cpu3_flush_type (ds_cpu3_flush_type[5:0]), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_hcr_vf (ds_cpu3_hcr_vf), + .ds_cpu3_hcr_vi (ds_cpu3_hcr_vi), + .ds_cpu3_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_cpu3_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_cpu3_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_cpu3_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_cpu3_ic_scr_change (ds_cpu3_ic_scr_change), + .ds_cpu3_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_cpu3_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_cpu3_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_cpu3_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_cpu3_reset_req (ds_cpu3_reset_req), + .ds_cpu3_sev_req (ds_cpu3_sev_req), + .ds_cpu3_sevl_req (ds_cpu3_sevl_req), + .ds_cpu3_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_cpu3_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_cpu3_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_cpu3_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_cpu3_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_cpu3_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_cpu3_wfe_req (ds_cpu3_wfe_req), + .ds_cpu3_wfi_req (ds_cpu3_wfi_req), + .dt_cpu0_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cpu0_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cpu0_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_cpu0_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_cpu0_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_cpu0_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_cpu0_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_cpu0_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_cpu0_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_cpu0_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_cpu0_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_cpu0_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .dt_cpu1_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cpu1_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cpu1_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_cpu1_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_cpu1_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_cpu1_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_cpu1_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_cpu1_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_cpu1_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_cpu1_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_cpu1_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_cpu1_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .dt_cpu2_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cpu2_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cpu2_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_cpu2_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_cpu2_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_cpu2_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_cpu2_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_cpu2_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_cpu2_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_cpu2_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_cpu2_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_cpu2_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .dt_cpu3_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cpu3_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cpu3_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_cpu3_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_cpu3_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_cpu3_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_cpu3_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_cpu3_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .dt_cpu3_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_cpu3_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_cpu3_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_cpu3_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .etclken_cpu0_i (etclken_cpu0_i), + .etclken_cpu1_i (etclken_cpu1_i), + .etclken_cpu2_i (etclken_cpu2_i), + .etclken_cpu3_i (etclken_cpu3_i), + .l2_cpu0_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu0_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu0_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu0_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu0_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu0_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu0_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu0_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu0_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu0_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu0_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu0_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu0_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu0_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu0_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu0_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu0_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu0_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu0_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu0_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu0_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu0_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu0_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu0_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu0_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu0_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu0_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu0_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu0_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu0_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu0_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu0_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu0_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu0_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu0_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu0_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu0_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu0_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu0_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu0_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu0_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu0_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu0_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu0_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu0_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu0_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu0_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu0_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu0_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu0_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu0_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu0_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu0_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu0_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu0_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu0_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu0_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu0_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu0_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu0_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu0_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu0_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu0_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu0_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu0_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu0_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu0_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu0_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu0_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu0_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu0_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu0_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu0_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu0_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu0_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu0_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu0_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu0_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu1_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu1_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu1_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu1_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu1_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu1_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu1_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu1_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu1_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu1_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu1_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu1_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu1_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu1_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu1_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu1_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu1_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu1_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu1_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu1_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu1_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu1_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu1_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu1_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu1_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu1_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu1_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu1_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu1_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu1_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu1_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu1_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu1_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu1_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu1_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu1_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu1_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu1_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu1_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu1_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu1_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu1_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu1_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu1_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu1_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu1_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu1_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu1_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu1_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu1_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu1_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu1_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu1_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu1_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu1_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu1_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu1_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu1_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu1_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu1_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu1_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu1_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu1_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu1_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu1_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu1_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu1_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu1_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu1_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu1_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu1_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu1_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu1_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu1_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu1_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu1_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu1_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu1_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu2_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu2_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu2_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu2_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu2_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu2_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu2_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu2_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu2_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu2_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu2_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu2_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu2_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu2_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu2_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu2_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu2_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu2_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu2_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu2_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu2_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu2_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu2_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu2_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu2_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu2_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu2_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu2_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu2_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu2_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu2_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu2_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu2_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu2_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu2_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu2_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu2_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu2_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu2_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu2_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu2_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu2_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu2_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu2_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu2_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu2_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu2_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu2_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu2_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu2_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu2_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu2_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu2_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu2_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu2_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu2_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu2_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu2_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu2_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu2_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu2_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu2_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu2_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu2_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu2_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu2_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu2_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu2_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu2_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu2_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu2_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu2_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu2_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu2_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu2_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu2_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu2_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu2_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu3_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu3_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu3_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu3_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu3_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu3_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu3_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu3_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu3_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu3_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu3_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu3_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu3_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu3_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu3_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu3_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu3_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu3_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu3_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu3_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu3_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu3_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu3_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu3_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu3_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu3_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu3_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu3_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu3_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu3_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu3_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu3_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu3_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu3_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu3_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu3_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu3_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu3_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu3_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu3_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu3_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu3_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu3_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu3_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu3_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu3_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu3_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu3_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu3_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu3_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu3_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu3_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu3_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu3_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu3_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu3_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu3_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu3_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu3_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu3_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu3_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu3_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu3_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu3_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu3_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu3_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu3_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu3_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu3_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu3_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu3_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu3_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu3_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu3_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu3_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu3_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu3_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu3_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .ls_cpu0_clrexmon (ls_cpu0_clrexmon), + .ls_cpu0_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_cpu0_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_cpu0_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_cpu0_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_cpu0_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_cpu0_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ls_cpu1_clrexmon (ls_cpu1_clrexmon), + .ls_cpu1_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_cpu1_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_cpu1_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_cpu1_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_cpu1_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_cpu1_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ls_cpu2_clrexmon (ls_cpu2_clrexmon), + .ls_cpu2_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_cpu2_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_cpu2_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_cpu2_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_cpu2_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_cpu2_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ls_cpu3_clrexmon (ls_cpu3_clrexmon), + .ls_cpu3_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_cpu3_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_cpu3_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_cpu3_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_cpu3_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_cpu3_raw_eae_secure (ls_cpu3_raw_eae_secure), + .nCORERESET (nCORERESET[`MAIA_CN:0]), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nFIQ (nFIQ[`MAIA_CN:0]), + .nIRQ (nIRQ[`MAIA_CN:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .nPRESETDBG (nPRESETDBG), + .nREI (nREI[`MAIA_CN:0]), + .nSEI (nSEI[`MAIA_CN:0]), + .nVFIQ (nVFIQ[`MAIA_CN:0]), + .nVIRQ (nVIRQ[`MAIA_CN:0]), + .nVSEI (nVSEI[`MAIA_CN:0]), + .ncommirq_cpu0_i (ncommirq_cpu0_i), + .ncommirq_cpu1_i (ncommirq_cpu1_i), + .ncommirq_cpu2_i (ncommirq_cpu2_i), + .ncommirq_cpu3_i (ncommirq_cpu3_i), + .npmuirq_cpu0_i (npmuirq_cpu0_i), + .npmuirq_cpu1_i (npmuirq_cpu1_i), + .npmuirq_cpu2_i (npmuirq_cpu2_i), + .npmuirq_cpu3_i (npmuirq_cpu3_i), + .pm_export_cpu0_i (pm_export_cpu0_i), + .pm_export_cpu1_i (pm_export_cpu1_i), + .pm_export_cpu2_i (pm_export_cpu2_i), + .pm_export_cpu3_i (pm_export_cpu3_i), + .pmuevent_cpu0_i (pmuevent_cpu0_i[24:0]), + .pmuevent_cpu1_i (pmuevent_cpu1_i[24:0]), + .pmuevent_cpu2_i (pmuevent_cpu2_i[24:0]), + .pmuevent_cpu3_i (pmuevent_cpu3_i[24:0]) + ); // unoncpu +endmodule // MAIA_s + + +//ARMAUTO UNDEF START +`define MAIA_UNDEFINE +`include "maia_header.v" +`undef MAIA_UNDEFINE +//ARMAUTO UNDEF END diff --git a/Security Algo Accelerator/logical/maia/verilog/maia_noncpu.v b/Security Algo Accelerator/logical/maia/verilog/maia_noncpu.v new file mode 100644 index 0000000000..97ad653c68 --- /dev/null +++ b/Security Algo Accelerator/logical/maia/verilog/maia_noncpu.v @@ -0,0 +1,7931 @@ +//----------------------------------------------------------------------------- +// The confidential and proprietary information contained in this file may +// only be used by a person authorised under and to the extent permitted +// by a subsisting licensing agreement from ARM Limited. +// +// (C) COPYRIGHT 2013-2014 ARM Limited. +// ALL RIGHTS RESERVED +// +// This entire notice must be reproduced on all copies of this file +// and copies of this file may only be made by a person if such person is +// permitted to do so under the terms of a subsisting license agreement +// from ARM Limited. +// +// Filename : $RCSfile: maia_noncpu.v $ +// Checked In : $Date: 2015-05-06 10:47:09 -0500 (Wed, 06 May 2015) $ +// Revision : $Revision: 73443 $ +// Release Information : Cortex-A72-r1p0-00rel0 +// +//----------------------------------------------------------------------------- +// Verilog-2001 (IEEE Std 1364-2001) +//----------------------------------------------------------------------------- + +//# +//# Overview +//# ======== +//# + +// +// This is top-level interconnect layer for the non-CPU blocks at the Maia top-level. +// + +//# +//# Module Declaration +//# ================== +//# + +`include "maia_header.v" + +`define MAIA_CN 3 + +module maia_noncpu ( + CLK, + CLKEN, + nCPUPORESET, + nCORERESET, + nL2RESET, + L2RSTDISABLE, + WARMRSTREQ, + CFGEND, + VINITHI, + CFGTE, + CP15SDISABLE, + CLUSTERIDAFF1, + CLUSTERIDAFF2, + AA64nAA32, + RVBARADDR0, +// BEGIN INCLUDE FOR CPU1 + RVBARADDR1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + RVBARADDR2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + RVBARADDR3, +// END INCLUDE FOR CPU3 + CRYPTODISABLE, + nFIQ, + nIRQ, + nSEI, + nREI, + nVFIQ, + nVIRQ, + nVSEI, +// BEGIN NO-GIC pins + nVCPUMNTIRQ, +// END NO-GIC pins + PERIPHBASE, +// BEGIN NO-GIC pins + GICCDISABLE, + ICDTVALID, + ICDTREADY, + ICDTDATA, + ICDTLAST, + ICDTDEST, + ICCTVALID, + ICCTREADY, + ICCTDATA, + ICCTLAST, + ICCTID, +// END NO-GIC pins + CNTVALUEB, + CNTCLKEN, + nCNTPNSIRQ, + nCNTPSIRQ, + nCNTVIRQ, + nCNTHPIRQ, + CLREXMONREQ, + CLREXMONACK, + EVENTI, + EVENTO, + STANDBYWFI, + STANDBYWFE, + STANDBYWFIL2, + SMPEN, + CPUQACTIVE, + CPUQREQn, + CPUQACCEPTn, + CPUQDENY, + L2QACTIVE, + L2QREQn, + L2QACCEPTn, + L2QDENY, + L2FLUSHREQ, + L2FLUSHDONE, + nINTERRIRQ, + nEXTERRIRQ, + SYSBARDISABLE, + BROADCASTINNER, + BROADCASTOUTER, + BROADCASTCACHEMAINT, + ACLKENM, + ACINACTM, + AWREADYM, + AWVALIDM, + AWIDM, + AWADDRM, + AWLENM, + AWSIZEM, + AWBURSTM, + AWBARM, + AWDOMAINM, + AWLOCKM, + AWCACHEM, + AWPROTM, + AWSNOOPM, + AWUNIQUEM, + WRMEMATTR, + WREADYM, + WVALIDM, + WDATAM, + WSTRBM, + WIDM, + WLASTM, + BREADYM, + BVALIDM, + BIDM, + BRESPM, + ARREADYM, + ARVALIDM, + ARIDM, + ARADDRM, + ARLENM, + ARSIZEM, + ARBURSTM, + ARBARM, + ARDOMAINM, + ARLOCKM, + ARCACHEM, + ARPROTM, + ARSNOOPM, + RDMEMATTR, + RREADYM, + RVALIDM, + RIDM, + RDATAM, + RRESPM, + RLASTM, + ACREADYM, + ACVALIDM, + ACADDRM, + ACPROTM, + ACSNOOPM, + CRREADYM, + CRVALIDM, + CRRESPM, + CDREADYM, + CDVALIDM, + CDDATAM, + CDLASTM, + RACKM, + WACKM, +// BEGIN NO-ACP pins + ACLKENS, + AINACTS, + AWREADYS, + AWVALIDS, + AWIDS, + AWADDRS, + AWLENS, + AWCACHES, + AWUSERS, + AWPROTS, + WREADYS, + WVALIDS, + WDATAS, + WSTRBS, + WLASTS, + BREADYS, + BVALIDS, + BIDS, + BRESPS, + ARREADYS, + ARVALIDS, + ARIDS, + ARADDRS, + ARLENS, + ARCACHES, + ARUSERS, + ARPROTS, + RREADYS, + RVALIDS, + RIDS, + RDATAS, + RRESPS, + RLASTS, +// END NO-ACP pins + DBGROMADDR, + DBGROMADDRV, + DBGACK, + nCOMMIRQ, + COMMRX, + COMMTX, + DBGRSTREQ, + DBGNOPWRDWN, + DBGL1RSTDISABLE, + nPMUIRQ, + PMUEVENT0, +// BEGIN INCLUDE FOR CPU1 + PMUEVENT1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + PMUEVENT2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + PMUEVENT3, +// END INCLUDE FOR CPU3 + ATCLKEN, + TSVALUEB, + ATREADYM0, + AFVALIDM0, + ATDATAM0, + ATVALIDM0, + ATBYTESM0, + AFREADYM0, + ATIDM0, + SYNCREQM0, +// BEGIN INCLUDE FOR CPU1 + ATREADYM1, + AFVALIDM1, + ATDATAM1, + ATVALIDM1, + ATBYTESM1, + AFREADYM1, + ATIDM1, + SYNCREQM1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ATREADYM2, + AFVALIDM2, + ATDATAM2, + ATVALIDM2, + ATBYTESM2, + AFREADYM2, + ATIDM2, + SYNCREQM2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ATREADYM3, + AFVALIDM3, + ATDATAM3, + ATVALIDM3, + ATBYTESM3, + AFREADYM3, + ATIDM3, + SYNCREQM3, +// END INCLUDE FOR CPU3 + PCLKDBG, + PCLKENDBG, + nPRESETDBG, + PSELDBG, + PADDRDBG, + PADDRDBG31, + PENABLEDBG, + PWRITEDBG, + PWDATADBG, + PRDATADBG, + PREADYDBG, + PSLVERRDBG, + EDBGRQ, + PMUSNAPSHOTREQ, + PMUSNAPSHOTACK, + DBGPWRDUP, + DBGPWRUPREQ, + CTICHIN, + CTICHOUTACK, + CTICHOUT, + CTICHINACK, + CISBYPASS, + CIHSBYPASS, + CTIIRQ, + CTIIRQACK, + DBGEN, + NIDEN, + SPIDEN, + SPNIDEN, + DFTSE, + DFTRSTDISABLE, + DFTCRCLKDISABLE, + DFTL2CLKDISABLE, + DFTRAMHOLD, + DFTCLKBYPASS, + DFTMCPHOLD, + nMBISTRESET, + MBISTREQ, + +//----------------------------------------------------------------------------- +// Signals from maia -> maia_cpu_io -> maia_cpu +//----------------------------------------------------------------------------- +// Outputs to maia_cpu + ncpuporeset_cpu0_o, + ncorereset_cpu0_o, + + cfgend_cpu0_o, + cfgte_cpu0_o, + cp15sdisable_cpu0_o, + vinithi_cpu0_o, + clusteridaff1_cpu0_o, + clusteridaff2_cpu0_o, + cpuid_cpu0_o, + aa64naa32_cpu0_o, + rvbaraddr_cpu0_o, + cryptodisable_cpu0_o, + giccdisable_cpu0_o, + + dbgromaddr_cpu0_o, + dbgromaddrv_cpu0_o, + dbgl1rstdisable_cpu0_o, + + dbgen_cpu0_o, + niden_cpu0_o, + spiden_cpu0_o, + spniden_cpu0_o, + + tsvalueb_cpu0_o, + + atclken_cpu0_o, + afvalidm_cpu0_o, + atreadym_cpu0_o, + syncreqm_cpu0_o, + + dftse_cpu0_o, + dftrstdisable_cpu0_o, + dftcrclkdisable_cpu0_o, + dftramhold_cpu0_o, + + nmbistreset_cpu0_o, + +// BEGIN INCLUDE FOR CPU1 + ncpuporeset_cpu1_o, + ncorereset_cpu1_o, + + cfgend_cpu1_o, + cfgte_cpu1_o, + cp15sdisable_cpu1_o, + vinithi_cpu1_o, + clusteridaff1_cpu1_o, + clusteridaff2_cpu1_o, + cpuid_cpu1_o, + aa64naa32_cpu1_o, + rvbaraddr_cpu1_o, + cryptodisable_cpu1_o, + giccdisable_cpu1_o, + + dbgromaddr_cpu1_o, + dbgromaddrv_cpu1_o, + dbgl1rstdisable_cpu1_o, + + dbgen_cpu1_o, + niden_cpu1_o, + spiden_cpu1_o, + spniden_cpu1_o, + + tsvalueb_cpu1_o, + + atclken_cpu1_o, + afvalidm_cpu1_o, + atreadym_cpu1_o, + syncreqm_cpu1_o, + + dftse_cpu1_o, + dftrstdisable_cpu1_o, + dftcrclkdisable_cpu1_o, + dftramhold_cpu1_o, + + nmbistreset_cpu1_o, +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + ncpuporeset_cpu2_o, + ncorereset_cpu2_o, + + cfgend_cpu2_o, + cfgte_cpu2_o, + cp15sdisable_cpu2_o, + vinithi_cpu2_o, + clusteridaff1_cpu2_o, + clusteridaff2_cpu2_o, + cpuid_cpu2_o, + aa64naa32_cpu2_o, + rvbaraddr_cpu2_o, + cryptodisable_cpu2_o, + giccdisable_cpu2_o, + + dbgromaddr_cpu2_o, + dbgromaddrv_cpu2_o, + dbgl1rstdisable_cpu2_o, + + dbgen_cpu2_o, + niden_cpu2_o, + spiden_cpu2_o, + spniden_cpu2_o, + + tsvalueb_cpu2_o, + + atclken_cpu2_o, + afvalidm_cpu2_o, + atreadym_cpu2_o, + syncreqm_cpu2_o, + + dftse_cpu2_o, + dftrstdisable_cpu2_o, + dftcrclkdisable_cpu2_o, + dftramhold_cpu2_o, + + nmbistreset_cpu2_o, +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + ncpuporeset_cpu3_o, + ncorereset_cpu3_o, + + cfgend_cpu3_o, + cfgte_cpu3_o, + cp15sdisable_cpu3_o, + vinithi_cpu3_o, + clusteridaff1_cpu3_o, + clusteridaff2_cpu3_o, + cpuid_cpu3_o, + aa64naa32_cpu3_o, + rvbaraddr_cpu3_o, + cryptodisable_cpu3_o, + giccdisable_cpu3_o, + + dbgromaddr_cpu3_o, + dbgromaddrv_cpu3_o, + dbgl1rstdisable_cpu3_o, + + dbgen_cpu3_o, + niden_cpu3_o, + spiden_cpu3_o, + spniden_cpu3_o, + + tsvalueb_cpu3_o, + + atclken_cpu3_o, + afvalidm_cpu3_o, + atreadym_cpu3_o, + syncreqm_cpu3_o, + + dftse_cpu3_o, + dftrstdisable_cpu3_o, + dftcrclkdisable_cpu3_o, + dftramhold_cpu3_o, + + nmbistreset_cpu3_o, +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Signals from maia_cpu -> maia_cpu_io -> maia +//----------------------------------------------------------------------------- +// Inputs from maia_cpu + ds_cpu0_sev_req, + ds_cpu0_sevl_req, + ds_cpu0_cpuectlr_smp, + + ncommirq_cpu0_i, + commrx_cpu0_i, + commtx_cpu0_i, + dbgack_cpu0_i, + dbgrstreq_cpu0_i, + dbgnopwrdwn_cpu0_i, + + npmuirq_cpu0_i, + pmuevent_cpu0_i, + pm_export_cpu0_i, + + etclken_cpu0_i, + afreadym_cpu0_i, + atbytesm_cpu0_i, + atdatam_cpu0_i, + atidm_cpu0_i, + atvalidm_cpu0_i, + +// BEGIN INCLUDE FOR CPU1 + ds_cpu1_sev_req, + ds_cpu1_sevl_req, + ds_cpu1_cpuectlr_smp, + + ncommirq_cpu1_i, + commrx_cpu1_i, + commtx_cpu1_i, + dbgack_cpu1_i, + dbgrstreq_cpu1_i, + dbgnopwrdwn_cpu1_i, + + npmuirq_cpu1_i, + pmuevent_cpu1_i, + pm_export_cpu1_i, + + etclken_cpu1_i, + afreadym_cpu1_i, + atbytesm_cpu1_i, + atdatam_cpu1_i, + atidm_cpu1_i, + atvalidm_cpu1_i, +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + ds_cpu2_sev_req, + ds_cpu2_sevl_req, + ds_cpu2_cpuectlr_smp, + + ncommirq_cpu2_i, + commrx_cpu2_i, + commtx_cpu2_i, + dbgack_cpu2_i, + dbgrstreq_cpu2_i, + dbgnopwrdwn_cpu2_i, + + npmuirq_cpu2_i, + pmuevent_cpu2_i, + pm_export_cpu2_i, + + etclken_cpu2_i, + afreadym_cpu2_i, + atbytesm_cpu2_i, + atdatam_cpu2_i, + atidm_cpu2_i, + atvalidm_cpu2_i, +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + ds_cpu3_sev_req, + ds_cpu3_sevl_req, + ds_cpu3_cpuectlr_smp, + + ncommirq_cpu3_i, + commrx_cpu3_i, + commtx_cpu3_i, + dbgack_cpu3_i, + dbgrstreq_cpu3_i, + dbgnopwrdwn_cpu3_i, + + npmuirq_cpu3_i, + pmuevent_cpu3_i, + pm_export_cpu3_i, + + etclken_cpu3_i, + afreadym_cpu3_i, + atbytesm_cpu3_i, + atdatam_cpu3_i, + atidm_cpu3_i, + atvalidm_cpu3_i, +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// L2 interface +//----------------------------------------------------------------------------- + l2_cpu0_mbist1_addr_b1, + l2_cpu0_mbist1_array_b1, + l2_cpu0_mbist1_be_b1, + l2_cpu0_mbist1_en_b1, + l2_cpu0_mbist1_rd_en_b1, + l2_cpu0_mbist1_wr_en_b1, + l2_cpu0_mbist1_all_b1, +// BEGIN INCLUDE FOR CPU1 + l2_cpu1_mbist1_addr_b1, + l2_cpu1_mbist1_array_b1, + l2_cpu1_mbist1_be_b1, + l2_cpu1_mbist1_en_b1, + l2_cpu1_mbist1_rd_en_b1, + l2_cpu1_mbist1_wr_en_b1, + l2_cpu1_mbist1_all_b1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + l2_cpu2_mbist1_addr_b1, + l2_cpu2_mbist1_array_b1, + l2_cpu2_mbist1_be_b1, + l2_cpu2_mbist1_en_b1, + l2_cpu2_mbist1_rd_en_b1, + l2_cpu2_mbist1_wr_en_b1, + l2_cpu2_mbist1_all_b1, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + l2_cpu3_mbist1_addr_b1, + l2_cpu3_mbist1_array_b1, + l2_cpu3_mbist1_be_b1, + l2_cpu3_mbist1_en_b1, + l2_cpu3_mbist1_rd_en_b1, + l2_cpu3_mbist1_wr_en_b1, + l2_cpu3_mbist1_all_b1, +// END INCLUDE FOR CPU3 + +// BEGIN L2-CPU interface + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + l2_cpu0_cfg_ecc_en, + l2_cpu0_arb_thrshld_timeout_en, + l2_cpu0_disable_clean_evict_opt, + l2_cpu0_dext_err_r2, + l2_cpu0_dext_err_type_r2, + l2_cpu0_dsngl_ecc_err_r3, + l2_cpu0_ddbl_ecc_err_r3, + l2_cpu0_ddata_r2, + l2_cpu0_barrier_done, + l2_cpu0_spec_valid, + l2_cpu0_spec_bufid, + l2_cpu0_rvalid, + l2_cpu0_rstate, + l2_cpu0_rexfail, + l2_cpu0_rbufid, + l2_cpu0_dvalid_r1, + l2_cpu0_dlast_r1, + l2_cpu0_dbufid_r1, + l2_cpu0_iext_err_r2, + l2_cpu0_iext_err_type_r2, + l2_cpu0_isngl_ecc_err_r3, + l2_cpu0_idbl_ecc_err_r3, + l2_cpu0_idata_r2, + l2_cpu0_ivalid_r1, + l2_cpu0_ibufid_r1, + l2_cpu0_ls_sync_req, + l2_cpu0_ccb_req_addr_c3, + l2_cpu0_ccb_dbg_req_c3, + l2_cpu0_ls_ccb_clken_c3, + l2_cpu0_ls_ccb_req_c3, + l2_cpu0_ccb_req_id_c3, + l2_cpu0_ccb_req_type_c3, + l2_cpu0_ccb_req_info_c3, + l2_cpu0_if_ccb_clken_c3, + l2_cpu0_if_ccb_req_c3, + l2_cpu0_if_sync_req, + l2_cpu0_tlb_ccb_clken_c3, + l2_cpu0_tlb_ccb_req_c3, + l2_cpu0_tlb_sync_req, + l2_cpu0_tlb_sync_complete, + l2_cpu0_tbw_desc_vld, + l2_cpu0_tbw_ext_err, + l2_cpu0_tbw_ext_err_type, + l2_cpu0_tbw_dbl_ecc_err, + l2_cpu0_tbw_desc_data, + l2_cpu0_spr_rd_data, + l2_cpu0_l2_cache_size, + l2_cpu0_pf_throttle_q, + + l2_cpu0_wr_ex_resp, + l2_cpu0_wr_ex_fail, + + l2_cpu0_ic_base, + l2_cpu0_no_intctrl, + + + l2_cpu0_pmu_events, + + ds_cpu0_l2_spr_en, + ds_cpu0_l2_spr_rd, + ds_cpu0_l2_spr_wr, + ds_cpu0_l2_spr_addr, + ds_cpu0_l2_spr_dw, + ds_cpu0_l2_spr_wr_data, + + l2_cpu0_wr_data_vld_x1_q, + l2_cpu0_wr_evict_x1_q, + l2_cpu0_wr_data, + l2_cpu0_ls_rd_haz_vld_arb_q, + l2_cpu0_ls_wr_haz_vld_arb_q, + l2_cpu0_dt_pmu_evt_en, + + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + l2_cpu1_cfg_ecc_en, + l2_cpu1_arb_thrshld_timeout_en, + l2_cpu1_disable_clean_evict_opt, + l2_cpu1_dext_err_r2, + l2_cpu1_dext_err_type_r2, + l2_cpu1_dsngl_ecc_err_r3, + l2_cpu1_ddbl_ecc_err_r3, + l2_cpu1_ddata_r2, + l2_cpu1_barrier_done, + l2_cpu1_spec_valid, + l2_cpu1_spec_bufid, + l2_cpu1_rvalid, + l2_cpu1_rstate, + l2_cpu1_rexfail, + l2_cpu1_rbufid, + l2_cpu1_dvalid_r1, + l2_cpu1_dlast_r1, + l2_cpu1_dbufid_r1, + l2_cpu1_iext_err_r2, + l2_cpu1_iext_err_type_r2, + l2_cpu1_isngl_ecc_err_r3, + l2_cpu1_idbl_ecc_err_r3, + l2_cpu1_idata_r2, + l2_cpu1_ivalid_r1, + l2_cpu1_ibufid_r1, + l2_cpu1_ls_sync_req, + l2_cpu1_ccb_req_addr_c3, + l2_cpu1_ccb_dbg_req_c3, + l2_cpu1_ls_ccb_clken_c3, + l2_cpu1_ls_ccb_req_c3, + l2_cpu1_ccb_req_id_c3, + l2_cpu1_ccb_req_type_c3, + l2_cpu1_ccb_req_info_c3, + l2_cpu1_if_ccb_clken_c3, + l2_cpu1_if_ccb_req_c3, + l2_cpu1_if_sync_req, + l2_cpu1_tlb_ccb_clken_c3, + l2_cpu1_tlb_ccb_req_c3, + l2_cpu1_tlb_sync_req, + l2_cpu1_tlb_sync_complete, + l2_cpu1_tbw_desc_vld, + l2_cpu1_tbw_ext_err, + l2_cpu1_tbw_ext_err_type, + l2_cpu1_tbw_dbl_ecc_err, + l2_cpu1_tbw_desc_data, + l2_cpu1_spr_rd_data, + l2_cpu1_l2_cache_size, + l2_cpu1_pf_throttle_q, + + l2_cpu1_wr_ex_resp, + l2_cpu1_wr_ex_fail, + + l2_cpu1_ic_base, + l2_cpu1_no_intctrl, + + l2_cpu1_pmu_events, + + ds_cpu1_l2_spr_en, + ds_cpu1_l2_spr_rd, + ds_cpu1_l2_spr_wr, + ds_cpu1_l2_spr_addr, + ds_cpu1_l2_spr_dw, + ds_cpu1_l2_spr_wr_data, + + l2_cpu1_wr_data_vld_x1_q, + l2_cpu1_wr_evict_x1_q, + l2_cpu1_wr_data, + l2_cpu1_ls_rd_haz_vld_arb_q, + l2_cpu1_ls_wr_haz_vld_arb_q, + l2_cpu1_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + l2_cpu2_cfg_ecc_en, + l2_cpu2_arb_thrshld_timeout_en, + l2_cpu2_disable_clean_evict_opt, + l2_cpu2_dext_err_r2, + l2_cpu2_dext_err_type_r2, + l2_cpu2_dsngl_ecc_err_r3, + l2_cpu2_ddbl_ecc_err_r3, + l2_cpu2_ddata_r2, + l2_cpu2_barrier_done, + l2_cpu2_spec_valid, + l2_cpu2_spec_bufid, + l2_cpu2_rvalid, + l2_cpu2_rstate, + l2_cpu2_rexfail, + l2_cpu2_rbufid, + l2_cpu2_dvalid_r1, + l2_cpu2_dlast_r1, + l2_cpu2_dbufid_r1, + l2_cpu2_iext_err_r2, + l2_cpu2_iext_err_type_r2, + l2_cpu2_isngl_ecc_err_r3, + l2_cpu2_idbl_ecc_err_r3, + l2_cpu2_idata_r2, + l2_cpu2_ivalid_r1, + l2_cpu2_ibufid_r1, + l2_cpu2_ls_sync_req, + l2_cpu2_ccb_req_addr_c3, + l2_cpu2_ccb_dbg_req_c3, + l2_cpu2_ls_ccb_clken_c3, + l2_cpu2_ls_ccb_req_c3, + l2_cpu2_ccb_req_id_c3, + l2_cpu2_ccb_req_type_c3, + l2_cpu2_ccb_req_info_c3, + l2_cpu2_if_ccb_clken_c3, + l2_cpu2_if_ccb_req_c3, + l2_cpu2_if_sync_req, + l2_cpu2_tlb_ccb_clken_c3, + l2_cpu2_tlb_ccb_req_c3, + l2_cpu2_tlb_sync_req, + l2_cpu2_tlb_sync_complete, + l2_cpu2_tbw_desc_vld, + l2_cpu2_tbw_ext_err, + l2_cpu2_tbw_ext_err_type, + l2_cpu2_tbw_dbl_ecc_err, + l2_cpu2_tbw_desc_data, + l2_cpu2_spr_rd_data, + l2_cpu2_l2_cache_size, + l2_cpu2_pf_throttle_q, + + l2_cpu2_wr_ex_resp, + l2_cpu2_wr_ex_fail, + + l2_cpu2_ic_base, + l2_cpu2_no_intctrl, + + l2_cpu2_pmu_events, + + ds_cpu2_l2_spr_en, + ds_cpu2_l2_spr_rd, + ds_cpu2_l2_spr_wr, + ds_cpu2_l2_spr_addr, + ds_cpu2_l2_spr_dw, + ds_cpu2_l2_spr_wr_data, + + l2_cpu2_wr_data_vld_x1_q, + l2_cpu2_wr_evict_x1_q, + l2_cpu2_wr_data, + l2_cpu2_ls_rd_haz_vld_arb_q, + l2_cpu2_ls_wr_haz_vld_arb_q, + l2_cpu2_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + l2_cpu3_cfg_ecc_en, + l2_cpu3_arb_thrshld_timeout_en, + l2_cpu3_disable_clean_evict_opt, + l2_cpu3_dext_err_r2, + l2_cpu3_dext_err_type_r2, + l2_cpu3_dsngl_ecc_err_r3, + l2_cpu3_ddbl_ecc_err_r3, + l2_cpu3_ddata_r2, + l2_cpu3_barrier_done, + l2_cpu3_spec_valid, + l2_cpu3_spec_bufid, + l2_cpu3_rvalid, + l2_cpu3_rstate, + l2_cpu3_rexfail, + l2_cpu3_rbufid, + l2_cpu3_dvalid_r1, + l2_cpu3_dlast_r1, + l2_cpu3_dbufid_r1, + l2_cpu3_iext_err_r2, + l2_cpu3_iext_err_type_r2, + l2_cpu3_isngl_ecc_err_r3, + l2_cpu3_idbl_ecc_err_r3, + l2_cpu3_idata_r2, + l2_cpu3_ivalid_r1, + l2_cpu3_ibufid_r1, + l2_cpu3_ls_sync_req, + l2_cpu3_ccb_req_addr_c3, + l2_cpu3_ccb_dbg_req_c3, + l2_cpu3_ls_ccb_clken_c3, + l2_cpu3_ls_ccb_req_c3, + l2_cpu3_ccb_req_id_c3, + l2_cpu3_ccb_req_type_c3, + l2_cpu3_ccb_req_info_c3, + l2_cpu3_if_ccb_clken_c3, + l2_cpu3_if_ccb_req_c3, + l2_cpu3_if_sync_req, + l2_cpu3_tlb_ccb_clken_c3, + l2_cpu3_tlb_ccb_req_c3, + l2_cpu3_tlb_sync_req, + l2_cpu3_tlb_sync_complete, + l2_cpu3_tbw_desc_vld, + l2_cpu3_tbw_ext_err, + l2_cpu3_tbw_ext_err_type, + l2_cpu3_tbw_dbl_ecc_err, + l2_cpu3_tbw_desc_data, + l2_cpu3_spr_rd_data, + l2_cpu3_l2_cache_size, + l2_cpu3_pf_throttle_q, + + l2_cpu3_wr_ex_resp, + l2_cpu3_wr_ex_fail, + + l2_cpu3_ic_base, + l2_cpu3_no_intctrl, + + l2_cpu3_pmu_events, + + ds_cpu3_l2_spr_en, + ds_cpu3_l2_spr_rd, + ds_cpu3_l2_spr_wr, + ds_cpu3_l2_spr_addr, + ds_cpu3_l2_spr_dw, + ds_cpu3_l2_spr_wr_data, + + l2_cpu3_wr_data_vld_x1_q, + l2_cpu3_wr_evict_x1_q, + l2_cpu3_wr_data, + l2_cpu3_ls_rd_haz_vld_arb_q, + l2_cpu3_ls_wr_haz_vld_arb_q, + l2_cpu3_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// tag_pipe / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_flsh_ls_rd_l2_dly, + l2_cpu0_flsh_ls_wr_l2_dly, + + l2_cpu0_wr_data_stall, + + l2_cpu1_flsh_ls_rd_l2_dly, + l2_cpu1_flsh_ls_wr_l2_dly, + + l2_cpu1_wr_data_stall, + + l2_cpu2_flsh_ls_rd_l2_dly, + l2_cpu2_flsh_ls_wr_l2_dly, + + l2_cpu2_wr_data_stall, + + l2_cpu3_flsh_ls_rd_l2_dly, + l2_cpu3_flsh_ls_wr_l2_dly, + + l2_cpu3_wr_data_stall, + + l2_cpu0_flsh_ls_rd_id_l2_dly, + l2_cpu0_flsh_ls_wr_id_l2_dly, + + l2_cpu1_flsh_ls_rd_id_l2_dly, + l2_cpu1_flsh_ls_wr_id_l2_dly, + + l2_cpu2_flsh_ls_rd_id_l2_dly, + l2_cpu2_flsh_ls_wr_id_l2_dly, + + l2_cpu3_flsh_ls_rd_id_l2_dly, + l2_cpu3_flsh_ls_wr_id_l2_dly, + + l2_cpu0_flsh_ls_rd_l4_dly, + l2_cpu0_flsh_if_rd_l4_dly, + l2_cpu0_flsh_tw_rd_l4_dly, + l2_cpu0_flsh_ls_wr_l4_dly, + + l2_cpu1_flsh_ls_rd_l4_dly, + l2_cpu1_flsh_if_rd_l4_dly, + l2_cpu1_flsh_tw_rd_l4_dly, + l2_cpu1_flsh_ls_wr_l4_dly, + + l2_cpu2_flsh_ls_rd_l4_dly, + l2_cpu2_flsh_if_rd_l4_dly, + l2_cpu2_flsh_tw_rd_l4_dly, + l2_cpu2_flsh_ls_wr_l4_dly, + + l2_cpu3_flsh_ls_rd_l4_dly, + l2_cpu3_flsh_if_rd_l4_dly, + l2_cpu3_flsh_tw_rd_l4_dly, + l2_cpu3_flsh_ls_wr_l4_dly, + + l2_cpu0_flsh_ls_rd_id_l4_dly, + l2_cpu0_flsh_if_rd_id_l4_dly, + l2_cpu0_flsh_ls_wr_id_l4_dly, + l2_cpu0_flsh_ls_wr_evict_l4_dly, + + l2_cpu1_flsh_ls_rd_id_l4_dly, + l2_cpu1_flsh_if_rd_id_l4_dly, + l2_cpu1_flsh_ls_wr_id_l4_dly, + l2_cpu1_flsh_ls_wr_evict_l4_dly, + + l2_cpu2_flsh_ls_rd_id_l4_dly, + l2_cpu2_flsh_if_rd_id_l4_dly, + l2_cpu2_flsh_ls_wr_id_l4_dly, + l2_cpu2_flsh_ls_wr_evict_l4_dly, + + l2_cpu3_flsh_ls_rd_id_l4_dly, + l2_cpu3_flsh_if_rd_id_l4_dly, + l2_cpu3_flsh_ls_wr_id_l4_dly, + l2_cpu3_flsh_ls_wr_evict_l4_dly, + + l2_cpu0_lrq_haz_pending, + l2_cpu1_lrq_haz_pending, + l2_cpu2_lrq_haz_pending, + l2_cpu3_lrq_haz_pending, + + l2_cpu0_ifq_haz_pending, + l2_cpu1_ifq_haz_pending, + l2_cpu2_ifq_haz_pending, + l2_cpu3_ifq_haz_pending, + + l2_cpu0_trq_haz_pending, + l2_cpu1_trq_haz_pending, + l2_cpu2_trq_haz_pending, + l2_cpu3_trq_haz_pending, + + l2_cpu0_wrq_haz_pending, + l2_cpu1_wrq_haz_pending, + l2_cpu2_wrq_haz_pending, + l2_cpu3_wrq_haz_pending, + + l2_cpu0_idle_block_reqs_q, + l2_cpu1_idle_block_reqs_q, + l2_cpu2_idle_block_reqs_q, + l2_cpu3_idle_block_reqs_q, + + l2_cpu0_ls_peq_coll_l4_dly, + l2_cpu1_ls_peq_coll_l4_dly, + l2_cpu2_ls_peq_coll_l4_dly, + l2_cpu3_ls_peq_coll_l4_dly, + +//----------------------------------------------------------------------------- +// tag_pipe +//----------------------------------------------------------------------------- + l2_tbnk0_cpu0_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu1_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu2_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu3_lrq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu1_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu2_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu3_lrq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu1_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu2_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu3_ifq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu1_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu2_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu3_ifq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_trq_clr_l4_dly2_q, + l2_tbnk0_cpu1_trq_clr_l4_dly2_q, + l2_tbnk0_cpu2_trq_clr_l4_dly2_q, + l2_tbnk0_cpu3_trq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_trq_clr_l4_dly2_q, + l2_tbnk1_cpu1_trq_clr_l4_dly2_q, + l2_tbnk1_cpu2_trq_clr_l4_dly2_q, + l2_tbnk1_cpu3_trq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu1_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu2_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu3_wrq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu1_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu2_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu3_wrq_clr_l4_dly2_q, + + +//----------------------------------------------------------------------------- +// cpu_logic / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly, + + +//----------------------------------------------------------------------------- +// feq / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_dsq_rd_data_q, + l2_cpu0_dsq_rd_byte_strb_q, + l2_cpu1_dsq_rd_data_q, + l2_cpu1_dsq_rd_byte_strb_q, + l2_cpu2_dsq_rd_data_q, + l2_cpu2_dsq_rd_byte_strb_q, + l2_cpu3_dsq_rd_data_q, + l2_cpu3_dsq_rd_byte_strb_q, + + l2_cpu0_dsq_clr_vld_q, + l2_cpu0_dsq_clr_id_q, + l2_cpu0_dsq_rd_en, + l2_cpu0_dsq_rd_en_x2, + l2_cpu0_dsq_rd_buf_id, + l2_cpu1_dsq_clr_vld_q, + l2_cpu1_dsq_clr_id_q, + l2_cpu1_dsq_rd_en, + l2_cpu1_dsq_rd_en_x2, + l2_cpu1_dsq_rd_buf_id, + l2_cpu2_dsq_clr_vld_q, + l2_cpu2_dsq_clr_id_q, + l2_cpu2_dsq_rd_en, + l2_cpu2_dsq_rd_en_x2, + l2_cpu2_dsq_rd_buf_id, + l2_cpu3_dsq_clr_vld_q, + l2_cpu3_dsq_rd_en, + l2_cpu3_dsq_rd_en_x2, + l2_cpu3_dsq_clr_id_q, + l2_cpu3_dsq_rd_buf_id, + +//----------------------------------------------------------------------------- +// arbitration +//----------------------------------------------------------------------------- + l2_cpu0_rd_vld_skid, + l2_cpu1_rd_vld_skid, + l2_cpu2_rd_vld_skid, + l2_cpu3_rd_vld_skid, + + l2_cpu0_pf_rd_vld_skid_popped, + l2_cpu1_pf_rd_vld_skid_popped, + l2_cpu2_pf_rd_vld_skid_popped, + l2_cpu3_pf_rd_vld_skid_popped, + + l2_cpu0_rd_arb, + l2_cpu1_rd_arb, + l2_cpu2_rd_arb, + l2_cpu3_rd_arb, + + l2_cpu0_wr_vld_skid, + l2_cpu1_wr_vld_skid, + l2_cpu2_wr_vld_skid, + l2_cpu3_wr_vld_skid, + + l2_cpu0_wr_arb, + l2_cpu1_wr_arb, + l2_cpu2_wr_arb, + l2_cpu3_wr_arb, + + l2_cpu0_ic_vld_skid, + l2_cpu1_ic_vld_skid, + l2_cpu2_ic_vld_skid, + l2_cpu3_ic_vld_skid, + + l2_cpu0_ic_barrier_stall_q, + l2_cpu1_ic_barrier_stall_q, + l2_cpu2_ic_barrier_stall_q, + l2_cpu3_ic_barrier_stall_q, + + l2_cpu0_blk_non_evict_wr, + l2_cpu1_blk_non_evict_wr, + l2_cpu2_blk_non_evict_wr, + l2_cpu3_blk_non_evict_wr, + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + l2_cpu0_idle_wakeup_q, + l2_cpu0_rd_arb_fast, + l2_cpu0_rd_id_arb_set, + l2_cpu0_rd_lrq_id_arb_set, + l2_cpu0_rd_type_arb_set, + l2_cpu0_rd_cache_attr_arb_set, + l2_cpu0_rd_page_attr_arb_set, + l2_cpu0_rd_elem_size_arb_set, + l2_cpu0_rd_way_arb_set, + l2_cpu0_rd_replayed_arb_set, + l2_cpu0_rd_excl_arb_set, + l2_cpu0_rd_priv_arb_set, + l2_cpu0_rd_shared_arb_set, + l2_cpu0_rd_va48_arb_set, + l2_cpu0_rd_aarch64_arb_set, + l2_cpu0_rd_asid_arb_set, + l2_cpu0_rd_prfm_arb_set, + l2_cpu0_rd_addr_arb_set, + l2_cpu0_rd_bypass_arb_set, + l2_cpu0_rd_bypass_req_can_e5, + l2_cpu0_early_rd_reqe4_e5_q, + l2_cpu0_rd_bypass_way_e5, + l2_cpu0_rd_bypass_bufid_e5, + l2_cpu0_rd_bypass_lrq_id_e5, + + l2_cpu0_wr_arb_fast, + l2_cpu0_wr_id_arb_set, + l2_cpu0_wr_partial_dw_arb_set, + l2_cpu0_wr_cache_attr_arb_set, + l2_cpu0_wr_page_attr_arb_set, + l2_cpu0_wr_elem_size_arb_set, + l2_cpu0_wr_type_arb_set, + l2_cpu0_wr_cl_id_arb_set, + l2_cpu0_wr_priv_arb_set, + l2_cpu0_wr_shared_arb_set, + l2_cpu0_wr_last_arb_set, + l2_cpu0_wr_clean_evict_arb_set, + l2_cpu0_wr_err_arb_set, + l2_cpu0_wr_way_arb_set, + l2_cpu0_wr_dirty_arb_set, + l2_cpu0_wr_1st_replayed_arb_set, + l2_cpu0_wr_addr_arb_set, + l2_cpu0_ic_arb_fast, + l2_cpu0_ic_id_arb_set, + l2_cpu0_ic_write_arb_set, + l2_cpu0_ic_excl_arb_set, + l2_cpu0_ic_elem_size_arb_set, + l2_cpu0_ic_ns_arb_set, + l2_cpu0_ic_addr_arb_set, + l2_cpu0_ic_data_arb_set, + + l2_cpu0_wrq_almost_full, + + l2_cpu0_ls_wr_req_w2a, + l2_cpu0_ls_wr_last_w2a, + l2_cpu0_ls_wr_dirty_w2a, + l2_cpu0_ls_wr_err_w2a, + l2_cpu0_ls_wr_type_w2a, + l2_cpu0_ls_wr_ccb_id_w2a, + l2_cpu0_ls_wr_data_w2a, + + l2_cpu0_ls_ccb_resp, + l2_cpu0_ls_ccb_resp_id, + l2_cpu0_ls_ccb_data_wr, + + l2_cpu0_if_ccb_resp, + l2_cpu0_if_ccb_resp_id, + + l2_cpu0_tw_ccb_resp, + l2_cpu0_tw_ccb_resp_id, + + l2_cpu0_if_sync_done_q, + l2_cpu0_tlb_sync_done_q, + + l2_cpu0_lrq_haz_clr_id_dcd_q, + l2_cpu0_wrq_haz_clr_id_dcd_q, + l2_cpu0_ls_rd_haz_id_arb_q, + l2_cpu0_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + l2_cpu1_idle_wakeup_q, + l2_cpu1_rd_arb_fast, + l2_cpu1_rd_id_arb_set, + l2_cpu1_rd_lrq_id_arb_set, + l2_cpu1_rd_type_arb_set, + l2_cpu1_rd_cache_attr_arb_set, + l2_cpu1_rd_page_attr_arb_set, + l2_cpu1_rd_elem_size_arb_set, + l2_cpu1_rd_way_arb_set, + l2_cpu1_rd_replayed_arb_set, + l2_cpu1_rd_excl_arb_set, + l2_cpu1_rd_priv_arb_set, + l2_cpu1_rd_shared_arb_set, + l2_cpu1_rd_va48_arb_set, + l2_cpu1_rd_aarch64_arb_set, + l2_cpu1_rd_asid_arb_set, + l2_cpu1_rd_prfm_arb_set, + l2_cpu1_rd_addr_arb_set, + l2_cpu1_rd_bypass_arb_set, + l2_cpu1_rd_bypass_req_can_e5, + l2_cpu1_early_rd_reqe4_e5_q, + l2_cpu1_rd_bypass_way_e5, + l2_cpu1_rd_bypass_bufid_e5, + l2_cpu1_rd_bypass_lrq_id_e5, + + l2_cpu1_wr_arb_fast, + l2_cpu1_wr_id_arb_set, + l2_cpu1_wr_partial_dw_arb_set, + l2_cpu1_wr_cache_attr_arb_set, + l2_cpu1_wr_page_attr_arb_set, + l2_cpu1_wr_elem_size_arb_set, + l2_cpu1_wr_type_arb_set, + l2_cpu1_wr_cl_id_arb_set, + l2_cpu1_wr_priv_arb_set, + l2_cpu1_wr_shared_arb_set, + l2_cpu1_wr_last_arb_set, + l2_cpu1_wr_clean_evict_arb_set, + l2_cpu1_wr_err_arb_set, + l2_cpu1_wr_way_arb_set, + l2_cpu1_wr_dirty_arb_set, + l2_cpu1_wr_1st_replayed_arb_set, + l2_cpu1_wr_addr_arb_set, + l2_cpu1_ic_arb_fast, + l2_cpu1_ic_id_arb_set, + l2_cpu1_ic_write_arb_set, + l2_cpu1_ic_excl_arb_set, + l2_cpu1_ic_elem_size_arb_set, + l2_cpu1_ic_ns_arb_set, + l2_cpu1_ic_addr_arb_set, + l2_cpu1_ic_data_arb_set, + + l2_cpu1_wrq_almost_full, + + l2_cpu1_ls_wr_req_w2a, + l2_cpu1_ls_wr_last_w2a, + l2_cpu1_ls_wr_dirty_w2a, + l2_cpu1_ls_wr_err_w2a, + l2_cpu1_ls_wr_type_w2a, + l2_cpu1_ls_wr_ccb_id_w2a, + l2_cpu1_ls_wr_data_w2a, + + l2_cpu1_ls_ccb_resp, + l2_cpu1_ls_ccb_resp_id, + l2_cpu1_ls_ccb_data_wr, + + l2_cpu1_if_ccb_resp, + l2_cpu1_if_ccb_resp_id, + + l2_cpu1_tw_ccb_resp, + l2_cpu1_tw_ccb_resp_id, + + l2_cpu1_if_sync_done_q, + l2_cpu1_tlb_sync_done_q, + + l2_cpu1_lrq_haz_clr_id_dcd_q, + l2_cpu1_wrq_haz_clr_id_dcd_q, + l2_cpu1_ls_rd_haz_id_arb_q, + l2_cpu1_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + l2_cpu2_idle_wakeup_q, + l2_cpu2_rd_arb_fast, + l2_cpu2_rd_id_arb_set, + l2_cpu2_rd_lrq_id_arb_set, + l2_cpu2_rd_type_arb_set, + l2_cpu2_rd_cache_attr_arb_set, + l2_cpu2_rd_page_attr_arb_set, + l2_cpu2_rd_elem_size_arb_set, + l2_cpu2_rd_way_arb_set, + l2_cpu2_rd_replayed_arb_set, + l2_cpu2_rd_excl_arb_set, + l2_cpu2_rd_priv_arb_set, + l2_cpu2_rd_shared_arb_set, + l2_cpu2_rd_va48_arb_set, + l2_cpu2_rd_aarch64_arb_set, + l2_cpu2_rd_asid_arb_set, + l2_cpu2_rd_prfm_arb_set, + l2_cpu2_rd_addr_arb_set, + l2_cpu2_rd_bypass_arb_set, + l2_cpu2_rd_bypass_req_can_e5, + l2_cpu2_early_rd_reqe4_e5_q, + l2_cpu2_rd_bypass_way_e5, + l2_cpu2_rd_bypass_bufid_e5, + l2_cpu2_rd_bypass_lrq_id_e5, + + l2_cpu2_wr_arb_fast, + l2_cpu2_wr_id_arb_set, + l2_cpu2_wr_partial_dw_arb_set, + l2_cpu2_wr_cache_attr_arb_set, + l2_cpu2_wr_page_attr_arb_set, + l2_cpu2_wr_elem_size_arb_set, + l2_cpu2_wr_type_arb_set, + l2_cpu2_wr_cl_id_arb_set, + l2_cpu2_wr_priv_arb_set, + l2_cpu2_wr_shared_arb_set, + l2_cpu2_wr_last_arb_set, + l2_cpu2_wr_clean_evict_arb_set, + l2_cpu2_wr_err_arb_set, + l2_cpu2_wr_way_arb_set, + l2_cpu2_wr_dirty_arb_set, + l2_cpu2_wr_1st_replayed_arb_set, + l2_cpu2_wr_addr_arb_set, + l2_cpu2_ic_arb_fast, + l2_cpu2_ic_id_arb_set, + l2_cpu2_ic_write_arb_set, + l2_cpu2_ic_excl_arb_set, + l2_cpu2_ic_elem_size_arb_set, + l2_cpu2_ic_ns_arb_set, + l2_cpu2_ic_addr_arb_set, + l2_cpu2_ic_data_arb_set, + + l2_cpu2_wrq_almost_full, + + l2_cpu2_ls_wr_req_w2a, + l2_cpu2_ls_wr_last_w2a, + l2_cpu2_ls_wr_dirty_w2a, + l2_cpu2_ls_wr_err_w2a, + l2_cpu2_ls_wr_type_w2a, + l2_cpu2_ls_wr_ccb_id_w2a, + l2_cpu2_ls_wr_data_w2a, + + l2_cpu2_ls_ccb_resp, + l2_cpu2_ls_ccb_resp_id, + l2_cpu2_ls_ccb_data_wr, + + l2_cpu2_if_ccb_resp, + l2_cpu2_if_ccb_resp_id, + + l2_cpu2_tw_ccb_resp, + l2_cpu2_tw_ccb_resp_id, + + l2_cpu2_if_sync_done_q, + l2_cpu2_tlb_sync_done_q, + + l2_cpu2_lrq_haz_clr_id_dcd_q, + l2_cpu2_wrq_haz_clr_id_dcd_q, + l2_cpu2_ls_rd_haz_id_arb_q, + l2_cpu2_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + l2_cpu3_idle_wakeup_q, + l2_cpu3_rd_arb_fast, + l2_cpu3_rd_id_arb_set, + l2_cpu3_rd_lrq_id_arb_set, + l2_cpu3_rd_type_arb_set, + l2_cpu3_rd_cache_attr_arb_set, + l2_cpu3_rd_page_attr_arb_set, + l2_cpu3_rd_elem_size_arb_set, + l2_cpu3_rd_way_arb_set, + l2_cpu3_rd_replayed_arb_set, + l2_cpu3_rd_excl_arb_set, + l2_cpu3_rd_priv_arb_set, + l2_cpu3_rd_shared_arb_set, + l2_cpu3_rd_va48_arb_set, + l2_cpu3_rd_aarch64_arb_set, + l2_cpu3_rd_asid_arb_set, + l2_cpu3_rd_prfm_arb_set, + l2_cpu3_rd_addr_arb_set, + l2_cpu3_rd_bypass_arb_set, + l2_cpu3_rd_bypass_req_can_e5, + l2_cpu3_early_rd_reqe4_e5_q, + l2_cpu3_rd_bypass_way_e5, + l2_cpu3_rd_bypass_bufid_e5, + l2_cpu3_rd_bypass_lrq_id_e5, + + l2_cpu3_wr_arb_fast, + l2_cpu3_wr_id_arb_set, + l2_cpu3_wr_partial_dw_arb_set, + l2_cpu3_wr_cache_attr_arb_set, + l2_cpu3_wr_page_attr_arb_set, + l2_cpu3_wr_elem_size_arb_set, + l2_cpu3_wr_type_arb_set, + l2_cpu3_wr_cl_id_arb_set, + l2_cpu3_wr_priv_arb_set, + l2_cpu3_wr_shared_arb_set, + l2_cpu3_wr_last_arb_set, + l2_cpu3_wr_clean_evict_arb_set, + l2_cpu3_wr_err_arb_set, + l2_cpu3_wr_way_arb_set, + l2_cpu3_wr_dirty_arb_set, + l2_cpu3_wr_1st_replayed_arb_set, + l2_cpu3_wr_addr_arb_set, + l2_cpu3_ic_arb_fast, + l2_cpu3_ic_id_arb_set, + l2_cpu3_ic_write_arb_set, + l2_cpu3_ic_excl_arb_set, + l2_cpu3_ic_elem_size_arb_set, + l2_cpu3_ic_ns_arb_set, + l2_cpu3_ic_addr_arb_set, + l2_cpu3_ic_data_arb_set, + + l2_cpu3_wrq_almost_full, + + l2_cpu3_ls_wr_req_w2a, + l2_cpu3_ls_wr_last_w2a, + l2_cpu3_ls_wr_dirty_w2a, + l2_cpu3_ls_wr_err_w2a, + l2_cpu3_ls_wr_type_w2a, + l2_cpu3_ls_wr_ccb_id_w2a, + l2_cpu3_ls_wr_data_w2a, + + l2_cpu3_ls_ccb_resp, + l2_cpu3_ls_ccb_resp_id, + l2_cpu3_ls_ccb_data_wr, + + l2_cpu3_if_ccb_resp, + l2_cpu3_if_ccb_resp_id, + + l2_cpu3_tw_ccb_resp, + l2_cpu3_tw_ccb_resp_id, + + l2_cpu3_if_sync_done_q, + l2_cpu3_tlb_sync_done_q, + + l2_cpu3_lrq_haz_clr_id_dcd_q, + l2_cpu3_wrq_haz_clr_id_dcd_q, + l2_cpu3_ls_rd_haz_id_arb_q, + l2_cpu3_ls_wr_haz_id_arb_q, + +// END L2-CPU interface + +//------------------------------------------------------------------- +// TM interface +//------------------------------------------------------------------- +// BEGIN TIMER-CPU interface + tm_cpu0_cntkctl_usr, + tm_cpu0_cnthctl_kernel, + + tm_cpu1_cntkctl_usr, + tm_cpu1_cnthctl_kernel, + + tm_cpu2_cntkctl_usr, + tm_cpu2_cnthctl_kernel, + + tm_cpu3_cntkctl_usr, + tm_cpu3_cnthctl_kernel, +// END TIMER-CPU interface + +//----------------------------------------------------------------------------- +// IC interface +//----------------------------------------------------------------------------- + ls_cpu0_imp_abort_slv, + ls_cpu0_imp_abort_ecc, + ls_cpu0_imp_abort_dec, + ls_cpu0_imp_abort_containable, + ls_cpu0_raw_eae_nonsec, + ls_cpu0_raw_eae_secure, + + ds_cpu0_ic_cpsr_mode, + ds_cpu0_ic_sample_spr, + ds_cpu0_ic_aa64naa32, + ds_cpu0_ic_hcr_change, + ds_cpu0_ic_scr_change, +// BEGIN INCLUDE FOR CPU1 + ds_cpu1_ic_cpsr_mode, + ds_cpu1_ic_sample_spr, + ds_cpu1_ic_aa64naa32, + ds_cpu1_ic_hcr_change, + ds_cpu1_ic_scr_change, + ls_cpu1_imp_abort_slv, + ls_cpu1_imp_abort_ecc, + ls_cpu1_imp_abort_dec, + ls_cpu1_imp_abort_containable, + ls_cpu1_raw_eae_nonsec, + ls_cpu1_raw_eae_secure, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ds_cpu2_ic_cpsr_mode, + ds_cpu2_ic_sample_spr, + ds_cpu2_ic_aa64naa32, + ds_cpu2_ic_hcr_change, + ds_cpu2_ic_scr_change, + ls_cpu2_imp_abort_slv, + ls_cpu2_imp_abort_ecc, + ls_cpu2_imp_abort_dec, + ls_cpu2_imp_abort_containable, + ls_cpu2_raw_eae_nonsec, + ls_cpu2_raw_eae_secure, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ds_cpu3_ic_cpsr_mode, + ds_cpu3_ic_sample_spr, + ds_cpu3_ic_aa64naa32, + ds_cpu3_ic_hcr_change, + ds_cpu3_ic_scr_change, + ls_cpu3_imp_abort_slv, + ls_cpu3_imp_abort_ecc, + ls_cpu3_imp_abort_dec, + ls_cpu3_imp_abort_containable, + ls_cpu3_raw_eae_nonsec, + ls_cpu3_raw_eae_secure, +// END INCLUDE FOR CPU3 + + ic_nfiq, + ic_nirq, + ic_nsei, + ic_nvfiq, + ic_nvirq, + ic_nvsei, + ic_p_valid, + + ic_sample_spr, + ic_hcr_change_complete, + ic_scr_change_complete, + ic_el_change_complete, + ic_ich_el2_tc, + ic_ich_el2_tall0, + ic_ich_el2_tall1, + ic_sra_el3_en, + ic_sra_el1s_en, + ic_sra_el2_en, + ic_sra_el1ns_en, + ic_sre_el1ns_hyp_trap, + ic_sre_el1ns_mon_trap, + ic_sre_el1s_mon_trap, + ic_sre_el2_mon_trap, + ic_block_eoi_sgi_wr, + +//----------------------------------------------------------------------------- +// DT interface +//----------------------------------------------------------------------------- +// BEGIN DT-CPU interface +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + dt_cpu0_et_oslock_gclk, + dt_cpu0_os_double_lock_gclk, + dt_cpu0_halt_ack_gclk, + dt_cpu0_coredbg_in_reset_gclk, + dt_cpu0_wfx_dbg_req_gclk, + dt_cpu0_hlt_dbgevt_ok_gclk, + dt_cpu0_dbif_ack_gclk, + dt_cpu0_dbif_err_gclk, + dt_cpu0_dbif_rddata_gclk, + + dt_cpu0_dbif_addr_pclk, + dt_cpu0_dbif_locked_pclk, + dt_cpu0_dbif_req_pclk, + dt_cpu0_dbif_wrdata_pclk, + dt_cpu0_dbif_write_pclk, + dt_cpu0_edecr_osuce_pclk, + dt_cpu0_edecr_rce_pclk, + dt_cpu0_edecr_ss_pclk, + dt_cpu0_edbgrq_pclk, + dt_cpu0_edacr_frc_idleack_pclk, + dt_cpu0_edprcr_corepurq_pclk, + + dt_cpu0_pmusnapshot_ack_gclk, + dt_cpu0_pmusnapshot_req_pclk, + + dt_cpu0_cti_trigin_7to4_gclk, + dt_cpu0_cti_trigin_1to0_gclk, + dt_cpu0_cti_trigoutack_7to4_gclk, + dt_cpu0_cti_trigoutack_bit1_gclk, + + dt_cpu0_cti_trigout_7to4_pclk, + dt_cpu0_cti_trigout_1to0_pclk, + dt_cpu0_cti_triginack_7to4_pclk, + dt_cpu0_cti_triginack_1to0_pclk, + + dt_cpu0_wfx_wakeup_pclk, + dt_cpu0_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + dt_cpu1_et_oslock_gclk, + dt_cpu1_os_double_lock_gclk, + dt_cpu1_halt_ack_gclk, + dt_cpu1_coredbg_in_reset_gclk, + dt_cpu1_wfx_dbg_req_gclk, + dt_cpu1_hlt_dbgevt_ok_gclk, + dt_cpu1_dbif_ack_gclk, + dt_cpu1_dbif_err_gclk, + dt_cpu1_dbif_rddata_gclk, + + dt_cpu1_dbif_addr_pclk, + dt_cpu1_dbif_locked_pclk, + dt_cpu1_dbif_req_pclk, + dt_cpu1_dbif_wrdata_pclk, + dt_cpu1_dbif_write_pclk, + dt_cpu1_edecr_osuce_pclk, + dt_cpu1_edecr_rce_pclk, + dt_cpu1_edecr_ss_pclk, + dt_cpu1_edbgrq_pclk, + dt_cpu1_edacr_frc_idleack_pclk, + dt_cpu1_edprcr_corepurq_pclk, + + dt_cpu1_pmusnapshot_ack_gclk, + dt_cpu1_pmusnapshot_req_pclk, + + dt_cpu1_cti_trigin_7to4_gclk, + dt_cpu1_cti_trigin_1to0_gclk, + dt_cpu1_cti_trigoutack_7to4_gclk, + dt_cpu1_cti_trigoutack_bit1_gclk, + + dt_cpu1_cti_trigout_7to4_pclk, + dt_cpu1_cti_trigout_1to0_pclk, + dt_cpu1_cti_triginack_7to4_pclk, + dt_cpu1_cti_triginack_1to0_pclk, + + dt_cpu1_wfx_wakeup_pclk, + dt_cpu1_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + dt_cpu2_et_oslock_gclk, + dt_cpu2_os_double_lock_gclk, + dt_cpu2_halt_ack_gclk, + dt_cpu2_coredbg_in_reset_gclk, + dt_cpu2_wfx_dbg_req_gclk, + dt_cpu2_hlt_dbgevt_ok_gclk, + dt_cpu2_dbif_ack_gclk, + dt_cpu2_dbif_err_gclk, + dt_cpu2_dbif_rddata_gclk, + + dt_cpu2_dbif_addr_pclk, + dt_cpu2_dbif_locked_pclk, + dt_cpu2_dbif_req_pclk, + dt_cpu2_dbif_wrdata_pclk, + dt_cpu2_dbif_write_pclk, + dt_cpu2_edecr_osuce_pclk, + dt_cpu2_edecr_rce_pclk, + dt_cpu2_edecr_ss_pclk, + dt_cpu2_edbgrq_pclk, + dt_cpu2_edacr_frc_idleack_pclk, + dt_cpu2_edprcr_corepurq_pclk, + + dt_cpu2_pmusnapshot_ack_gclk, + dt_cpu2_pmusnapshot_req_pclk, + + dt_cpu2_cti_trigin_7to4_gclk, + dt_cpu2_cti_trigin_1to0_gclk, + dt_cpu2_cti_trigoutack_7to4_gclk, + dt_cpu2_cti_trigoutack_bit1_gclk, + + dt_cpu2_cti_trigout_7to4_pclk, + dt_cpu2_cti_trigout_1to0_pclk, + dt_cpu2_cti_triginack_7to4_pclk, + dt_cpu2_cti_triginack_1to0_pclk, + + dt_cpu2_wfx_wakeup_pclk, + dt_cpu2_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + dt_cpu3_et_oslock_gclk, + dt_cpu3_os_double_lock_gclk, + dt_cpu3_halt_ack_gclk, + dt_cpu3_coredbg_in_reset_gclk, + dt_cpu3_wfx_dbg_req_gclk, + dt_cpu3_hlt_dbgevt_ok_gclk, + dt_cpu3_dbif_ack_gclk, + dt_cpu3_dbif_err_gclk, + dt_cpu3_dbif_rddata_gclk, + + dt_cpu3_dbif_addr_pclk, + dt_cpu3_dbif_locked_pclk, + dt_cpu3_dbif_req_pclk, + dt_cpu3_dbif_wrdata_pclk, + dt_cpu3_dbif_write_pclk, + dt_cpu3_edecr_osuce_pclk, + dt_cpu3_edecr_rce_pclk, + dt_cpu3_edecr_ss_pclk, + dt_cpu3_edbgrq_pclk, + dt_cpu3_edacr_frc_idleack_pclk, + dt_cpu3_edprcr_corepurq_pclk, + + dt_cpu3_pmusnapshot_ack_gclk, + dt_cpu3_pmusnapshot_req_pclk, + + dt_cpu3_cti_trigin_7to4_gclk, + dt_cpu3_cti_trigin_1to0_gclk, + dt_cpu3_cti_trigoutack_7to4_gclk, + dt_cpu3_cti_trigoutack_bit1_gclk, + + dt_cpu3_cti_trigout_7to4_pclk, + dt_cpu3_cti_trigout_1to0_pclk, + dt_cpu3_cti_triginack_7to4_pclk, + dt_cpu3_cti_triginack_1to0_pclk, + + dt_cpu3_wfx_wakeup_pclk, + dt_cpu3_noclkstop_pclk, +// END DT-CPU interface + +//----------------------------------------------------------------------------- +// CK interface +//----------------------------------------------------------------------------- +// BEGIN CK-CPU interface + ds_cpu0_reset_req, + ds_cpu0_wfi_req, + ds_cpu0_wfe_req, + ds_cpu0_flush, + ds_cpu0_flush_type, + ds_cpu0_imp_abrt_wfi_qual, + ds_cpu0_irq_wfi_qual, + ds_cpu0_fiq_wfi_qual, + ds_cpu0_vimp_abrt_wfi_qual, + ds_cpu0_virq_wfi_qual, + ds_cpu0_vfiq_wfi_qual, + ds_cpu0_imp_abrt_wfe_qual, + ds_cpu0_irq_wfe_qual, + ds_cpu0_fiq_wfe_qual, + ds_cpu0_vimp_abrt_wfe_qual, + ds_cpu0_virq_wfe_qual, + ds_cpu0_vfiq_wfe_qual, + ds_cpu0_hcr_va, + ds_cpu0_hcr_vi, + ds_cpu0_hcr_vf, + ds_cpu0_cpuectlr_ret, + ck_cpu0_event_reg, + ck_cpu0_wfi_ack, + ck_cpu0_wfe_ack, + ck_cpu0_crcx_clk_en_n, + + ds_cpu1_reset_req, + ds_cpu1_wfi_req, + ds_cpu1_wfe_req, + ds_cpu1_flush, + ds_cpu1_flush_type, + ds_cpu1_imp_abrt_wfi_qual, + ds_cpu1_irq_wfi_qual, + ds_cpu1_fiq_wfi_qual, + ds_cpu1_vimp_abrt_wfi_qual, + ds_cpu1_virq_wfi_qual, + ds_cpu1_vfiq_wfi_qual, + ds_cpu1_imp_abrt_wfe_qual, + ds_cpu1_irq_wfe_qual, + ds_cpu1_fiq_wfe_qual, + ds_cpu1_vimp_abrt_wfe_qual, + ds_cpu1_virq_wfe_qual, + ds_cpu1_vfiq_wfe_qual, + ds_cpu1_hcr_va, + ds_cpu1_hcr_vi, + ds_cpu1_hcr_vf, + ds_cpu1_cpuectlr_ret, + ck_cpu1_event_reg, + ck_cpu1_wfi_ack, + ck_cpu1_wfe_ack, + ck_cpu1_crcx_clk_en_n, + + ds_cpu2_reset_req, + ds_cpu2_wfi_req, + ds_cpu2_wfe_req, + ds_cpu2_flush, + ds_cpu2_flush_type, + ds_cpu2_imp_abrt_wfi_qual, + ds_cpu2_irq_wfi_qual, + ds_cpu2_fiq_wfi_qual, + ds_cpu2_vimp_abrt_wfi_qual, + ds_cpu2_virq_wfi_qual, + ds_cpu2_vfiq_wfi_qual, + ds_cpu2_imp_abrt_wfe_qual, + ds_cpu2_irq_wfe_qual, + ds_cpu2_fiq_wfe_qual, + ds_cpu2_vimp_abrt_wfe_qual, + ds_cpu2_virq_wfe_qual, + ds_cpu2_vfiq_wfe_qual, + ds_cpu2_hcr_va, + ds_cpu2_hcr_vi, + ds_cpu2_hcr_vf, + ds_cpu2_cpuectlr_ret, + ck_cpu2_event_reg, + ck_cpu2_wfi_ack, + ck_cpu2_wfe_ack, + ck_cpu2_crcx_clk_en_n, + + ds_cpu3_reset_req, + ds_cpu3_wfi_req, + ds_cpu3_wfe_req, + ds_cpu3_flush, + ds_cpu3_flush_type, + ds_cpu3_imp_abrt_wfi_qual, + ds_cpu3_irq_wfi_qual, + ds_cpu3_fiq_wfi_qual, + ds_cpu3_vimp_abrt_wfi_qual, + ds_cpu3_virq_wfi_qual, + ds_cpu3_vfiq_wfi_qual, + ds_cpu3_imp_abrt_wfe_qual, + ds_cpu3_irq_wfe_qual, + ds_cpu3_fiq_wfe_qual, + ds_cpu3_vimp_abrt_wfe_qual, + ds_cpu3_virq_wfe_qual, + ds_cpu3_vfiq_wfe_qual, + ds_cpu3_hcr_va, + ds_cpu3_hcr_vi, + ds_cpu3_hcr_vf, + ds_cpu3_cpuectlr_ret, + ck_cpu3_event_reg, + ck_cpu3_wfi_ack, + ck_cpu3_wfe_ack, + ck_cpu3_crcx_clk_en_n, + + ls_cpu0_clrexmon, + ls_cpu1_clrexmon, + ls_cpu2_clrexmon, + ls_cpu3_clrexmon, +// END CK-CPU interface + + ck_gclkt +); + +//# +//# Interface Signals +//# ================= +//# + +//----------------------------------------------------------------------------- +// Clock and Reset Signals +//----------------------------------------------------------------------------- + input CLK; // Fast Clock + input CLKEN; // Fast Clock Enable + + input [`MAIA_CN:0] nCPUPORESET; // CPU Power-on reset + input [`MAIA_CN:0] nCORERESET; // CPU reset (excluding DBG & ETM) + input nL2RESET; // L2 reset + input L2RSTDISABLE; // L2 RAMs hardware reset disable + output [`MAIA_CN:0] WARMRSTREQ; // CPU Warm reset request +//See also nPRESETDBG; // Debug APB reset (PCLK) + +//----------------------------------------------------------------------------- +// Static Configuration Signals +//----------------------------------------------------------------------------- +// Static configuration signals that should be tied off and not change dynamically. +// Many of the initial values specified by these inputs +// may be overridden in software using CP15 registers. + + input [`MAIA_CN:0] CFGEND; // Endianness EE bit (1:big endian) + input [`MAIA_CN:0] VINITHI; // 1: start up using high vectors + input [`MAIA_CN:0] CFGTE; // Exception handling state (0:ARM/1:Thumb) + input [`MAIA_CN:0] CP15SDISABLE; // Disable write access to some secure CP15 registers + + input [7:0] CLUSTERIDAFF1; // Value read in ClusterID Affinity1 field, MPIDR bits[15:8] + input [7:0] CLUSTERIDAFF2; // Value read in ClusterID Affinity2 field, MPIDR bits[23:16] + + input [`MAIA_CN:0] AA64nAA32; // Register Width (1:AArch64/0:AArch32) + input [43:2] RVBARADDR0; // RVBAR address +// BEGIN INCLUDE FOR CPU1 + input [43:2] RVBARADDR1; // RVBAR address +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input [43:2] RVBARADDR2; // RVBAR address +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input [43:2] RVBARADDR3; // RVBAR address +// END INCLUDE FOR CPU3 + input [`MAIA_CN:0] CRYPTODISABLE; // Disable Cryptography Extension + +//----------------------------------------------------------------------------- +// Interrupt Controller Signals +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] nFIQ; // Fast Interrupt request + input [`MAIA_CN:0] nIRQ; // Interrupt request + input [`MAIA_CN:0] nSEI; // System Error Interrupt + input [`MAIA_CN:0] nREI; // RAM Error Interrupt + input [`MAIA_CN:0] nVFIQ; // Virtual Fast Interrupt request + input [`MAIA_CN:0] nVIRQ; // Virtual Interrupt request + input [`MAIA_CN:0] nVSEI; // Virtual System Error Interrupt + +// BEGIN NO-GIC pins + output [`MAIA_CN:0] nVCPUMNTIRQ; // Virtual Maintenance Interrupt output +// END NO-GIC pins + input [43:18] PERIPHBASE; // Base address for IC memory-mapped registers +// BEGIN NO-GIC pins + input GICCDISABLE; // Put GIC into bypass mode + input ICDTVALID; // Distrubuter AXI4 SP Message Valid + output ICDTREADY; // GIC Ready for Distrubuter AXI4 SP Message + input [15:0] ICDTDATA; // Distrubuter AXI4 SP Message Data + input ICDTLAST; // Distrubuter AXI4 SP Message Last Packet + input [1:0] ICDTDEST; // Distrubuter AXI4 SP Message CPU ID + + output ICCTVALID; // GIC to Distributer AXI4 SP Message Valid + input ICCTREADY; // Distributer Ready for GIC AXI4 SP Message + output [15:0] ICCTDATA; // GIC to Distributer AXI4 SP Message Data + output ICCTLAST; // GIC to Distributer AXI4 SP Message Last Packet + output [1:0] ICCTID; // GIC to Distributer AXI4 SP Message CPU ID +// END NO-GIC pins +//----------------------------------------------------------------------------- +// Timer Signals +//----------------------------------------------------------------------------- + input [63:0] CNTVALUEB; // Counter value in binary + input CNTCLKEN; // Counter clock enable + output [`MAIA_CN:0] nCNTPNSIRQ; // NS Physical Timer event + output [`MAIA_CN:0] nCNTPSIRQ; // S Physical Timer event + output [`MAIA_CN:0] nCNTVIRQ; // Virtual Timer event + output [`MAIA_CN:0] nCNTHPIRQ; // Hyp Physical Timer event + +//----------------------------------------------------------------------------- +// Power Management Signals +//----------------------------------------------------------------------------- + input CLREXMONREQ; // Clearing of external global exclusive monitor (REQ) + output CLREXMONACK; // Clearing of external global exclusive monitor (ACK) + input EVENTI; // Event input for processor wake-up from WFE state + output EVENTO; // Event output, signal is active when SEV instruction is executed + output [`MAIA_CN:0] STANDBYWFI; // WFI mode + output [`MAIA_CN:0] STANDBYWFE; // WFE mode + output STANDBYWFIL2; // WFI mode for L2 + output [`MAIA_CN:0] SMPEN; // CPU SMP bit + + output [`MAIA_CN:0] CPUQACTIVE; // CPU Q-channel QACTIVE + input [`MAIA_CN:0] CPUQREQn; // CPU Q-channel QREQn + output [`MAIA_CN:0] CPUQACCEPTn; // CPU Q-channel QACCEPTn + output [`MAIA_CN:0] CPUQDENY; // CPU Q-channel QDENY + + output L2QACTIVE; // L2 Q-channel QACTIVE + input L2QREQn; // L2 Q-channel QREQn + output L2QACCEPTn; // L2 Q-channel QACCEPTn + output L2QDENY; // L2 Q-channel QDENY + + input L2FLUSHREQ; // L2 hardware flush request + output L2FLUSHDONE; // L2 hardware flush done + +//----------------------------------------------------------------------------- +// Asynchronous Error Signals +//----------------------------------------------------------------------------- + output nINTERRIRQ; // L2 RAM dbl-bit ECC error + output nEXTERRIRQ; // Write transaction error + +//----------------------------------------------------------------------------- +// Bus Configuration Signals +//----------------------------------------------------------------------------- + input SYSBARDISABLE; // Disable broadcast of barriers + input BROADCASTINNER; // Extend Inner Shared Domain + input BROADCASTOUTER; // Extend Outer Shared Domain + input BROADCASTCACHEMAINT; // Broadcast cache maint ops + +//----------------------------------------------------------------------------- +// AMBA4 ACE Master (AXI with Coherency extensions) +//----------------------------------------------------------------------------- + input ACLKENM; // AXI Master clock enable + input ACINACTM; // ACE Snoop interface no longer active or accepting requests + +// Write Address channel signals + input AWREADYM; // Write Address ready (slave ready to accept write address) + output AWVALIDM; // Write Address valid + output [6:0] AWIDM; // Write Address ID + output [43:0] AWADDRM; // Write Address + output [7:0] AWLENM; // Write Burst Length + output [2:0] AWSIZEM; // Write Burst Size + output [1:0] AWBURSTM; // Write Burst type + output [1:0] AWBARM; // Barrier + output [1:0] AWDOMAINM; // Domain + output AWLOCKM; // Write Lock type + output [3:0] AWCACHEM; // Write Cache type + output [2:0] AWPROTM; // Write Protection type + output [2:0] AWSNOOPM; // Write Snoop Request type + output AWUNIQUEM; // Write Unique state + output [7:0] WRMEMATTR; // Write raw memory attributes + +// Write Data channel signals + input WREADYM; // Write Data ready (slave ready to accept data) + output WVALIDM; // Write Data valid + output [127:0] WDATAM; // Write Data + output [15:0] WSTRBM; // Write byte-lane strobes + output [6:0] WIDM; // Write id + output WLASTM; // Write Data last transfer indicator + +// Write Response channel signals + output BREADYM; // Write Response ready (master ready to accept response) + input BVALIDM; // Write Response Valid + input [6:0] BIDM; // Write Response ID + input [1:0] BRESPM; // Write Response + +// Read Address channel signals + input ARREADYM; // Read Address ready (slave ready to accept read address) + output ARVALIDM; // Read Address valid + output [6:0] ARIDM; // Read Address ID + output [43:0] ARADDRM; // Read Address + output [7:0] ARLENM; // Read Burst Length + output [2:0] ARSIZEM; // Read Burst Size + output [1:0] ARBURSTM; // Read Burst type + output [1:0] ARBARM; // Barrier + output [1:0] ARDOMAINM; // Domain + output ARLOCKM; // Read Lock type + output [3:0] ARCACHEM; // Read Cache type + output [2:0] ARPROTM; // Read Protection type + output [3:0] ARSNOOPM; // Read Snoop Request type + output [7:0] RDMEMATTR; // Read raw memory attributes + +// Read Data channel signals + output RREADYM; // Read Data ready (master ready to accept data) + input RVALIDM; // Read Data valid + input [6:0] RIDM; // Read Data ID + input [127:0] RDATAM; // Read Data + input [3:0] RRESPM; // Read Data response + input RLASTM; // Read Data last transfer indicator + +// Coherency Address channel signals + output ACREADYM; // master ready to accept snoop address + input ACVALIDM; // Snoop Address valid + input [43:0] ACADDRM; // Snoop Address + input [2:0] ACPROTM; // Snoop Protection type + input [3:0] ACSNOOPM; // Snoop Request type + +// Coherency Response channel signals + input CRREADYM; // slave ready to accept snoop response + output CRVALIDM; // Snoop Response valid + output [4:0] CRRESPM; // Snoop Response + +// Coherency Data handshake channel signals + input CDREADYM; // slave ready to accept snoop data + output CDVALIDM; // Snoop Data valid + output [127:0] CDDATAM; // Snoop Data + output CDLASTM; // Snoop Data last transfer indicator + +// Read/Write Acknowledge signals + output RACKM; // Read Acknowledge + output WACKM; // Write Acknowledge + +// BEGIN NO-ACP pins +//----------------------------------------------------------------------------- +// ACP AXI Slave +//----------------------------------------------------------------------------- + input ACLKENS; // AXI slave clock enable + input AINACTS; // AXI slave interface no longer active or accepting requests +// Write Address channel signals + output AWREADYS; // Write Address ready (slave ready to accept write address) + input AWVALIDS; // Write Address valid + input [4:0] AWIDS; // Write Address ID + input [43:0] AWADDRS; // Write Address + input [7:0] AWLENS; // Write Burst Length + input [3:0] AWCACHES; // Write Cache type + input [1:0] AWUSERS; // Write inner & outer shareability + input [2:0] AWPROTS; // Write Protection type + +// Write Data channel signals + output WREADYS; // Write Data ready (slave ready to accept data) + input WVALIDS; // Write Data valid + input [127:0] WDATAS; // Write Data + input [15:0] WSTRBS; // Write byte-lane strobes + input WLASTS; // Write Data last transfer indicator + +// Write Response channel signals + input BREADYS; // Write Response ready (master ready to accept response) + output BVALIDS; // Write Response Valid + output [4:0] BIDS; // Write Response ID tag + output [1:0] BRESPS; // Write Response + +// Read Address channel signals + output ARREADYS; // Read Address ready (slave ready to accept read address) + input ARVALIDS; // Read Address valid + input [4:0] ARIDS; // Read Address ID + input [43:0] ARADDRS; // Read Address + input [7:0] ARLENS; // Read Burst Length + input [3:0] ARCACHES; // Read Cache type + input [1:0] ARUSERS; // Read inner & outer shareability + input [2:0] ARPROTS; // Read Protection type + +// Read Data channel signals + input RREADYS; // Read Data ready (master ready to accept data) + output RVALIDS; // Read Data valid + output [4:0] RIDS; // Read Data ID + output [127:0] RDATAS; // Read Data + output [1:0] RRESPS; // Read Data response + output RLASTS; // Read Data last transfer indicator +// END NO-ACP pins +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (CLK) +//----------------------------------------------------------------------------- +// Debug CLK interface + input [43:12] DBGROMADDR; // Debug ROM base address + input DBGROMADDRV; // Debug ROM base address valid + + output [`MAIA_CN:0] DBGACK; // Debug acknowledge + output [`MAIA_CN:0] nCOMMIRQ; // Comms channel receive/transmit interrupt + output [`MAIA_CN:0] COMMRX; // Comms channel receive + output [`MAIA_CN:0] COMMTX; // Comms channel transmit + + output [`MAIA_CN:0] DBGRSTREQ; // Warm reset request + output [`MAIA_CN:0] DBGNOPWRDWN; // No power-down request + + input DBGL1RSTDISABLE; // L1 DCache hardware reset disable + +// PMU CLK interface + output [`MAIA_CN:0] nPMUIRQ; // PMU IRQ request + output [24:0] PMUEVENT0; // PMU Event bus +// BEGIN INCLUDE FOR CPU1 + output [24:0] PMUEVENT1; // PMU Event bus +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + output [24:0] PMUEVENT2; // PMU Event bus +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + output [24:0] PMUEVENT3; // PMU Event bus +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (ATCLK) +//----------------------------------------------------------------------------- +// ETM ATB interface and Misc signals + input ATCLKEN; // ATB Clock Enable + input [63:0] TSVALUEB; // ATB Timestamp in binary + + input ATREADYM0; // ATDATA can be accepted + input AFVALIDM0; // ATB Fifo Flush Request + output [31:0] ATDATAM0; // ATB Data + output ATVALIDM0; // ATB Data Valid + output [1:0] ATBYTESM0; // ATB Data Size + output AFREADYM0; // ATB Fifo Flush Finished + output [6:0] ATIDM0; // ATB Trace Source ID + input SYNCREQM0; // ATB External synchronization request + +// BEGIN INCLUDE FOR CPU1 + input ATREADYM1; // ATDATA can be accepted + input AFVALIDM1; // ATB Fifo Flush Request + output [31:0] ATDATAM1; // ATB Data + output ATVALIDM1; // ATB Data Valid + output [1:0] ATBYTESM1; // ATB Data Size + output AFREADYM1; // ATB Fifo Flush Finished + output [6:0] ATIDM1; // ATB Trace Source ID + input SYNCREQM1; // ATB External synchronization request +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ATREADYM2; // ATDATA can be accepted + input AFVALIDM2; // ATB Fifo Flush Request + output [31:0] ATDATAM2; // ATB Data + output ATVALIDM2; // ATB Data Valid + output [1:0] ATBYTESM2; // ATB Data Size + output AFREADYM2; // ATB Fifo Flush Finished + output [6:0] ATIDM2; // ATB Trace Source ID + input SYNCREQM2; // ATB External synchronization request +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ATREADYM3; // ATDATA can be accepted + input AFVALIDM3; // ATB Fifo Flush Request + output [31:0] ATDATAM3; // ATB Data + output ATVALIDM3; // ATB Data Valid + output [1:0] ATBYTESM3; // ATB Data Size + output AFREADYM3; // ATB Fifo Flush Finished + output [6:0] ATIDM3; // ATB Trace Source ID + input SYNCREQM3; // ATB External synchronization request +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (PCLK) +//----------------------------------------------------------------------------- +// Debug-APBv3 port (APB) + input PCLKDBG; // APB Clock + input PCLKENDBG; // APB Clock Enable + input nPRESETDBG; // APB Reset + input PSELDBG; // Debug bus access + input [21:2] PADDRDBG; // APB address + input PADDRDBG31; // APB address bit[31] + input PENABLEDBG; // APB transfer complete flag + input PWRITEDBG; // APB read/write indicator + input [31:0] PWDATADBG; // APB write data + output [31:0] PRDATADBG; // APB read data + output PREADYDBG; // APB slave ready, used to extend a transfer + output PSLVERRDBG; // APB slave transfer error + +// Misc interface + input [`MAIA_CN:0] EDBGRQ; // External debug request + +// PMU Snapshot interface + input [`MAIA_CN:0] PMUSNAPSHOTREQ; // PMU snapshot trigger request + output [`MAIA_CN:0] PMUSNAPSHOTACK; // PMU snapshot trigger acknowledge + +// Power-related interface + input [`MAIA_CN:0] DBGPWRDUP; // Processor power-up status + output [`MAIA_CN:0] DBGPWRUPREQ; // Processor power-up request + +// CTI interface + input [3:0] CTICHIN; // Channel In + input [3:0] CTICHOUTACK; // Channel Out acknowledge + output [3:0] CTICHOUT; // Channel Out + output [3:0] CTICHINACK; // Channel In acknowledge + input CISBYPASS; // Channel interface sync bypass + input [3:0] CIHSBYPASS; // Channel interface H/S bypass + output [`MAIA_CN:0] CTIIRQ; // CTI Interrupt + input [`MAIA_CN:0] CTIIRQACK; // CTI Interrupt acknowledge + +//----------------------------------------------------------------------------- +// Debug Authentication Interface (CLK & PCLK) +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] DBGEN; // Invasive debug enable + input [`MAIA_CN:0] NIDEN; // Non-invasive debug enable + input [`MAIA_CN:0] SPIDEN; // Secure Priviledge invasive debug enable + input [`MAIA_CN:0] SPNIDEN; // Secure Priviledge non-invasive debug enable + +//----------------------------------------------------------------------------- +// DFT Signals +//----------------------------------------------------------------------------- + input DFTSE; // Scan enable + input DFTRSTDISABLE; // Disable reset to cells during scan shift + input [`MAIA_CN:0] DFTCRCLKDISABLE; // Clock grid control for ck_gclkcr + input DFTL2CLKDISABLE; // Clock grid control for ck_gclkl2 + input DFTRAMHOLD; // Holds data in RAMs + input DFTCLKBYPASS; // L2 RAM strobe clock bypass + input DFTMCPHOLD; // Disable multi-cycle RAM paths + +//----------------------------------------------------------------------------- +// MBIST Interface +//----------------------------------------------------------------------------- + input nMBISTRESET; // MBIST reset + input MBISTREQ; // MBIST mode request + +//----------------------------------------------------------------------------- +// Signals from maia -> maia_cpu_io -> maia_cpu +//----------------------------------------------------------------------------- +// Outputs to maia_cpu + output ncpuporeset_cpu0_o; + output ncorereset_cpu0_o; + + output cfgend_cpu0_o; + output cfgte_cpu0_o; + output cp15sdisable_cpu0_o; + output vinithi_cpu0_o; + output [7:0] clusteridaff1_cpu0_o; + output [7:0] clusteridaff2_cpu0_o; + output [1:0] cpuid_cpu0_o; + output aa64naa32_cpu0_o; + output [43:2] rvbaraddr_cpu0_o; + output cryptodisable_cpu0_o; + output giccdisable_cpu0_o; + + output [43:12] dbgromaddr_cpu0_o; + output dbgromaddrv_cpu0_o; + output dbgl1rstdisable_cpu0_o; + + output dbgen_cpu0_o; + output niden_cpu0_o; + output spiden_cpu0_o; + output spniden_cpu0_o; + + output [63:0] tsvalueb_cpu0_o; + + output atclken_cpu0_o; + output afvalidm_cpu0_o; + output atreadym_cpu0_o; + output syncreqm_cpu0_o; + + output dftse_cpu0_o; + output dftrstdisable_cpu0_o; + output dftcrclkdisable_cpu0_o; + output dftramhold_cpu0_o; + output nmbistreset_cpu0_o; + +// BEGIN INCLUDE FOR CPU1 + output ncpuporeset_cpu1_o; + output ncorereset_cpu1_o; + + output cfgend_cpu1_o; + output cfgte_cpu1_o; + output cp15sdisable_cpu1_o; + output vinithi_cpu1_o; + output [7:0] clusteridaff1_cpu1_o; + output [7:0] clusteridaff2_cpu1_o; + output [1:0] cpuid_cpu1_o; + output aa64naa32_cpu1_o; + output [43:2] rvbaraddr_cpu1_o; + output cryptodisable_cpu1_o; + output giccdisable_cpu1_o; + + output [43:12] dbgromaddr_cpu1_o; + output dbgromaddrv_cpu1_o; + output dbgl1rstdisable_cpu1_o; + + output dbgen_cpu1_o; + output niden_cpu1_o; + output spiden_cpu1_o; + output spniden_cpu1_o; + + output [63:0] tsvalueb_cpu1_o; + + output atclken_cpu1_o; + output afvalidm_cpu1_o; + output atreadym_cpu1_o; + output syncreqm_cpu1_o; + + output dftse_cpu1_o; + output dftrstdisable_cpu1_o; + output dftcrclkdisable_cpu1_o; + output dftramhold_cpu1_o; + output nmbistreset_cpu1_o; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + output ncpuporeset_cpu2_o; + output ncorereset_cpu2_o; + + output cfgend_cpu2_o; + output cfgte_cpu2_o; + output cp15sdisable_cpu2_o; + output vinithi_cpu2_o; + output [7:0] clusteridaff1_cpu2_o; + output [7:0] clusteridaff2_cpu2_o; + output [1:0] cpuid_cpu2_o; + output aa64naa32_cpu2_o; + output [43:2] rvbaraddr_cpu2_o; + output cryptodisable_cpu2_o; + output giccdisable_cpu2_o; + + output [43:12] dbgromaddr_cpu2_o; + output dbgromaddrv_cpu2_o; + output dbgl1rstdisable_cpu2_o; + + output dbgen_cpu2_o; + output niden_cpu2_o; + output spiden_cpu2_o; + output spniden_cpu2_o; + + output [63:0] tsvalueb_cpu2_o; + + output atclken_cpu2_o; + output afvalidm_cpu2_o; + output atreadym_cpu2_o; + output syncreqm_cpu2_o; + + output dftse_cpu2_o; + output dftrstdisable_cpu2_o; + output dftcrclkdisable_cpu2_o; + output dftramhold_cpu2_o; + output nmbistreset_cpu2_o; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + output ncpuporeset_cpu3_o; + output ncorereset_cpu3_o; + + output cfgend_cpu3_o; + output cfgte_cpu3_o; + output cp15sdisable_cpu3_o; + output vinithi_cpu3_o; + output [7:0] clusteridaff1_cpu3_o; + output [7:0] clusteridaff2_cpu3_o; + output [1:0] cpuid_cpu3_o; + output aa64naa32_cpu3_o; + output [43:2] rvbaraddr_cpu3_o; + output cryptodisable_cpu3_o; + output giccdisable_cpu3_o; + + output [43:12] dbgromaddr_cpu3_o; + output dbgromaddrv_cpu3_o; + output dbgl1rstdisable_cpu3_o; + + output dbgen_cpu3_o; + output niden_cpu3_o; + output spiden_cpu3_o; + output spniden_cpu3_o; + + output [63:0] tsvalueb_cpu3_o; + + output atclken_cpu3_o; + output afvalidm_cpu3_o; + output atreadym_cpu3_o; + output syncreqm_cpu3_o; + + output dftse_cpu3_o; + output dftrstdisable_cpu3_o; + output dftcrclkdisable_cpu3_o; + output dftramhold_cpu3_o; + output nmbistreset_cpu3_o; +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Signals from maia_cpu -> maia_cpu_io -> maia +//----------------------------------------------------------------------------- +// Inputs from maia_cpu + input ds_cpu0_sev_req; + input ds_cpu0_sevl_req; + input ds_cpu0_cpuectlr_smp; + + input ncommirq_cpu0_i; + input commrx_cpu0_i; + input commtx_cpu0_i; + input dbgack_cpu0_i; + input dbgrstreq_cpu0_i; + input dbgnopwrdwn_cpu0_i; + + input npmuirq_cpu0_i; + input [24:0] pmuevent_cpu0_i; + input pm_export_cpu0_i; + + input etclken_cpu0_i; + input afreadym_cpu0_i; + input [1:0] atbytesm_cpu0_i; + input [31:0] atdatam_cpu0_i; + input [6:0] atidm_cpu0_i; + input atvalidm_cpu0_i; + +// BEGIN INCLUDE FOR CPU1 + input ds_cpu1_sev_req; + input ds_cpu1_sevl_req; + input ds_cpu1_cpuectlr_smp; + + input ncommirq_cpu1_i; + input commrx_cpu1_i; + input commtx_cpu1_i; + input dbgack_cpu1_i; + input dbgrstreq_cpu1_i; + input dbgnopwrdwn_cpu1_i; + + input npmuirq_cpu1_i; + input [24:0] pmuevent_cpu1_i; + input pm_export_cpu1_i; + + input etclken_cpu1_i; + input afreadym_cpu1_i; + input [1:0] atbytesm_cpu1_i; + input [31:0] atdatam_cpu1_i; + input [6:0] atidm_cpu1_i; + input atvalidm_cpu1_i; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ds_cpu2_sev_req; + input ds_cpu2_sevl_req; + input ds_cpu2_cpuectlr_smp; + + input ncommirq_cpu2_i; + input commrx_cpu2_i; + input commtx_cpu2_i; + input dbgack_cpu2_i; + input dbgrstreq_cpu2_i; + input dbgnopwrdwn_cpu2_i; + + input npmuirq_cpu2_i; + input [24:0] pmuevent_cpu2_i; + input pm_export_cpu2_i; + + input etclken_cpu2_i; + input afreadym_cpu2_i; + input [1:0] atbytesm_cpu2_i; + input [31:0] atdatam_cpu2_i; + input [6:0] atidm_cpu2_i; + input atvalidm_cpu2_i; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ds_cpu3_sev_req; + input ds_cpu3_sevl_req; + input ds_cpu3_cpuectlr_smp; + + input ncommirq_cpu3_i; + input commrx_cpu3_i; + input commtx_cpu3_i; + input dbgack_cpu3_i; + input dbgrstreq_cpu3_i; + input dbgnopwrdwn_cpu3_i; + + input npmuirq_cpu3_i; + input [24:0] pmuevent_cpu3_i; + input pm_export_cpu3_i; + + input etclken_cpu3_i; + input afreadym_cpu3_i; + input [1:0] atbytesm_cpu3_i; + input [31:0] atdatam_cpu3_i; + input [6:0] atidm_cpu3_i; + input atvalidm_cpu3_i; +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// L2 interface +//----------------------------------------------------------------------------- + output [12:0] l2_cpu0_mbist1_addr_b1; + output [3:0] l2_cpu0_mbist1_array_b1; + output [7:0] l2_cpu0_mbist1_be_b1; + output l2_cpu0_mbist1_en_b1; + output l2_cpu0_mbist1_rd_en_b1; + output l2_cpu0_mbist1_wr_en_b1; + output l2_cpu0_mbist1_all_b1; + +// BEGIN INCLUDE FOR CPU1 + output [12:0] l2_cpu1_mbist1_addr_b1; + output [3:0] l2_cpu1_mbist1_array_b1; + output [7:0] l2_cpu1_mbist1_be_b1; + output l2_cpu1_mbist1_en_b1; + output l2_cpu1_mbist1_rd_en_b1; + output l2_cpu1_mbist1_wr_en_b1; + output l2_cpu1_mbist1_all_b1; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + output [12:0] l2_cpu2_mbist1_addr_b1; + output [3:0] l2_cpu2_mbist1_array_b1; + output [7:0] l2_cpu2_mbist1_be_b1; + output l2_cpu2_mbist1_en_b1; + output l2_cpu2_mbist1_rd_en_b1; + output l2_cpu2_mbist1_wr_en_b1; + output l2_cpu2_mbist1_all_b1; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + output [12:0] l2_cpu3_mbist1_addr_b1; + output [3:0] l2_cpu3_mbist1_array_b1; + output [7:0] l2_cpu3_mbist1_be_b1; + output l2_cpu3_mbist1_en_b1; + output l2_cpu3_mbist1_rd_en_b1; + output l2_cpu3_mbist1_wr_en_b1; + output l2_cpu3_mbist1_all_b1; +// END INCLUDE FOR CPU3 + +// BEGIN L2-CPU interface + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + output l2_cpu0_cfg_ecc_en; + output l2_cpu0_arb_thrshld_timeout_en; + output l2_cpu0_disable_clean_evict_opt; + output l2_cpu0_dext_err_r2; // LS external error + output l2_cpu0_dext_err_type_r2; // LS external error type + output l2_cpu0_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu0_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu0_ddata_r2; // LS read data + output l2_cpu0_barrier_done; // LS barrier complete + output l2_cpu0_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu0_spec_bufid; // LS read speculative response buffer id + output l2_cpu0_rvalid; // LS read response valid + output [1:0] l2_cpu0_rstate; // LS read response state + output l2_cpu0_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu0_rbufid; // LS read response buffer id + output l2_cpu0_dvalid_r1; // LS read data valid + output l2_cpu0_dlast_r1; // LS read last indicator + output [2:0] l2_cpu0_dbufid_r1; // LS read data fill buffer id + output l2_cpu0_iext_err_r2; // IF external error + output l2_cpu0_iext_err_type_r2; // IF external error type + output l2_cpu0_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu0_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu0_idata_r2; // IF read data + output l2_cpu0_ivalid_r1; // IF read data valid + output [1:0] l2_cpu0_ibufid_r1; // IF read data fill buffer id + output l2_cpu0_ls_sync_req; // LS sync req + output [48:0] l2_cpu0_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu0_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu0_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu0_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu0_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu0_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu0_ccb_req_info_c3; // LS ccb req info + output l2_cpu0_if_ccb_clken_c3; // IF ccb clken + output l2_cpu0_if_ccb_req_c3; // IF ccb req + output l2_cpu0_if_sync_req; // IF sync req + output l2_cpu0_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu0_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu0_tlb_sync_req; // TLB sync req + output l2_cpu0_tlb_sync_complete; // TLB sync complete + output l2_cpu0_tbw_desc_vld; // TBW descriptor valid + output l2_cpu0_tbw_ext_err; // TBW descriptor external error + output l2_cpu0_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu0_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu0_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu0_spr_rd_data; // DS spr read data + output [1:0] l2_cpu0_l2_cache_size; // DS L2 cache size + output l2_cpu0_pf_throttle_q; // PF throttling + + output l2_cpu0_wr_ex_resp; // store exclusive response + output l2_cpu0_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu0_ic_base; // PERIPHBASE + output l2_cpu0_no_intctrl; // INTCTLR not present + + + output [33:0] l2_cpu0_pmu_events; // L2 PMU events + + input ds_cpu0_l2_spr_en; // cpu0 early spr req for clk enables + input ds_cpu0_l2_spr_rd; // cpu0 spr read op + input ds_cpu0_l2_spr_wr; // cpu0 spr write op + input [8:0] ds_cpu0_l2_spr_addr; // cpu0 spr address + input ds_cpu0_l2_spr_dw; // cpu0 spr access dw + input [63:0] ds_cpu0_l2_spr_wr_data; // cpu0 spr write data + + input l2_cpu0_wr_data_vld_x1_q; // cpu0 write data vld x1 stage + input l2_cpu0_wr_evict_x1_q; // cpu0 write evict x1 stage + input [143:0] l2_cpu0_wr_data; + input l2_cpu0_ls_rd_haz_vld_arb_q; + input l2_cpu0_ls_wr_haz_vld_arb_q; + input l2_cpu0_dt_pmu_evt_en; // PMU enabled. + + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + output l2_cpu1_cfg_ecc_en; + output l2_cpu1_arb_thrshld_timeout_en; + output l2_cpu1_disable_clean_evict_opt; + output l2_cpu1_dext_err_r2; // LS external error + output l2_cpu1_dext_err_type_r2; // LS external error type + output l2_cpu1_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu1_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu1_ddata_r2; // LS read data + output l2_cpu1_barrier_done; // LS barrier complete + output l2_cpu1_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu1_spec_bufid; // LS read speculative response buffer id + output l2_cpu1_rvalid; // LS read response valid + output [1:0] l2_cpu1_rstate; // LS read response state + output l2_cpu1_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu1_rbufid; // LS read response buffer id + output l2_cpu1_dvalid_r1; // LS read data valid + output l2_cpu1_dlast_r1; // LS read last indicator + output [2:0] l2_cpu1_dbufid_r1; // LS read data fill buffer id + output l2_cpu1_iext_err_r2; // IF external error + output l2_cpu1_iext_err_type_r2; // IF external error type + output l2_cpu1_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu1_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu1_idata_r2; // IF read data + output l2_cpu1_ivalid_r1; // IF read data valid + output [1:0] l2_cpu1_ibufid_r1; // IF read data fill buffer id + output l2_cpu1_ls_sync_req; // LS sync req + output [48:0] l2_cpu1_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu1_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu1_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu1_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu1_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu1_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu1_ccb_req_info_c3; // LS ccb req info + output l2_cpu1_if_ccb_clken_c3; // IF ccb clken + output l2_cpu1_if_ccb_req_c3; // IF ccb req + output l2_cpu1_if_sync_req; // IF sync req + output l2_cpu1_tlb_ccb_clken_c3; // IF ccb clken + output l2_cpu1_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu1_tlb_sync_req; // TLB sync req + output l2_cpu1_tlb_sync_complete; // TLB sync complete + output l2_cpu1_tbw_desc_vld; // TBW descriptor valid + output l2_cpu1_tbw_ext_err; // TBW descriptor external error + output l2_cpu1_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu1_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu1_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu1_spr_rd_data; // DS spr read data + output [1:0] l2_cpu1_l2_cache_size; // DS L2 cache size + output l2_cpu1_pf_throttle_q; // PF throttling + + output l2_cpu1_wr_ex_resp; // store exclusive response + output l2_cpu1_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu1_ic_base; // PERIPHBASE + output l2_cpu1_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu1_pmu_events; // L2 PMU events + + input ds_cpu1_l2_spr_en; // cpu1 early spr req for clk enables + input ds_cpu1_l2_spr_rd; // cpu1 spr read op + input ds_cpu1_l2_spr_wr; // cpu1 spr write op + input [8:0] ds_cpu1_l2_spr_addr; // cpu1 spr address + input ds_cpu1_l2_spr_dw; // cpu1 spr access dw + input [63:0] ds_cpu1_l2_spr_wr_data; // cpu1 spr write data + + input l2_cpu1_wr_data_vld_x1_q; // cpu1 write data vld x1 stage + input l2_cpu1_wr_evict_x1_q; // cpu1 write evict x1 stage + input [143:0] l2_cpu1_wr_data; + input l2_cpu1_ls_rd_haz_vld_arb_q; + input l2_cpu1_ls_wr_haz_vld_arb_q; + input l2_cpu1_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + output l2_cpu2_cfg_ecc_en; + output l2_cpu2_arb_thrshld_timeout_en; + output l2_cpu2_disable_clean_evict_opt; + output l2_cpu2_dext_err_r2; // LS external error + output l2_cpu2_dext_err_type_r2; // LS external error type + output l2_cpu2_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu2_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu2_ddata_r2; // LS read data + output l2_cpu2_barrier_done; // LS barrier complete + output l2_cpu2_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu2_spec_bufid; // LS read speculative response buffer id + output l2_cpu2_rvalid; // LS read response valid + output [1:0] l2_cpu2_rstate; // LS read response state + output l2_cpu2_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu2_rbufid; // LS read response buffer id + output l2_cpu2_dvalid_r1; // LS read data valid + output l2_cpu2_dlast_r1; // LS read last indicator + output [2:0] l2_cpu2_dbufid_r1; // LS read data fill buffer id + output l2_cpu2_iext_err_r2; // IF external error + output l2_cpu2_iext_err_type_r2; // IF external error type + output l2_cpu2_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu2_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu2_idata_r2; // IF read data + output l2_cpu2_ivalid_r1; // IF read data valid + output [1:0] l2_cpu2_ibufid_r1; // IF read data fill buffer id + output l2_cpu2_ls_sync_req; // LS sync req + output [48:0] l2_cpu2_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu2_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu2_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu2_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu2_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu2_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu2_ccb_req_info_c3; // LS ccb req info + output l2_cpu2_if_ccb_clken_c3; // IF ccb clken + output l2_cpu2_if_ccb_req_c3; // IF ccb req + output l2_cpu2_if_sync_req; // IF sync req + output l2_cpu2_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu2_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu2_tlb_sync_req; // TLB sync req + output l2_cpu2_tlb_sync_complete; // TLB sync complete + output l2_cpu2_tbw_desc_vld; // TBW descriptor valid + output l2_cpu2_tbw_ext_err; // TBW descriptor external error + output l2_cpu2_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu2_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu2_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu2_spr_rd_data; // DS spr read data + output [1:0] l2_cpu2_l2_cache_size; // DS L2 cache size + output l2_cpu2_pf_throttle_q; // PF throttling + + output l2_cpu2_wr_ex_resp; // store exclusive response + output l2_cpu2_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu2_ic_base; // PERIPHBASE + output l2_cpu2_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu2_pmu_events; // L2 PMU events + + input ds_cpu2_l2_spr_en; // cpu2 early spr req for clk enables + input ds_cpu2_l2_spr_rd; // cpu2 spr read op + input ds_cpu2_l2_spr_wr; // cpu2 spr write op + input [8:0] ds_cpu2_l2_spr_addr; // cpu2 spr address + input ds_cpu2_l2_spr_dw; // cpu2 spr access dw + input [63:0] ds_cpu2_l2_spr_wr_data; // cpu2 spr write data + + input l2_cpu2_wr_data_vld_x1_q; // cpu2 write data vld x1 stage + input l2_cpu2_wr_evict_x1_q; // cpu2 write evict x1 stage + input [143:0] l2_cpu2_wr_data; + input l2_cpu2_ls_rd_haz_vld_arb_q; + input l2_cpu2_ls_wr_haz_vld_arb_q; + input l2_cpu2_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + output l2_cpu3_cfg_ecc_en; + output l2_cpu3_arb_thrshld_timeout_en; + output l2_cpu3_disable_clean_evict_opt; + output l2_cpu3_dext_err_r2; // LS external error + output l2_cpu3_dext_err_type_r2; // LS external error type + output l2_cpu3_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu3_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu3_ddata_r2; // LS read data + output l2_cpu3_barrier_done; // LS barrier complete + output l2_cpu3_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu3_spec_bufid; // LS read speculative response buffer id + output l2_cpu3_rvalid; // LS read response valid + output [1:0] l2_cpu3_rstate; // LS read response state + output l2_cpu3_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu3_rbufid; // LS read response buffer id + output l2_cpu3_dvalid_r1; // LS read data valid + output l2_cpu3_dlast_r1; // LS read last indicator + output [2:0] l2_cpu3_dbufid_r1; // LS read data fill buffer id + output l2_cpu3_iext_err_r2; // IF external error + output l2_cpu3_iext_err_type_r2; // IF external error type + output l2_cpu3_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu3_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu3_idata_r2; // IF read data + output l2_cpu3_ivalid_r1; // IF read data valid + output [1:0] l2_cpu3_ibufid_r1; // IF read data fill buffer id + output l2_cpu3_ls_sync_req; // LS sync req + output [48:0] l2_cpu3_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu3_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu3_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu3_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu3_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu3_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu3_ccb_req_info_c3; // LS ccb req info + output l2_cpu3_if_ccb_clken_c3; // IF ccb clken + output l2_cpu3_if_ccb_req_c3; // IF ccb req + output l2_cpu3_if_sync_req; // IF sync req + output l2_cpu3_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu3_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu3_tlb_sync_req; // TLB sync req + output l2_cpu3_tlb_sync_complete; // TLB sync complete + output l2_cpu3_tbw_desc_vld; // TBW descriptor valid + output l2_cpu3_tbw_ext_err; // TBW descriptor external error + output l2_cpu3_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu3_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu3_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu3_spr_rd_data; // DS spr read data + output [1:0] l2_cpu3_l2_cache_size; // DS L2 cache size + output l2_cpu3_pf_throttle_q; // PF throttling + + output l2_cpu3_wr_ex_resp; // store exclusive response + output l2_cpu3_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu3_ic_base; // PERIPHBASE + output l2_cpu3_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu3_pmu_events; // L2 PMU events + + input ds_cpu3_l2_spr_en; // cpu3 early spr req for clk enables + input ds_cpu3_l2_spr_rd; // cpu3 spr read op + input ds_cpu3_l2_spr_wr; // cpu3 spr write op + input [8:0] ds_cpu3_l2_spr_addr; // cpu3 spr address + input ds_cpu3_l2_spr_dw; // cpu3 spr access dw + input [63:0] ds_cpu3_l2_spr_wr_data; // cpu3 spr write data + + input l2_cpu3_wr_data_vld_x1_q; // cpu3 write data vld x1 stage + input l2_cpu3_wr_evict_x1_q; // cpu3 write evict x1 stage + input [143:0] l2_cpu3_wr_data; + input l2_cpu3_ls_rd_haz_vld_arb_q; + input l2_cpu3_ls_wr_haz_vld_arb_q; + input l2_cpu3_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// tag_pipe / cpu slave +//----------------------------------------------------------------------------- + output l2_cpu0_flsh_ls_rd_l2_dly; // cpu0 ls local hazard flush + output l2_cpu0_flsh_ls_wr_l2_dly; // cpu0 ls local hazard flush + + output l2_cpu0_wr_data_stall; // cpu0 write data stall + + output l2_cpu1_flsh_ls_rd_l2_dly; // cpu1 ls local hazard flush + output l2_cpu1_flsh_ls_wr_l2_dly; // cpu1 ls local hazard flush + + output l2_cpu1_wr_data_stall; // cpu1 write data stall + + output l2_cpu2_flsh_ls_rd_l2_dly; // cpu2 ls local hazard flush + output l2_cpu2_flsh_ls_wr_l2_dly; // cpu2 ls local hazard flush + + output l2_cpu2_wr_data_stall; // cpu2 write data stall + + output l2_cpu3_flsh_ls_rd_l2_dly; // cpu3 ls local hazard flush + output l2_cpu3_flsh_ls_wr_l2_dly; // cpu3 ls local hazard flush + + output l2_cpu3_wr_data_stall; // cpu3 write data stall + + output [2:0] l2_cpu0_flsh_ls_rd_id_l2_dly; // cpu0 ls id local hazard flush + output [3:0] l2_cpu0_flsh_ls_wr_id_l2_dly; // cpu0 ls id local hazard flush + + output [2:0] l2_cpu1_flsh_ls_rd_id_l2_dly; // cpu1 ls id local hazard flush + output [3:0] l2_cpu1_flsh_ls_wr_id_l2_dly; // cpu1 ls id local hazard flush + + output [2:0] l2_cpu2_flsh_ls_rd_id_l2_dly; // cpu2 ls id local hazard flush + output [3:0] l2_cpu2_flsh_ls_wr_id_l2_dly; // cpu2 ls id local hazard flush + + output [2:0] l2_cpu3_flsh_ls_rd_id_l2_dly; // cpu3 ls id local hazard flush + output [3:0] l2_cpu3_flsh_ls_wr_id_l2_dly; // cpu3 ls id local hazard flush + + output l2_cpu0_flsh_ls_rd_l4_dly; // cpu0 ls global hazard flush + output l2_cpu0_flsh_if_rd_l4_dly; // cpu0 if global hazard flush + output l2_cpu0_flsh_tw_rd_l4_dly; // cpu0 tw global hazard flush + output l2_cpu0_flsh_ls_wr_l4_dly; // cpu0 ls global hazard flush + + output l2_cpu1_flsh_ls_rd_l4_dly; // cpu1 ls global hazard flush + output l2_cpu1_flsh_if_rd_l4_dly; // cpu1 if global hazard flush + output l2_cpu1_flsh_tw_rd_l4_dly; // cpu1 tw global hazard flush + output l2_cpu1_flsh_ls_wr_l4_dly; // cpu1 ls global hazard flush + + output l2_cpu2_flsh_ls_rd_l4_dly; // cpu2 ls global hazard flush + output l2_cpu2_flsh_if_rd_l4_dly; // cpu2 if global hazard flush + output l2_cpu2_flsh_tw_rd_l4_dly; // cpu2 tw global hazard flush + output l2_cpu2_flsh_ls_wr_l4_dly; // cpu2 ls global hazard flush + + output l2_cpu3_flsh_ls_rd_l4_dly; // cpu3 ls global hazard flush + output l2_cpu3_flsh_if_rd_l4_dly; // cpu3 if global hazard flush + output l2_cpu3_flsh_tw_rd_l4_dly; // cpu3 tw global hazard flush + output l2_cpu3_flsh_ls_wr_l4_dly; // cpu3 ls global hazard flush + + output [2:0] l2_cpu0_flsh_ls_rd_id_l4_dly; // cpu0 ls id global hazard flush + output [1:0] l2_cpu0_flsh_if_rd_id_l4_dly; // cpu0 if id global hazard flush + output [3:0] l2_cpu0_flsh_ls_wr_id_l4_dly; // cpu0 ls id global hazard flush + output l2_cpu0_flsh_ls_wr_evict_l4_dly; // cpu0 ls evict hazard + + output [2:0] l2_cpu1_flsh_ls_rd_id_l4_dly; // cpu1 ls id global hazard flush + output [1:0] l2_cpu1_flsh_if_rd_id_l4_dly; // cpu1 if id global hazard flush + output [3:0] l2_cpu1_flsh_ls_wr_id_l4_dly; // cpu1 ls id global hazard flush + output l2_cpu1_flsh_ls_wr_evict_l4_dly; // cpu1 ls evict hazard + + output [2:0] l2_cpu2_flsh_ls_rd_id_l4_dly; // cpu2 ls id global hazard flush + output [1:0] l2_cpu2_flsh_if_rd_id_l4_dly; // cpu2 if id global hazard flush + output [3:0] l2_cpu2_flsh_ls_wr_id_l4_dly; // cpu2 ls id global hazard flush + output l2_cpu2_flsh_ls_wr_evict_l4_dly; // cpu2 ls evict hazard + + output [2:0] l2_cpu3_flsh_ls_rd_id_l4_dly; // cpu3 ls id global hazard flush + output [1:0] l2_cpu3_flsh_if_rd_id_l4_dly; // cpu3 if id global hazard flush + output [3:0] l2_cpu3_flsh_ls_wr_id_l4_dly; // cpu3 ls id global hazard flush + output l2_cpu3_flsh_ls_wr_evict_l4_dly; // cpu3 ls evict hazard + + output l2_cpu0_lrq_haz_pending; // cpu0 lrq hazard pending + output l2_cpu1_lrq_haz_pending; // cpu1 lrq hazard pending + output l2_cpu2_lrq_haz_pending; // cpu2 lrq hazard pending + output l2_cpu3_lrq_haz_pending; // cpu3 lrq hazard pending + + output l2_cpu0_ifq_haz_pending; // cpu0 ifq hazard pending + output l2_cpu1_ifq_haz_pending; // cpu1 ifq hazard pending + output l2_cpu2_ifq_haz_pending; // cpu2 ifq hazard pending + output l2_cpu3_ifq_haz_pending; // cpu3 ifq hazard pending + + output l2_cpu0_trq_haz_pending; // cpu0 trq hazard pending + output l2_cpu1_trq_haz_pending; // cpu1 trq hazard pending + output l2_cpu2_trq_haz_pending; // cpu2 trq hazard pending + output l2_cpu3_trq_haz_pending; // cpu3 trq hazard pending + + output l2_cpu0_wrq_haz_pending; // cpu0 wrq hazard pending + output l2_cpu1_wrq_haz_pending; // cpu1 wrq hazard pending + output l2_cpu2_wrq_haz_pending; // cpu2 wrq hazard pending + output l2_cpu3_wrq_haz_pending; // cpu3 wrq hazard pending + + output l2_cpu0_idle_block_reqs_q; // cpu0 idle block requests + output l2_cpu1_idle_block_reqs_q; // cpu1 idle block requests + output l2_cpu2_idle_block_reqs_q; // cpu2 idle block requests + output l2_cpu3_idle_block_reqs_q; // cpu3 idle block requests + + output l2_cpu0_ls_peq_coll_l4_dly; // cpu0 peq collision detected + output l2_cpu1_ls_peq_coll_l4_dly; // cpu1 peq collision detected + output l2_cpu2_ls_peq_coll_l4_dly; // cpu2 peq collision detected + output l2_cpu3_ls_peq_coll_l4_dly; // cpu3 peq collision detected + +//----------------------------------------------------------------------------- +// tag_pipe +//----------------------------------------------------------------------------- + output [3:0] l2_tbnk0_cpu0_lrq_clr_l4_dly2_q; // tbnk0 clear cpu0 lrq entry + output [3:0] l2_tbnk0_cpu1_lrq_clr_l4_dly2_q; // tbnk0 clear cpu1 lrq entry + output [3:0] l2_tbnk0_cpu2_lrq_clr_l4_dly2_q; // tbnk0 clear cpu2 lrq entry + output [3:0] l2_tbnk0_cpu3_lrq_clr_l4_dly2_q; // tbnk0 clear cpu3 lrq entry + + output [3:0] l2_tbnk1_cpu0_lrq_clr_l4_dly2_q; // tbnk1 clear cpu0 lrq entry + output [3:0] l2_tbnk1_cpu1_lrq_clr_l4_dly2_q; // tbnk1 clear cpu1 lrq entry + output [3:0] l2_tbnk1_cpu2_lrq_clr_l4_dly2_q; // tbnk1 clear cpu2 lrq entry + output [3:0] l2_tbnk1_cpu3_lrq_clr_l4_dly2_q; // tbnk1 clear cpu3 lrq entry + + output [2:0] l2_tbnk0_cpu0_ifq_clr_l4_dly2_q; // tbnk0 clear cpu0 ifq entry + output [2:0] l2_tbnk0_cpu1_ifq_clr_l4_dly2_q; // tbnk0 clear cpu1 ifq entry + output [2:0] l2_tbnk0_cpu2_ifq_clr_l4_dly2_q; // tbnk0 clear cpu2 ifq entry + output [2:0] l2_tbnk0_cpu3_ifq_clr_l4_dly2_q; // tbnk0 clear cpu3 ifq entry + + output [2:0] l2_tbnk1_cpu0_ifq_clr_l4_dly2_q; // tbnk1 clear cpu0 ifq entry + output [2:0] l2_tbnk1_cpu1_ifq_clr_l4_dly2_q; // tbnk1 clear cpu1 ifq entry + output [2:0] l2_tbnk1_cpu2_ifq_clr_l4_dly2_q; // tbnk1 clear cpu2 ifq entry + output [2:0] l2_tbnk1_cpu3_ifq_clr_l4_dly2_q; // tbnk1 clear cpu3 ifq entry + + output l2_tbnk0_cpu0_trq_clr_l4_dly2_q; // tbnk0 clear cpu0 trq entry + output l2_tbnk0_cpu1_trq_clr_l4_dly2_q; // tbnk0 clear cpu1 trq entry + output l2_tbnk0_cpu2_trq_clr_l4_dly2_q; // tbnk0 clear cpu2 trq entry + output l2_tbnk0_cpu3_trq_clr_l4_dly2_q; // tbnk0 clear cpu3 trq entry + + output l2_tbnk1_cpu0_trq_clr_l4_dly2_q; // tbnk1 clear cpu0 trq entry + output l2_tbnk1_cpu1_trq_clr_l4_dly2_q; // tbnk1 clear cpu1 trq entry + output l2_tbnk1_cpu2_trq_clr_l4_dly2_q; // tbnk1 clear cpu2 trq entry + output l2_tbnk1_cpu3_trq_clr_l4_dly2_q; // tbnk1 clear cpu3 trq entry + + output [5:0] l2_tbnk0_cpu0_wrq_clr_l4_dly2_q; // tbnk0 clear cpu0 wrq entry + output [5:0] l2_tbnk0_cpu1_wrq_clr_l4_dly2_q; // tbnk0 clear cpu1 wrq entry + output [5:0] l2_tbnk0_cpu2_wrq_clr_l4_dly2_q; // tbnk0 clear cpu2 wrq entry + output [5:0] l2_tbnk0_cpu3_wrq_clr_l4_dly2_q; // tbnk0 clear cpu3 wrq entry + + output [5:0] l2_tbnk1_cpu0_wrq_clr_l4_dly2_q; // tbnk1 clear cpu0 wrq entry + output [5:0] l2_tbnk1_cpu1_wrq_clr_l4_dly2_q; // tbnk1 clear cpu1 wrq entry + output [5:0] l2_tbnk1_cpu2_wrq_clr_l4_dly2_q; // tbnk1 clear cpu2 wrq entry + output [5:0] l2_tbnk1_cpu3_wrq_clr_l4_dly2_q; // tbnk1 clear cpu3 wrq entry + + +//----------------------------------------------------------------------------- +// cpu_logic / cpu slave +//----------------------------------------------------------------------------- + output l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu0 ls rd flsh l4 active + output l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu0 wr rd flsh l4 active + + output l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu1 ls rd flsh l4 active + output l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu1 wr rd flsh l4 active + + output l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu2 ls rd flsh l4 active + output l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu2 wr rd flsh l4 active + + output l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu3 ls rd flsh l4 active + output l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu3 wr rd flsh l4 active + + +//----------------------------------------------------------------------------- +// feq / cpu slave +//----------------------------------------------------------------------------- + input [129:0] l2_cpu0_dsq_rd_data_q; // cpu0 wrq/dsq data + input [15:0] l2_cpu0_dsq_rd_byte_strb_q; // cpu0 wrq/dsq byte strobes + input [129:0] l2_cpu1_dsq_rd_data_q; // cpu1 wrq/dsq data + input [15:0] l2_cpu1_dsq_rd_byte_strb_q; // cpu1 wrq/dsq byte strobes + input [129:0] l2_cpu2_dsq_rd_data_q; // cpu2 wrq/dsq data + input [15:0] l2_cpu2_dsq_rd_byte_strb_q; // cpu2 wrq/dsq byte strobes + input [129:0] l2_cpu3_dsq_rd_data_q; // cpu3 wrq/dsq data + input [15:0] l2_cpu3_dsq_rd_byte_strb_q; // cpu3 wrq/dsq byte strobes + + output l2_cpu0_dsq_clr_vld_q; // cpu0 dsq clear wrq vld entry + output [3:0] l2_cpu0_dsq_clr_id_q; // cpu0 dsq clear wrq buffer id + output l2_cpu0_dsq_rd_en; // cpu0 dsq/wrq data enable + output l2_cpu0_dsq_rd_en_x2; // cpu0 dsq/wrq data enable x2 + output [3:0] l2_cpu0_dsq_rd_buf_id; // cpu0 dsq/wrq data select + output l2_cpu1_dsq_clr_vld_q; // cpu1 dsq clear wrq vld entry + output [3:0] l2_cpu1_dsq_clr_id_q; // cpu1 dsq clear wrq buffer id + output l2_cpu1_dsq_rd_en; // cpu1 dsq/wrq data enable + output l2_cpu1_dsq_rd_en_x2; // cpu1 dsq/wrq data enable x2 + output [3:0] l2_cpu1_dsq_rd_buf_id; // cpu1 dsq/wrq data select + output l2_cpu2_dsq_clr_vld_q; // cpu2 dsq clear wrq vld entry + output [3:0] l2_cpu2_dsq_clr_id_q; // cpu2 dsq clear wrq buffer id + output l2_cpu2_dsq_rd_en; // cpu2 dsq/wrq data enable + output l2_cpu2_dsq_rd_en_x2; // cpu2 dsq/wrq data enable x2 + output [3:0] l2_cpu2_dsq_rd_buf_id; // cpu2 dsq/wrq data select + output l2_cpu3_dsq_clr_vld_q; // cpu3 dsq clear wrq vld entry + output l2_cpu3_dsq_rd_en; // cpu3 dsq/wrq data enable + output l2_cpu3_dsq_rd_en_x2; // cpu3 dsq/wrq data enable x2 + output [3:0] l2_cpu3_dsq_clr_id_q; // cpu3 dsq clear wrq buffer id + output [3:0] l2_cpu3_dsq_rd_buf_id; // cpu3 dsq/wrq data select + +//----------------------------------------------------------------------------- +// arbitration +//----------------------------------------------------------------------------- + output l2_cpu0_rd_vld_skid; // cpu0 read skid buffer valid + output l2_cpu1_rd_vld_skid; // cpu1 read skid buffer valid + output l2_cpu2_rd_vld_skid; // cpu2 read skid buffer valid + output l2_cpu3_rd_vld_skid; // cpu3 read skid buffer valid + + output l2_cpu0_pf_rd_vld_skid_popped; // cpu0 pf read skid buffer popped + output l2_cpu1_pf_rd_vld_skid_popped; // cpu1 pf read skid buffer popped + output l2_cpu2_pf_rd_vld_skid_popped; // cpu2 pf read skid buffer popped + output l2_cpu3_pf_rd_vld_skid_popped; // cpu3 pf read skid buffer popped + + output l2_cpu0_rd_arb; // + output l2_cpu1_rd_arb; // + output l2_cpu2_rd_arb; // + output l2_cpu3_rd_arb; // + + output l2_cpu0_wr_vld_skid; // cpu0 write skid buffer valid + output l2_cpu1_wr_vld_skid; // cpu1 write skid buffer valid + output l2_cpu2_wr_vld_skid; // cpu2 write skid buffer valid + output l2_cpu3_wr_vld_skid; // cpu3 write skid buffer valid + + output l2_cpu0_wr_arb; // + output l2_cpu1_wr_arb; // + output l2_cpu2_wr_arb; // + output l2_cpu3_wr_arb; // + + output l2_cpu0_ic_vld_skid; // cpu0 peripheral (ic) skid buffer valid + output l2_cpu1_ic_vld_skid; // cpu1 peripheral (ic) skid buffer valid + output l2_cpu2_ic_vld_skid; // cpu2 peripheral (ic) skid buffer valid + output l2_cpu3_ic_vld_skid; // cpu3 peripheral (ic) skid buffer valid + + output l2_cpu0_ic_barrier_stall_q; // cpu0 (ic) barrier stall + output l2_cpu1_ic_barrier_stall_q; // cpu1 (ic) barrier stall + output l2_cpu2_ic_barrier_stall_q; // cpu2 (ic) barrier stall + output l2_cpu3_ic_barrier_stall_q; // cpu3 (ic) barrier stall + + output l2_cpu0_blk_non_evict_wr; // cpu0 block non-evict writes from arbitrating + output l2_cpu1_blk_non_evict_wr; // cpu1 block non-evict writes from arbitrating + output l2_cpu2_blk_non_evict_wr; // cpu2 block non-evict writes from arbitrating + output l2_cpu3_blk_non_evict_wr; // cpu3 block non-evict writes from arbitrating + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + input l2_cpu0_idle_wakeup_q; // cpu0 idle wakeup + input l2_cpu0_rd_arb_fast; // cpu0 read arbitration fast request + input [4:0] l2_cpu0_rd_id_arb_set; // cpu0 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu0_rd_lrq_id_arb_set; // cpu0 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu0_rd_type_arb_set; // cpu0 read arbitration type + input [2:0] l2_cpu0_rd_cache_attr_arb_set; // cpu0 read arbitration cache attributes + input [7:0] l2_cpu0_rd_page_attr_arb_set; // cpu0 read arbitration page attributes + input [2:0] l2_cpu0_rd_elem_size_arb_set; // cpu0 read arbitration element size + input l2_cpu0_rd_way_arb_set; // cpu0 read arbitration way + input l2_cpu0_rd_replayed_arb_set; // cpu0 read arbitration replayed + input l2_cpu0_rd_excl_arb_set; // cpu0 read arbitration exclusive + input l2_cpu0_rd_priv_arb_set; // cpu0 read arbitration priv + input [1:0] l2_cpu0_rd_shared_arb_set; // cpu0 read arbitration shared + input l2_cpu0_rd_va48_arb_set; // cpu0 read arbitration va48 + input l2_cpu0_rd_aarch64_arb_set; // cpu0 read arbitration aarch64 + input [15:8] l2_cpu0_rd_asid_arb_set; // cpu0 read arbitration asid + input l2_cpu0_rd_prfm_arb_set; // cpu0 read arbitration prfm + input [44:0] l2_cpu0_rd_addr_arb_set; // cpu0 read arbitration address + input l2_cpu0_rd_bypass_arb_set; // cpu0 read arbitration bypass + input l2_cpu0_rd_bypass_req_can_e5; // cpu0 read arbitration bypass cancelled request + input l2_cpu0_early_rd_reqe4_e5_q; // cpu0 read arbitration bypass cancelled request + input l2_cpu0_rd_bypass_way_e5; // cpu0 read arbitration bypass way + input [2:0] l2_cpu0_rd_bypass_bufid_e5; // cpu0 read arbitration bypass bufid + input [2:0] l2_cpu0_rd_bypass_lrq_id_e5; // cpu0 read arbitration bypass bufid + + input l2_cpu0_wr_arb_fast; // cpu0 write arbitration fast request + input [3:0] l2_cpu0_wr_id_arb_set; // cpu0 write arbitration id for 1st qw + input [3:0] l2_cpu0_wr_partial_dw_arb_set; // cpu0 write partial qw byte strobe indicator + input [2:0] l2_cpu0_wr_cache_attr_arb_set; // cpu0 write arbitration cache attributes + input [7:0] l2_cpu0_wr_page_attr_arb_set; // cpu0 write arbitration page attributes + input [2:0] l2_cpu0_wr_elem_size_arb_set; // cpu0 write arbitration element size + input [2:0] l2_cpu0_wr_type_arb_set; // cpu0 write arbitration type + input [11:0] l2_cpu0_wr_cl_id_arb_set; // cpu0 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu0_wr_priv_arb_set; // cpu0 write arbitration priv + input [1:0] l2_cpu0_wr_shared_arb_set; // cpu0 write arbitration shared + input l2_cpu0_wr_last_arb_set; // cpu0 write arbitration last + input l2_cpu0_wr_clean_evict_arb_set; // cpu0 write arbitration clean eviction + input l2_cpu0_wr_err_arb_set; // cpu0 write arbitration error + input l2_cpu0_wr_way_arb_set; // cpu0 write arbitration way + input l2_cpu0_wr_dirty_arb_set; // cpu0 write arbitration dirty + input l2_cpu0_wr_1st_replayed_arb_set; // cpu0 write arbitration 1st replay indicator + input [44:0] l2_cpu0_wr_addr_arb_set; // cpu0 write arbitration address + input l2_cpu0_ic_arb_fast; // cpu0 peripheral (ic) arbitration fast request + input [2:0] l2_cpu0_ic_id_arb_set; // cpu0 peripheral (ic) fill buffer id + input l2_cpu0_ic_write_arb_set; // cpu0 peripheral (ic) write indicator + input l2_cpu0_ic_excl_arb_set; // cpu0 peripheral (ic) exclusive indicator + input [2:0] l2_cpu0_ic_elem_size_arb_set; // cpu0 peripheral (ic) element size + input l2_cpu0_ic_ns_arb_set; // cpu0 peripheral (ic) non-secure + input [15:0] l2_cpu0_ic_addr_arb_set; // cpu0 peripheral (ic) address + input [31:0] l2_cpu0_ic_data_arb_set; // cpu0 peripheral (ic) write data + + input l2_cpu0_wrq_almost_full; // cpu0 wrq almost full indicator + + input l2_cpu0_ls_wr_req_w2a; // cpu0 ls write request + input l2_cpu0_ls_wr_last_w2a; // cpu0 ls last indicator + input l2_cpu0_ls_wr_dirty_w2a; // cpu0 ls dirty indicator + input l2_cpu0_ls_wr_err_w2a; // cpu0 ls error indicator + input [2:0] l2_cpu0_ls_wr_type_w2a; // cpu0 ls write type + input [4:0] l2_cpu0_ls_wr_ccb_id_w2a; // cpu0 ls ccb id + input [127:0] l2_cpu0_ls_wr_data_w2a; // cpu0 ls write data + + input l2_cpu0_ls_ccb_resp; // cpu0 ls ccb resp + input [4:0] l2_cpu0_ls_ccb_resp_id; // cpu0 ls ccb id + input l2_cpu0_ls_ccb_data_wr; // cpu0 ls ccb data xfer + + input l2_cpu0_if_ccb_resp; // cpu0 if ccb resp + input [4:0] l2_cpu0_if_ccb_resp_id; // cpu0 if ccb id + + input l2_cpu0_tw_ccb_resp; // cpu0 tw ccb resp + input [4:0] l2_cpu0_tw_ccb_resp_id; // cpu0 tw ccb id + + input l2_cpu0_if_sync_done_q; // cpu0 sync response + input l2_cpu0_tlb_sync_done_q; // cpu0 tlb sync response + + input [5:0] l2_cpu0_lrq_haz_clr_id_dcd_q; // cpu0 lrq clear hazard id + input [15:0] l2_cpu0_wrq_haz_clr_id_dcd_q; // cpu0 wrq clear hazard id + input [3:0] l2_cpu0_ls_rd_haz_id_arb_q; // cpu0 ls rd wrq hazard id + input [2:0] l2_cpu0_ls_wr_haz_id_arb_q; // cpu0 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + input l2_cpu1_idle_wakeup_q; // cpu1 idle wakeup + input l2_cpu1_rd_arb_fast; // cpu1 read arbitration fast request + input [4:0] l2_cpu1_rd_id_arb_set; // cpu1 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu1_rd_lrq_id_arb_set; // cpu1 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu1_rd_type_arb_set; // cpu1 read arbitration type + input [2:0] l2_cpu1_rd_cache_attr_arb_set; // cpu1 read arbitration cache attributes + input [7:0] l2_cpu1_rd_page_attr_arb_set; // cpu1 read arbitration page attributes + input [2:0] l2_cpu1_rd_elem_size_arb_set; // cpu1 read arbitration element size + input l2_cpu1_rd_way_arb_set; // cpu1 read arbitration way + input l2_cpu1_rd_replayed_arb_set; // cpu1 read arbitration replayed + input l2_cpu1_rd_excl_arb_set; // cpu1 read arbitration exclusive + input l2_cpu1_rd_priv_arb_set; // cpu1 read arbitration priv + input [1:0] l2_cpu1_rd_shared_arb_set; // cpu1 read arbitration shared + input l2_cpu1_rd_va48_arb_set; // cpu1 read arbitration va48 + input l2_cpu1_rd_aarch64_arb_set; // cpu1 read arbitration aarch64 + input [15:8] l2_cpu1_rd_asid_arb_set; // cpu1 read arbitration asid + input l2_cpu1_rd_prfm_arb_set; // cpu1 read arbitration prfm + input [44:0] l2_cpu1_rd_addr_arb_set; // cpu1 read arbitration address + input l2_cpu1_rd_bypass_arb_set; // cpu1 read arbitration bypass + input l2_cpu1_rd_bypass_req_can_e5; // cpu1 read arbitration bypass cancelled request + input l2_cpu1_early_rd_reqe4_e5_q; // cpu1 read arbitration bypass cancelled request + input l2_cpu1_rd_bypass_way_e5; // cpu1 read arbitration bypass way + input [2:0] l2_cpu1_rd_bypass_bufid_e5; // cpu1 read arbitration bypass bufid + input [2:0] l2_cpu1_rd_bypass_lrq_id_e5; // cpu1 read arbitration bypass bufid + + input l2_cpu1_wr_arb_fast; // cpu1 write arbitration fast request + input [3:0] l2_cpu1_wr_id_arb_set; // cpu1 write arbitration id for 1st qw + input [3:0] l2_cpu1_wr_partial_dw_arb_set; // cpu1 write partial qw byte strobe indicator + input [2:0] l2_cpu1_wr_cache_attr_arb_set; // cpu1 write arbitration cache attributes + input [7:0] l2_cpu1_wr_page_attr_arb_set; // cpu1 write arbitration page attributes + input [2:0] l2_cpu1_wr_elem_size_arb_set; // cpu1 write arbitration element size + input [2:0] l2_cpu1_wr_type_arb_set; // cpu1 write arbitration type + input [11:0] l2_cpu1_wr_cl_id_arb_set; // cpu1 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu1_wr_priv_arb_set; // cpu1 write arbitration priv + input [1:0] l2_cpu1_wr_shared_arb_set; // cpu1 write arbitration shared + input l2_cpu1_wr_last_arb_set; // cpu1 write arbitration last + input l2_cpu1_wr_clean_evict_arb_set; // cpu1 write arbitration clean eviction + input l2_cpu1_wr_err_arb_set; // cpu1 write arbitration error + input l2_cpu1_wr_way_arb_set; // cpu1 write arbitration way + input l2_cpu1_wr_dirty_arb_set; // cpu1 write arbitration dirty + input l2_cpu1_wr_1st_replayed_arb_set; // cpu1 write arbitration 1st replay indicator + input [44:0] l2_cpu1_wr_addr_arb_set; // cpu1 write arbitration address + input l2_cpu1_ic_arb_fast; // cpu1 peripheral (ic) arbitration fast request + input [2:0] l2_cpu1_ic_id_arb_set; // cpu1 peripheral (ic) fill buffer id + input l2_cpu1_ic_write_arb_set; // cpu1 peripheral (ic) write indicator + input l2_cpu1_ic_excl_arb_set; // cpu1 peripheral (ic) exclusive indicator + input [2:0] l2_cpu1_ic_elem_size_arb_set; // cpu1 peripheral (ic) element size + input l2_cpu1_ic_ns_arb_set; // cpu1 peripheral (ic) non-secure + input [15:0] l2_cpu1_ic_addr_arb_set; // cpu1 peripheral (ic) address + input [31:0] l2_cpu1_ic_data_arb_set; // cpu1 peripheral (ic) write data + + input l2_cpu1_wrq_almost_full; // cpu1 wrq almost full indicator + + input l2_cpu1_ls_wr_req_w2a; // cpu1 ls write request + input l2_cpu1_ls_wr_last_w2a; // cpu1 ls last indicator + input l2_cpu1_ls_wr_dirty_w2a; // cpu1 ls dirty indicator + input l2_cpu1_ls_wr_err_w2a; // cpu1 ls error indicator + input [2:0] l2_cpu1_ls_wr_type_w2a; // cpu1 ls write type + input [4:0] l2_cpu1_ls_wr_ccb_id_w2a; // cpu1 ls ccb id + input [127:0] l2_cpu1_ls_wr_data_w2a; // cpu1 ls write data + + input l2_cpu1_ls_ccb_resp; // cpu1 ls ccb resp + input [4:0] l2_cpu1_ls_ccb_resp_id; // cpu1 ls ccb id + input l2_cpu1_ls_ccb_data_wr; // cpu1 ls ccb data xfer + + input l2_cpu1_if_ccb_resp; // cpu1 if ccb resp + input [4:0] l2_cpu1_if_ccb_resp_id; // cpu1 if ccb id + + input l2_cpu1_tw_ccb_resp; // cpu1 tw ccb resp + input [4:0] l2_cpu1_tw_ccb_resp_id; // cpu1 tw ccb id + + input l2_cpu1_if_sync_done_q; // cpu1 sync response + input l2_cpu1_tlb_sync_done_q; // cpu1 tlb sync response + + input [5:0] l2_cpu1_lrq_haz_clr_id_dcd_q; // cpu1 lrq clear hazard id + input [15:0] l2_cpu1_wrq_haz_clr_id_dcd_q; // cpu1 wrq clear hazard id + input [3:0] l2_cpu1_ls_rd_haz_id_arb_q; // cpu1 ls rd wrq hazard id + input [2:0] l2_cpu1_ls_wr_haz_id_arb_q; // cpu1 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + input l2_cpu2_idle_wakeup_q; // cpu2 idle wakeup + input l2_cpu2_rd_arb_fast; // cpu2 read arbitration fast request + input [4:0] l2_cpu2_rd_id_arb_set; // cpu2 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu2_rd_lrq_id_arb_set; // cpu2 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu2_rd_type_arb_set; // cpu2 read arbitration type + input [2:0] l2_cpu2_rd_cache_attr_arb_set; // cpu2 read arbitration cache attributes + input [7:0] l2_cpu2_rd_page_attr_arb_set; // cpu2 read arbitration page attributes + input [2:0] l2_cpu2_rd_elem_size_arb_set; // cpu2 read arbitration element size + input l2_cpu2_rd_way_arb_set; // cpu2 read arbitration way + input l2_cpu2_rd_replayed_arb_set; // cpu2 read arbitration replayed + input l2_cpu2_rd_excl_arb_set; // cpu2 read arbitration exclusive + input l2_cpu2_rd_priv_arb_set; // cpu2 read arbitration priv + input [1:0] l2_cpu2_rd_shared_arb_set; // cpu2 read arbitration shared + input l2_cpu2_rd_va48_arb_set; // cpu0 read arbitration va48 + input l2_cpu2_rd_aarch64_arb_set; // cpu2 read arbitration aarch64 + input [15:8] l2_cpu2_rd_asid_arb_set; // cpu2 read arbitration asid + input l2_cpu2_rd_prfm_arb_set; // cpu2 read arbitration prfm + input [44:0] l2_cpu2_rd_addr_arb_set; // cpu2 read arbitration address + input l2_cpu2_rd_bypass_arb_set; // cpu2 read arbitration bypass + input l2_cpu2_rd_bypass_req_can_e5; // cpu2 read arbitration bypass cancelled request + input l2_cpu2_early_rd_reqe4_e5_q; // cpu2 read arbitration bypass cancelled request + input l2_cpu2_rd_bypass_way_e5; // cpu2 read arbitration bypass way + input [2:0] l2_cpu2_rd_bypass_bufid_e5; // cpu2 read arbitration bypass bufid + input [2:0] l2_cpu2_rd_bypass_lrq_id_e5; // cpu2 read arbitration bypass bufid + + input l2_cpu2_wr_arb_fast; // cpu2 write arbitration fast request + input [3:0] l2_cpu2_wr_id_arb_set; // cpu2 write arbitration id for 1st qw + input [3:0] l2_cpu2_wr_partial_dw_arb_set; // cpu2 write partial qw byte strobe indicator + input [2:0] l2_cpu2_wr_cache_attr_arb_set; // cpu2 write arbitration cache attributes + input [7:0] l2_cpu2_wr_page_attr_arb_set; // cpu2 write arbitration page attributes + input [2:0] l2_cpu2_wr_elem_size_arb_set; // cpu2 write arbitration element size + input [2:0] l2_cpu2_wr_type_arb_set; // cpu2 write arbitration type + input [11:0] l2_cpu2_wr_cl_id_arb_set; // cpu2 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu2_wr_priv_arb_set; // cpu2 write arbitration priv + input [1:0] l2_cpu2_wr_shared_arb_set; // cpu2 write arbitration shared + input l2_cpu2_wr_last_arb_set; // cpu2 write arbitration last + input l2_cpu2_wr_clean_evict_arb_set; // cpu2 write arbitration clean eviction + input l2_cpu2_wr_err_arb_set; // cpu2 write arbitration error + input l2_cpu2_wr_way_arb_set; // cpu2 write arbitration way + input l2_cpu2_wr_dirty_arb_set; // cpu2 write arbitration dirty + input l2_cpu2_wr_1st_replayed_arb_set; // cpu2 write arbitration 1st replay indicator + input [44:0] l2_cpu2_wr_addr_arb_set; // cpu2 write arbitration address + input l2_cpu2_ic_arb_fast; // cpu2 peripheral (ic) arbitration fast request + input [2:0] l2_cpu2_ic_id_arb_set; // cpu2 peripheral (ic) fill buffer id + input l2_cpu2_ic_write_arb_set; // cpu2 peripheral (ic) write indicator + input l2_cpu2_ic_excl_arb_set; // cpu2 peripheral (ic) exclusive indicator + input [2:0] l2_cpu2_ic_elem_size_arb_set; // cpu2 peripheral (ic) element size + input l2_cpu2_ic_ns_arb_set; // cpu2 peripheral (ic) non-secure + input [15:0] l2_cpu2_ic_addr_arb_set; // cpu2 peripheral (ic) address + input [31:0] l2_cpu2_ic_data_arb_set; // cpu2 peripheral (ic) write data + + input l2_cpu2_wrq_almost_full; // cpu2 wrq almost full indicator + + input l2_cpu2_ls_wr_req_w2a; // cpu2 ls write request + input l2_cpu2_ls_wr_last_w2a; // cpu2 ls last indicator + input l2_cpu2_ls_wr_dirty_w2a; // cpu2 ls dirty indicator + input l2_cpu2_ls_wr_err_w2a; // cpu2 ls error indicator + input [2:0] l2_cpu2_ls_wr_type_w2a; // cpu2 ls write type + input [4:0] l2_cpu2_ls_wr_ccb_id_w2a; // cpu2 ls ccb id + input [127:0] l2_cpu2_ls_wr_data_w2a; // cpu2 ls write data + + input l2_cpu2_ls_ccb_resp; // cpu2 ls ccb resp + input [4:0] l2_cpu2_ls_ccb_resp_id; // cpu2 ls ccb id + input l2_cpu2_ls_ccb_data_wr; // cpu2 ls ccb data xfer + + input l2_cpu2_if_ccb_resp; // cpu2 if ccb resp + input [4:0] l2_cpu2_if_ccb_resp_id; // cpu2 if ccb id + + input l2_cpu2_tw_ccb_resp; // cpu2 tw ccb resp + input [4:0] l2_cpu2_tw_ccb_resp_id; // cpu2 tw ccb id + + input l2_cpu2_if_sync_done_q; // cpu2 sync response + input l2_cpu2_tlb_sync_done_q; // cpu2 tlb sync response + + input [5:0] l2_cpu2_lrq_haz_clr_id_dcd_q; // cpu2 lrq clear hazard id + input [15:0] l2_cpu2_wrq_haz_clr_id_dcd_q; // cpu2 wrq clear hazard id + input [3:0] l2_cpu2_ls_rd_haz_id_arb_q; // cpu2 ls rd wrq hazard id + input [2:0] l2_cpu2_ls_wr_haz_id_arb_q; // cpu2 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + input l2_cpu3_idle_wakeup_q; // cpu3 idle wakeup + input l2_cpu3_rd_arb_fast; // cpu3 read arbitration fast request + input [4:0] l2_cpu3_rd_id_arb_set; // cpu3 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu3_rd_lrq_id_arb_set; // cpu3 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu3_rd_type_arb_set; // cpu3 read arbitration type + input [2:0] l2_cpu3_rd_cache_attr_arb_set; // cpu3 read arbitration cache attributes + input [7:0] l2_cpu3_rd_page_attr_arb_set; // cpu3 read arbitration page attributes + input [2:0] l2_cpu3_rd_elem_size_arb_set; // cpu3 read arbitration element size + input l2_cpu3_rd_way_arb_set; // cpu3 read arbitration way + input l2_cpu3_rd_replayed_arb_set; // cpu3 read arbitration replayed + input l2_cpu3_rd_excl_arb_set; // cpu3 read arbitration exclusive + input l2_cpu3_rd_priv_arb_set; // cpu3 read arbitration priv + input [1:0] l2_cpu3_rd_shared_arb_set; // cpu3 read arbitration shared + input l2_cpu3_rd_va48_arb_set; // cpu3 read arbitration va48 + input l2_cpu3_rd_aarch64_arb_set; // cpu3 read arbitration aarch64 + input [15:8] l2_cpu3_rd_asid_arb_set; // cpu3 read arbitration asid + input l2_cpu3_rd_prfm_arb_set; // cpu3 read arbitration prfm + input [44:0] l2_cpu3_rd_addr_arb_set; // cpu3 read arbitration address + input l2_cpu3_rd_bypass_arb_set; // cpu3 read arbitration bypass + input l2_cpu3_rd_bypass_req_can_e5; // cpu3 read arbitration bypass cancelled request + input l2_cpu3_early_rd_reqe4_e5_q; // cpu3 read arbitration bypass cancelled request + input l2_cpu3_rd_bypass_way_e5; // cpu3 read arbitration bypass way + input [2:0] l2_cpu3_rd_bypass_bufid_e5; // cpu3 read arbitration bypass bufid + input [2:0] l2_cpu3_rd_bypass_lrq_id_e5; // cpu3 read arbitration bypass bufid + + input l2_cpu3_wr_arb_fast; // cpu3 write arbitration fast request + input [3:0] l2_cpu3_wr_id_arb_set; // cpu3 write arbitration id for 1st qw + input [3:0] l2_cpu3_wr_partial_dw_arb_set; // cpu3 write partial qw byte strobe indicator + input [2:0] l2_cpu3_wr_cache_attr_arb_set; // cpu3 write arbitration cache attributes + input [7:0] l2_cpu3_wr_page_attr_arb_set; // cpu3 write arbitration page attributes + input [2:0] l2_cpu3_wr_elem_size_arb_set; // cpu3 write arbitration element size + input [2:0] l2_cpu3_wr_type_arb_set; // cpu3 write arbitration type + input [11:0] l2_cpu3_wr_cl_id_arb_set; // cpu3 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu3_wr_priv_arb_set; // cpu3 write arbitration priv + input [1:0] l2_cpu3_wr_shared_arb_set; // cpu3 write arbitration shared + input l2_cpu3_wr_last_arb_set; // cpu3 write arbitration last + input l2_cpu3_wr_clean_evict_arb_set; // cpu3 write arbitration clean eviction + input l2_cpu3_wr_err_arb_set; // cpu3 write arbitration error + input l2_cpu3_wr_way_arb_set; // cpu3 write arbitration way + input l2_cpu3_wr_dirty_arb_set; // cpu3 write arbitration dirty + input l2_cpu3_wr_1st_replayed_arb_set; // cpu3 write arbitration 1st replay indicator + input [44:0] l2_cpu3_wr_addr_arb_set; // cpu3 write arbitration address + input l2_cpu3_ic_arb_fast; // cpu3 peripheral (ic) arbitration fast request + input [2:0] l2_cpu3_ic_id_arb_set; // cpu3 peripheral (ic) fill buffer id + input l2_cpu3_ic_write_arb_set; // cpu3 peripheral (ic) write indicator + input l2_cpu3_ic_excl_arb_set; // cpu3 peripheral (ic) exclusive indicator + input [2:0] l2_cpu3_ic_elem_size_arb_set; // cpu3 peripheral (ic) element size + input l2_cpu3_ic_ns_arb_set; // cpu3 peripheral (ic) non-secure + input [15:0] l2_cpu3_ic_addr_arb_set; // cpu3 peripheral (ic) address + input [31:0] l2_cpu3_ic_data_arb_set; // cpu3 peripheral (ic) write data + + input l2_cpu3_wrq_almost_full; // cpu3 wrq almost full indicator + + input l2_cpu3_ls_wr_req_w2a; // cpu3 ls write request + input l2_cpu3_ls_wr_last_w2a; // cpu3 ls last indicator + input l2_cpu3_ls_wr_dirty_w2a; // cpu3 ls dirty indicator + input l2_cpu3_ls_wr_err_w2a; // cpu3 ls error indicator + input [2:0] l2_cpu3_ls_wr_type_w2a; // cpu3 ls write type + input [4:0] l2_cpu3_ls_wr_ccb_id_w2a; // cpu3 ls ccb id + input [127:0] l2_cpu3_ls_wr_data_w2a; // cpu3 ls write data + + input l2_cpu3_ls_ccb_resp; // cpu3 ls ccb resp + input [4:0] l2_cpu3_ls_ccb_resp_id; // cpu3 ls ccb id + input l2_cpu3_ls_ccb_data_wr; // cpu3 ls ccb data xfer + + input l2_cpu3_if_ccb_resp; // cpu3 if ccb resp + input [4:0] l2_cpu3_if_ccb_resp_id; // cpu3 if ccb id + + input l2_cpu3_tw_ccb_resp; // cpu3 tw ccb resp + input [4:0] l2_cpu3_tw_ccb_resp_id; // cpu3 tw ccb id + + input l2_cpu3_if_sync_done_q; // cpu3 sync response + input l2_cpu3_tlb_sync_done_q; // cpu3 tlb sync response + + input [5:0] l2_cpu3_lrq_haz_clr_id_dcd_q; // cpu3 lrq clear hazard id + input [15:0] l2_cpu3_wrq_haz_clr_id_dcd_q; // cpu3 wrq clear hazard id + input [3:0] l2_cpu3_ls_rd_haz_id_arb_q; // cpu3 ls rd wrq hazard id + input [2:0] l2_cpu3_ls_wr_haz_id_arb_q; // cpu3 ls wr lrq hazard id + +// END L2-CPU interface + +//------------------------------------------------------------------- +// TM interface +//------------------------------------------------------------------- +// BEGIN TIMER-CPU interface + output [3:0] tm_cpu0_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu0_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu1_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu1_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu2_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu2_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu3_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu3_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> +// END TIMER-CPU interface + +//----------------------------------------------------------------------------- +// IC interface +//----------------------------------------------------------------------------- + input ls_cpu0_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu0_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu0_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu0_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu0_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu0_raw_eae_secure; // LS S LPAE to IC + + input ds_cpu0_ic_sample_spr; + input [4:0] ds_cpu0_ic_cpsr_mode; + input ds_cpu0_ic_aa64naa32; + input ds_cpu0_ic_hcr_change; + input ds_cpu0_ic_scr_change; +// BEGIN INCLUDE FOR CPU1 + input ds_cpu1_ic_sample_spr; + input [4:0] ds_cpu1_ic_cpsr_mode; + input ds_cpu1_ic_aa64naa32; + input ds_cpu1_ic_hcr_change; + input ds_cpu1_ic_scr_change; + input ls_cpu1_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu1_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu1_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu1_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu1_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu1_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input ds_cpu2_ic_sample_spr; + input [4:0] ds_cpu2_ic_cpsr_mode; + input ds_cpu2_ic_aa64naa32; + input ds_cpu2_ic_hcr_change; + input ds_cpu2_ic_scr_change; + input ls_cpu2_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu2_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu2_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu2_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu2_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu2_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input ds_cpu3_ic_sample_spr; + input [4:0] ds_cpu3_ic_cpsr_mode; + input ds_cpu3_ic_aa64naa32; + input ds_cpu3_ic_hcr_change; + input ds_cpu3_ic_scr_change; + input ls_cpu3_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu3_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu3_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu3_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu3_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu3_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU3 + + output [`MAIA_CN:0] ic_nfiq; // IC physical FIQ + output [`MAIA_CN:0] ic_nirq; // IC physical IRQ + output [`MAIA_CN:0] ic_nsei; // IC physical SEI + output [`MAIA_CN:0] ic_nvfiq; // IC virtual FIQ + output [`MAIA_CN:0] ic_nvirq; // IC virtual IRQ + output [`MAIA_CN:0] ic_nvsei; // IC virtual SEI + output [`MAIA_CN:0] ic_p_valid; // IC is present + + output [`MAIA_CN:0] ic_sample_spr; // IC sample signal for TC, TALL*, EL* signals + output [`MAIA_CN:0] ic_hcr_change_complete; + output [`MAIA_CN:0] ic_scr_change_complete; + output [`MAIA_CN:0] ic_el_change_complete; + output [`MAIA_CN:0] ic_ich_el2_tc; // IC trap common + output [`MAIA_CN:0] ic_ich_el2_tall0; // IC trap all grp0 + output [`MAIA_CN:0] ic_ich_el2_tall1; // IC trap all grp1 + output [`MAIA_CN:0] ic_sra_el3_en; // IC System Registers enabled in EL3 + output [`MAIA_CN:0] ic_sra_el1s_en; // IC System Registers enabled in EL1S + output [`MAIA_CN:0] ic_sra_el2_en; // IC System Registers enabled in EL2 + output [`MAIA_CN:0] ic_sra_el1ns_en; // IC System Registers enabled in EL1NS + output [`MAIA_CN:0] ic_sre_el1ns_hyp_trap; // IC HYP_TRAP EL1NS accesses + output [`MAIA_CN:0] ic_sre_el1ns_mon_trap; // IC MON_TRAP EL1NS accesses + output [`MAIA_CN:0] ic_sre_el1s_mon_trap; // IC MON_TRAP EL1S accesses + output [`MAIA_CN:0] ic_sre_el2_mon_trap; // IC MON_TRAP EL2 accesses + output [`MAIA_CN:0] ic_block_eoi_sgi_wr; // IC Block all EOI and SGI write accesses + +//----------------------------------------------------------------------------- +// DT interface +//----------------------------------------------------------------------------- +// BEGIN DT-CPU interface +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + output dt_cpu0_dbif_req_pclk; // Debug Interface Req + output dt_cpu0_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu0_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu0_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu0_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu0_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu0_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu0_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu0_edbgrq_pclk; // External Debug Request + output dt_cpu0_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu0_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu0_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu0_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu0_et_oslock_gclk; // ETM OS Lock + input dt_cpu0_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu0_halt_ack_gclk; // Core Halted + input dt_cpu0_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu0_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu0_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu0_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu0_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu0_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu0_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu0_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu0_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu0_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu0_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu0_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu0_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu0_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu0_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu0_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + output dt_cpu1_dbif_req_pclk; // Debug Interface Req + output dt_cpu1_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu1_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu1_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu1_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu1_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu1_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu1_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu1_edbgrq_pclk; // External Debug Request + output dt_cpu1_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu1_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu1_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu1_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu1_et_oslock_gclk; // ETM OS Lock + input dt_cpu1_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu1_halt_ack_gclk; // Core Halted + input dt_cpu1_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu1_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu1_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu1_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu1_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu1_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu1_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu1_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu1_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu1_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu1_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu1_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu1_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu1_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu1_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu1_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + output dt_cpu2_dbif_req_pclk; // Debug Interface Req + output dt_cpu2_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu2_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu2_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu2_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu2_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu2_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu2_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu2_edbgrq_pclk; // External Debug Request + output dt_cpu2_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu2_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu2_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu2_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu2_et_oslock_gclk; // ETM OS Lock + input dt_cpu2_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu2_halt_ack_gclk; // Core Halted + input dt_cpu2_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu2_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu2_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu2_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu2_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu2_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu2_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu2_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu2_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu2_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu2_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu2_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu2_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu2_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu2_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu2_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + output dt_cpu3_dbif_req_pclk; // Debug Interface Req + output dt_cpu3_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu3_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu3_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu3_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu3_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu3_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu3_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu3_edbgrq_pclk; // External Debug Request + output dt_cpu3_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu3_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu3_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu3_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu3_et_oslock_gclk; // ETM OS Lock + input dt_cpu3_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu3_halt_ack_gclk; // Core Halted + input dt_cpu3_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu3_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu3_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu3_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu3_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu3_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu3_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu3_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu3_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu3_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu3_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu3_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu3_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu3_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu3_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu3_noclkstop_pclk; // force CPU clock on from DT-PCLK +// END DT-CPU interface + +//----------------------------------------------------------------------------- +// CK interface +//----------------------------------------------------------------------------- +// BEGIN CK-CPU interface + input ds_cpu0_reset_req; // Warm Reset request + input ds_cpu0_wfi_req; // WFI request + input ds_cpu0_wfe_req; // WFI request + input ds_cpu0_flush; // flush for exception rtn + input [5:0] ds_cpu0_flush_type; // flush type + input ds_cpu0_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu0_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu0_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu0_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu0_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu0_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu0_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu0_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu0_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu0_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu0_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu0_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu0_hcr_va; // virtual abort + input ds_cpu0_hcr_vi; // virtual IRQ + input ds_cpu0_hcr_vf; // virtual FIQ + input [2:0] ds_cpu0_cpuectlr_ret; // CPU Retention control + output ck_cpu0_event_reg; // WFE event reg + output ck_cpu0_wfi_ack; // WFI acknowledge to DS + output ck_cpu0_wfe_ack; // WFE acknowledge to DS + output ck_cpu0_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu1_reset_req; // Warm Reset request + input ds_cpu1_wfi_req; // WFI request + input ds_cpu1_wfe_req; // WFI request + input ds_cpu1_flush; // flush for exception rtn + input [5:0] ds_cpu1_flush_type; // flush type + input ds_cpu1_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu1_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu1_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu1_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu1_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu1_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu1_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu1_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu1_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu1_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu1_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu1_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu1_hcr_va; // virtual abort + input ds_cpu1_hcr_vi; // virtual IRQ + input ds_cpu1_hcr_vf; // virtual FIQ + input [2:0] ds_cpu1_cpuectlr_ret; // CPU Retention control + output ck_cpu1_event_reg; // WFE event reg + output ck_cpu1_wfi_ack; // WFI acknowledge to DS + output ck_cpu1_wfe_ack; // WFE acknowledge to DS + output ck_cpu1_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu2_reset_req; // Warm Reset request + input ds_cpu2_wfi_req; // WFI request + input ds_cpu2_wfe_req; // WFI request + input ds_cpu2_flush; // flush for exception rtn + input [5:0] ds_cpu2_flush_type; // flush type + input ds_cpu2_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu2_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu2_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu2_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu2_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu2_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu2_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu2_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu2_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu2_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu2_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu2_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu2_hcr_va; // virtual abort + input ds_cpu2_hcr_vi; // virtual IRQ + input ds_cpu2_hcr_vf; // virtual FIQ + input [2:0] ds_cpu2_cpuectlr_ret; // CPU Retention control + output ck_cpu2_event_reg; // WFE event reg + output ck_cpu2_wfi_ack; // WFI acknowledge to DS + output ck_cpu2_wfe_ack; // WFE acknowledge to DS + output ck_cpu2_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu3_reset_req; // Warm Reset request + input ds_cpu3_wfi_req; // WFI request + input ds_cpu3_wfe_req; // WFI request + input ds_cpu3_flush; // flush for exception rtn + input [5:0] ds_cpu3_flush_type; // flush type + input ds_cpu3_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu3_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu3_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu3_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu3_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu3_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu3_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu3_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu3_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu3_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu3_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu3_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu3_hcr_va; // virtual abort + input ds_cpu3_hcr_vi; // virtual IRQ + input ds_cpu3_hcr_vf; // virtual FIQ + input [2:0] ds_cpu3_cpuectlr_ret; // CPU Retention control + output ck_cpu3_event_reg; // WFE event reg + output ck_cpu3_wfi_ack; // WFI acknowledge to DS + output ck_cpu3_wfe_ack; // WFE acknowledge to DS + output ck_cpu3_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ls_cpu0_clrexmon; // LS global exclusive monitor + input ls_cpu1_clrexmon; // LS global exclusive monitor + input ls_cpu2_clrexmon; // LS global exclusive monitor + input ls_cpu3_clrexmon; // LS global exclusive monitor + +// END CK-CPU interface + + output [`MAIA_CN:0] ck_gclkt; + + + + // wires + wire STANDBYWFIL2; + wire ck_areset_l2; + wire ck_cpu0_areset_l2cpu; + wire ck_cpu0_areset_l2dt; + wire ck_cpu0_commrx; + wire ck_cpu0_commtx; + wire ck_cpu0_crcx_clk_en_n_ic; + wire ck_cpu0_dbgnopwrdwn; + wire ck_cpu0_dbgrstreq; + wire ck_cpu0_dt_standbywfx; + wire ck_cpu0_dt_wfx_ack; + wire ck_cpu0_l2_standbywfi; + wire ck_cpu0_l2_standbywfx; + wire ck_cpu0_ncommirq; + wire ck_cpu0_npmuirq; + wire ck_cpu0_poreset_status; + wire ck_cpu0_reset1_n_l2cpu; + wire ck_cpu0_reset1_n_l2dt; + wire ck_cpu1_areset_l2cpu; + wire ck_cpu1_areset_l2dt; + wire ck_cpu1_commrx; + wire ck_cpu1_commtx; + wire ck_cpu1_crcx_clk_en_n_ic; + wire ck_cpu1_dbgnopwrdwn; + wire ck_cpu1_dbgrstreq; + wire ck_cpu1_dt_standbywfx; + wire ck_cpu1_dt_wfx_ack; + wire ck_cpu1_l2_standbywfi; + wire ck_cpu1_l2_standbywfx; + wire ck_cpu1_ncommirq; + wire ck_cpu1_npmuirq; + wire ck_cpu1_poreset_status; + wire ck_cpu1_reset1_n_l2cpu; + wire ck_cpu1_reset1_n_l2dt; + wire ck_cpu2_areset_l2cpu; + wire ck_cpu2_areset_l2dt; + wire ck_cpu2_commrx; + wire ck_cpu2_commtx; + wire ck_cpu2_crcx_clk_en_n_ic; + wire ck_cpu2_dbgnopwrdwn; + wire ck_cpu2_dbgrstreq; + wire ck_cpu2_dt_standbywfx; + wire ck_cpu2_dt_wfx_ack; + wire ck_cpu2_l2_standbywfi; + wire ck_cpu2_l2_standbywfx; + wire ck_cpu2_ncommirq; + wire ck_cpu2_npmuirq; + wire ck_cpu2_poreset_status; + wire ck_cpu2_reset1_n_l2cpu; + wire ck_cpu2_reset1_n_l2dt; + wire ck_cpu3_areset_l2cpu; + wire ck_cpu3_areset_l2dt; + wire ck_cpu3_commrx; + wire ck_cpu3_commtx; + wire ck_cpu3_crcx_clk_en_n_ic; + wire ck_cpu3_dbgnopwrdwn; + wire ck_cpu3_dbgrstreq; + wire ck_cpu3_dt_standbywfx; + wire ck_cpu3_dt_wfx_ack; + wire ck_cpu3_l2_standbywfi; + wire ck_cpu3_l2_standbywfx; + wire ck_cpu3_ncommirq; + wire ck_cpu3_npmuirq; + wire ck_cpu3_poreset_status; + wire ck_cpu3_reset1_n_l2cpu; + wire ck_cpu3_reset1_n_l2dt; + wire ck_dt_cpu0_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu0_cti_trigin_1to0_gclk; + wire ck_dt_cpu0_et_oslock_gclk; + wire ck_dt_cpu0_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu0_os_double_lock_gclk; + wire ck_dt_cpu0_pmusnapshot_ack_gclk; + wire ck_dt_cpu0_wfx_dbg_req_gclk; + wire ck_dt_cpu1_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu1_cti_trigin_1to0_gclk; + wire ck_dt_cpu1_et_oslock_gclk; + wire ck_dt_cpu1_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu1_os_double_lock_gclk; + wire ck_dt_cpu1_pmusnapshot_ack_gclk; + wire ck_dt_cpu1_wfx_dbg_req_gclk; + wire ck_dt_cpu2_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu2_cti_trigin_1to0_gclk; + wire ck_dt_cpu2_et_oslock_gclk; + wire ck_dt_cpu2_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu2_os_double_lock_gclk; + wire ck_dt_cpu2_pmusnapshot_ack_gclk; + wire ck_dt_cpu2_wfx_dbg_req_gclk; + wire ck_dt_cpu3_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu3_cti_trigin_1to0_gclk; + wire ck_dt_cpu3_et_oslock_gclk; + wire ck_dt_cpu3_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu3_os_double_lock_gclk; + wire ck_dt_cpu3_pmusnapshot_ack_gclk; + wire ck_dt_cpu3_wfx_dbg_req_gclk; + wire ck_gclkb0; + wire ck_gclkb1; + wire ck_gclkfr; + wire ck_gclkl2; + wire ck_gclktl2; + wire ck_l2_ace_inactive; + wire ck_l2_acp_inactive; + wire ck_l2_logic_clk_en; + wire ck_l2_sky_link_deactivate; + wire ck_l2_tbnk0_clk_en; + wire ck_l2_tbnk1_clk_en; + wire ck_reset1_n_l2; + wire clrexmon_c1; + wire ds_cpu0_ic_aa64naa32_i; + wire [4:0] ds_cpu0_ic_cpsr_mode_i; + wire ds_cpu0_ic_hcr_change_i; + wire ds_cpu0_ic_sample_spr_i; + wire ds_cpu0_ic_scr_change_i; + wire ds_cpu1_ic_aa64naa32_i; + wire [4:0] ds_cpu1_ic_cpsr_mode_i; + wire ds_cpu1_ic_hcr_change_i; + wire ds_cpu1_ic_sample_spr_i; + wire ds_cpu1_ic_scr_change_i; + wire ds_cpu2_ic_aa64naa32_i; + wire [4:0] ds_cpu2_ic_cpsr_mode_i; + wire ds_cpu2_ic_hcr_change_i; + wire ds_cpu2_ic_sample_spr_i; + wire ds_cpu2_ic_scr_change_i; + wire ds_cpu3_ic_aa64naa32_i; + wire [4:0] ds_cpu3_ic_cpsr_mode_i; + wire ds_cpu3_ic_hcr_change_i; + wire ds_cpu3_ic_sample_spr_i; + wire ds_cpu3_ic_scr_change_i; + wire dt_cpu0_apb_active_pclk; + wire dt_cpu0_poreset_status_ack_pclk; + wire dt_cpu0_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu0_wfx_wakeup_pclk; + wire dt_cpu1_apb_active_pclk; + wire dt_cpu1_poreset_status_ack_pclk; + wire dt_cpu1_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu1_wfx_wakeup_pclk; + wire dt_cpu2_apb_active_pclk; + wire dt_cpu2_poreset_status_ack_pclk; + wire dt_cpu2_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu2_wfx_wakeup_pclk; + wire dt_cpu3_apb_active_pclk; + wire dt_cpu3_poreset_status_ack_pclk; + wire dt_cpu3_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu3_wfx_wakeup_pclk; + wire eventi_sev; + wire [`MAIA_CN:0] ic_block_eoi_sgi_wr_o; + wire ic_cpu0_l2_dsb_block; + wire [63:0] ic_cpu0_spr_rd_data; + wire ic_cpu1_l2_dsb_block; + wire [63:0] ic_cpu1_spr_rd_data; + wire ic_cpu2_l2_dsb_block; + wire [63:0] ic_cpu2_spr_rd_data; + wire ic_cpu3_l2_dsb_block; + wire [63:0] ic_cpu3_spr_rd_data; + wire [`MAIA_CN:0] ic_el_change_complete_o; + wire [`MAIA_CN:0] ic_hcr_change_complete_o; + wire [`MAIA_CN:0] ic_ich_el2_tall0_o; + wire [`MAIA_CN:0] ic_ich_el2_tall1_o; + wire [`MAIA_CN:0] ic_ich_el2_tc_o; + wire [`MAIA_CN:0] ic_nfiq_o; + wire [`MAIA_CN:0] ic_nirq_o; + wire [`MAIA_CN:0] ic_nsei_o; + wire [`MAIA_CN:0] ic_nvfiq_o; + wire [`MAIA_CN:0] ic_nvirq_o; + wire [`MAIA_CN:0] ic_nvsei_o; + wire [31:0] ic_p_rdata; + wire ic_p_rdata_valid; + wire ic_p_ready; + wire [`MAIA_CN:0] ic_sample_spr_o; + wire [`MAIA_CN:0] ic_scr_change_complete_o; + wire [`MAIA_CN:0] ic_sra_el1ns_en_o; + wire [`MAIA_CN:0] ic_sra_el1s_en_o; + wire [`MAIA_CN:0] ic_sra_el2_en_o; + wire [`MAIA_CN:0] ic_sra_el3_en_o; + wire [`MAIA_CN:0] ic_sre_el1ns_hyp_trap_o; + wire [`MAIA_CN:0] ic_sre_el1ns_mon_trap_o; + wire [`MAIA_CN:0] ic_sre_el1s_mon_trap_o; + wire [`MAIA_CN:0] ic_sre_el2_mon_trap_o; + wire l2_acp_flsh_rd_cnt_active_glb_l2_dly; + wire l2_acp_flsh_wr_cnt_active_glb_l2_dly; + wire l2_acp_rd_haz_vld_l2_dly_q; + wire l2_acp_wr_haz_vld_l2_dly_q; + wire l2_actlr_disable_b2b_setway_hzd_opt_x2_ns; + wire l2_actlr_disable_setway_opt; + wire l2_actlr_ncpu_rcg_enable; + wire l2_actlr_plru_dynamic; + wire l2_actlr_plru_en; + wire [1:0] l2_actlr_plru_mode; + wire l2_actlr_writeunique_disable; + wire l2_cfg_broadcastinner; + wire l2_cfg_broadcastouter; + wire l2_cpu0_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu0_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu0_snp_active; + wire l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_wr_decerr_q; + wire l2_cpu0_wr_slverr_q; + wire l2_cpu1_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu1_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu1_snp_active; + wire l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_wr_decerr_q; + wire l2_cpu1_wr_slverr_q; + wire l2_cpu2_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu2_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu2_snp_active; + wire l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_wr_decerr_q; + wire l2_cpu2_wr_slverr_q; + wire l2_cpu3_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu3_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu3_snp_active; + wire l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_wr_decerr_q; + wire l2_cpu3_wr_slverr_q; + wire l2_ctlr_x1_wr_q; + wire [9:0] l2_ctlr_x2_ns; + wire l2_idle; + wire [`MAIA_CN:0] l2_mbist1_en_b1; + wire [16:0] l2_mbist2_tbnk0_addr_b1; + wire l2_mbist2_tbnk0_all_b1; + wire [2:0] l2_mbist2_tbnk0_array_b1; + wire [17:0] l2_mbist2_tbnk0_be_b1; + wire l2_mbist2_tbnk0_en_b1; + wire [143:0] l2_mbist2_tbnk0_indata_b1; + wire [143:0] l2_mbist2_tbnk0_outdata_b3; + wire l2_mbist2_tbnk0_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp0_outdata_b2; + wire l2_mbist2_tbnk0_snp0_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp0_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp1_outdata_b2; + wire l2_mbist2_tbnk0_snp1_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp1_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp2_outdata_b2; + wire l2_mbist2_tbnk0_snp2_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp2_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp3_outdata_b2; + wire l2_mbist2_tbnk0_snp3_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp3_sel_b1; + wire l2_mbist2_tbnk0_wr_en_b1; + wire [16:0] l2_mbist2_tbnk1_addr_b1; + wire l2_mbist2_tbnk1_all_b1; + wire [2:0] l2_mbist2_tbnk1_array_b1; + wire [17:0] l2_mbist2_tbnk1_be_b1; + wire l2_mbist2_tbnk1_en_b1; + wire [143:0] l2_mbist2_tbnk1_indata_b1; + wire [143:0] l2_mbist2_tbnk1_outdata_b3; + wire l2_mbist2_tbnk1_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp0_outdata_b2; + wire l2_mbist2_tbnk1_snp0_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp0_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp1_outdata_b2; + wire l2_mbist2_tbnk1_snp1_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp1_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp2_outdata_b2; + wire l2_mbist2_tbnk1_snp2_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp2_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp3_outdata_b2; + wire l2_mbist2_tbnk1_snp3_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp3_sel_b1; + wire l2_mbist2_tbnk1_wr_en_b1; + wire l2_no_ram_acc_nxt_cycle; + wire [13:0] l2_p_addr; + wire [1:0] l2_p_cpu; + wire l2_p_nsecure; + wire [2:0] l2_p_sel; + wire [31:0] l2_p_wdata; + wire l2_p_write; + wire l2_reset3; + wire l2_rstdisable_x1_q; + wire l2_tbnk0_addr44_l3_q; + wire [44:0] l2_tbnk0_addr_l1; + wire [5:2] l2_tbnk0_addr_l6; + wire l2_tbnk0_all_tag_incl_active_l3; + wire l2_tbnk0_asq_cmp_evict_l3_q; + wire l2_tbnk0_asq_full_flsh; + wire l2_tbnk0_asq_nc_so_dev_limit; + wire [2:0] l2_tbnk0_cache_attr_l1; + wire l2_tbnk0_cfg_ecc_en; + wire l2_tbnk0_cmo_setway_l2_inv_incl_l4; + wire l2_tbnk0_cpu0_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu0_hit_l4; + wire l2_tbnk0_cpu0_l2_inv_l4_dly2; + wire l2_tbnk0_cpu0_l2hit_e_l4; + wire l2_tbnk0_cpu0_l2hit_s_l4; + wire l2_tbnk0_cpu0_peq_full_q; + wire l2_tbnk0_cpu0_peq_hit_q; + wire l2_tbnk0_cpu0_peq_self_evict_l3_q; + wire l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu0_rd_access_l4_dly; + wire l2_tbnk0_cpu0_self_evict_l4_dly_q; + wire l2_tbnk0_cpu0_single_ecc_err_l7_q; + wire l2_tbnk0_cpu0_snp_hit_e_l3; + wire l2_tbnk0_cpu0_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu0_snp_setway_addr_l3; + wire l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu0_vld_nxt_l5; + wire l2_tbnk0_cpu0_wr_access_l4_dly; + wire l2_tbnk0_cpu1_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu1_hit_l4; + wire l2_tbnk0_cpu1_l2_inv_l4_dly2; + wire l2_tbnk0_cpu1_l2hit_e_l4; + wire l2_tbnk0_cpu1_l2hit_s_l4; + wire l2_tbnk0_cpu1_peq_full_q; + wire l2_tbnk0_cpu1_peq_hit_q; + wire l2_tbnk0_cpu1_peq_self_evict_l3_q; + wire l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu1_rd_access_l4_dly; + wire l2_tbnk0_cpu1_self_evict_l4_dly_q; + wire l2_tbnk0_cpu1_single_ecc_err_l7_q; + wire l2_tbnk0_cpu1_snp_hit_e_l3; + wire l2_tbnk0_cpu1_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu1_snp_setway_addr_l3; + wire l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu1_vld_nxt_l5; + wire l2_tbnk0_cpu1_wr_access_l4_dly; + wire l2_tbnk0_cpu2_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu2_hit_l4; + wire l2_tbnk0_cpu2_l2_inv_l4_dly2; + wire l2_tbnk0_cpu2_l2hit_e_l4; + wire l2_tbnk0_cpu2_l2hit_s_l4; + wire l2_tbnk0_cpu2_peq_full_q; + wire l2_tbnk0_cpu2_peq_hit_q; + wire l2_tbnk0_cpu2_peq_self_evict_l3_q; + wire l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu2_rd_access_l4_dly; + wire l2_tbnk0_cpu2_self_evict_l4_dly_q; + wire l2_tbnk0_cpu2_single_ecc_err_l7_q; + wire l2_tbnk0_cpu2_snp_hit_e_l3; + wire l2_tbnk0_cpu2_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu2_snp_setway_addr_l3; + wire l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu2_vld_nxt_l5; + wire l2_tbnk0_cpu2_wr_access_l4_dly; + wire l2_tbnk0_cpu3_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu3_hit_l4; + wire l2_tbnk0_cpu3_l2_inv_l4_dly2; + wire l2_tbnk0_cpu3_l2hit_e_l4; + wire l2_tbnk0_cpu3_l2hit_s_l4; + wire l2_tbnk0_cpu3_peq_full_q; + wire l2_tbnk0_cpu3_peq_hit_q; + wire l2_tbnk0_cpu3_peq_self_evict_l3_q; + wire l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu3_rd_access_l4_dly; + wire l2_tbnk0_cpu3_self_evict_l4_dly_q; + wire l2_tbnk0_cpu3_single_ecc_err_l7_q; + wire l2_tbnk0_cpu3_snp_hit_e_l3; + wire l2_tbnk0_cpu3_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu3_snp_setway_addr_l3; + wire l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu3_vld_nxt_l5; + wire l2_tbnk0_cpu3_wr_access_l4_dly; + wire [3:0] l2_tbnk0_cpu_rvalid_init_nxt_l5; + wire [3:0] l2_tbnk0_cpu_rvalid_nxt_l5; + wire [3:0] l2_tbnk0_cpu_snp_hit_e_l4_q; + wire l2_tbnk0_crit_qw_nxt_l5; + wire [143:0] l2_tbnk0_data_corrected_l7_q; + wire [127:0] l2_tbnk0_data_l6; + wire l2_tbnk0_dbg_ram_acc_l5a; + wire [2:0] l2_tbnk0_dbg_ram_acc_unit_nxt; + wire [7:0] l2_tbnk0_dbg_ram_id_nxt_l5; + wire l2_tbnk0_dirty_l1; + wire l2_tbnk0_dirty_l3_q; + wire l2_tbnk0_dis_ns_dbg_arr_acc_x2; + wire l2_tbnk0_double_ecc_err_l7_q; + wire l2_tbnk0_early_rvalid_l4_q; + wire l2_tbnk0_ecc_fixup_blk_arb; + wire l2_tbnk0_ecc_fixup_inprog_dly_q; + wire l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q; + wire [31:0] l2_tbnk0_ecc_syndrome_reg_q; + wire l2_tbnk0_evict_special_hazard_l3_q; + wire l2_tbnk0_evict_special_hazard_rwvic_l3_q; + wire l2_tbnk0_excl_l1; + wire l2_tbnk0_excl_l4_q; + wire [44:6] l2_tbnk0_feq_addr_upd; + wire l2_tbnk0_feq_alloc_failed_l4; + wire l2_tbnk0_feq_axi_wr_vld_not_popped; + wire l2_tbnk0_feq_clr_l4; + wire [15:0] l2_tbnk0_feq_frc_incl_l3a; + wire l2_tbnk0_feq_kill_l3; + wire [4:0] l2_tbnk0_feq_last_id_q; + wire l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3; + wire l2_tbnk0_feq_tbnk_id_update_or_l3; + wire l2_tbnk0_full_miss_l4_q; + wire l2_tbnk0_hit_l4; + wire l2_tbnk0_hit_l7_q; + wire [3:0] l2_tbnk0_hit_way_l4_q; + wire [9:0] l2_tbnk0_id_l1; + wire [9:0] l2_tbnk0_id_l6_q; + wire [9:0] l2_tbnk0_id_nxt_l5; + wire l2_tbnk0_idle; + wire l2_tbnk0_init_req_l1; + wire l2_tbnk0_kill_l2; + wire l2_tbnk0_l2bb_fake_wr_l1; + wire l2_tbnk0_l2bb_wr_l1; + wire l2_tbnk0_l2hit_e_l4; + wire l2_tbnk0_l2hit_s_l4; + wire l2_tbnk0_l2v_s_q; + wire l2_tbnk0_l2v_vld_q; + wire l2_tbnk0_last_qw_l1; + wire l2_tbnk0_last_qw_l6_q; + wire l2_tbnk0_last_qw_nxt_l5; + wire [2:0] l2_tbnk0_lock_l1; + wire [2:0] l2_tbnk0_lock_l4; + wire [32:0] l2_tbnk0_merrsr_data; + wire [9:0] l2_tbnk0_page_attr_l1; + wire l2_tbnk0_partial_dw_wr_l1; + wire l2_tbnk0_pf_cnt_dec_l4_dly; + wire l2_tbnk0_pf_hazard_l3; + wire l2_tbnk0_pf_req_sel_for_fwd_l4; + wire l2_tbnk0_prfm_l1; + wire l2_tbnk0_prfm_nxt_l5; + wire [3:0] l2_tbnk0_prot_l1; + wire [3:0] l2_tbnk0_prot_l4_q; + wire [1:0] l2_tbnk0_qw_cnt_l1; + wire [1:0] l2_tbnk0_qw_cnt_l3_q; + wire l2_tbnk0_raw_hit_l4_q; + wire [2:0] l2_tbnk0_rbufid_nxt_l5; + wire l2_tbnk0_rd_en_nxt_l5; + wire l2_tbnk0_rd_fail_hazchk_feq_l3; + wire l2_tbnk0_rwvic_axi_read_err_l1; + wire l2_tbnk0_rwvic_axi_read_err_l3_q; + wire l2_tbnk0_rwvic_ccb_dirty_l6_q; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l1; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l3_q; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l6_q; + wire [3:0] l2_tbnk0_rwvic_ccb_way_l1; + wire l2_tbnk0_rwvic_cmo_clean_l1; + wire l2_tbnk0_rwvic_cmo_inv_l1; + wire l2_tbnk0_rwvic_cmo_inv_l7_q; + wire l2_tbnk0_rwvic_cmo_l7_q; + wire l2_tbnk0_rwvic_cmo_pou_l1; + wire l2_tbnk0_rwvic_cmo_pou_l6_q; + wire l2_tbnk0_rwvic_cmo_setway_l1; + wire l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1; + wire l2_tbnk0_rwvic_cmo_setway_ls_l6_q; + wire [2:0] l2_tbnk0_rwvic_cpu_fb_id_l1; + wire [3:0] l2_tbnk0_rwvic_cpu_id_dcd_l1; + wire l2_tbnk0_rwvic_ddi_l6_q; + wire l2_tbnk0_rwvic_feq_cmp_l3_q; + wire l2_tbnk0_rwvic_frc_l2hit_fwd_l1; + wire l2_tbnk0_rwvic_l2hit_e_l1; + wire l2_tbnk0_rwvic_l2hit_e_l3_q; + wire l2_tbnk0_rwvic_l2hit_e_l7_q; + wire l2_tbnk0_rwvic_l2v_dirty_l7_q; + wire [3:0] l2_tbnk0_rwvic_l2v_page_attr_l7_q; + wire l2_tbnk0_rwvic_l2v_vld_l6_q; + wire l2_tbnk0_rwvic_mesi_sh_l1; + wire l2_tbnk0_rwvic_non_snp_fail_hazchk_l3; + wire [2:0] l2_tbnk0_rwvic_owner_l1; + wire [2:0] l2_tbnk0_rwvic_owner_l7_q; + wire l2_tbnk0_rwvic_rd_type_l6_q; + wire l2_tbnk0_rwvic_snp_clr_dirty_l1; + wire l2_tbnk0_rwvic_snp_inv_l1; + wire l2_tbnk0_rwvic_snp_l1; + wire l2_tbnk0_rwvic_snp_l3_q; + wire l2_tbnk0_rwvic_snp_l6_q; + wire l2_tbnk0_rwvic_tag_wr_l0; + wire [3:0] l2_tbnk0_rwvic_type_l1; + wire l2_tbnk0_rwvic_wa_l1; + wire l2_tbnk0_rwvic_wa_l6_q; + wire [13:0] l2_tbnk0_sel_l1; + wire [2:0] l2_tbnk0_size_l1; + wire [2:0] l2_tbnk0_size_l4_q; + wire l2_tbnk0_snp_byp_peq_haz_pending_q; + wire l2_tbnk0_snp_dvm_cmpl_l1; + wire l2_tbnk0_snp_hit_e_l4_q; + wire l2_tbnk0_snp_hit_feq_evict_l4_dly; + wire l2_tbnk0_snp_hit_s_l4_q; + wire [4:0] l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q; + wire [7:0] l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q; + wire [7:0] l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q; + wire [44:7] l2_tbnk0_snp_tag_wr_l2_hit_addr_l1; + wire [1:0] l2_tbnk0_snp_tag_wr_l2_hit_state_l1; + wire l2_tbnk0_snp_tag_wr_l2_hit_way_l1; + wire l2_tbnk0_special_evict_hazard_l3; + wire l2_tbnk0_special_hazard_l3_q; + wire l2_tbnk0_sync_l1; + wire l2_tbnk0_tag_ecc_dbl_rmw_wr_l1; + wire l2_tbnk0_tag_ecc_err_cpu0_l4; + wire l2_tbnk0_tag_ecc_err_cpu1_l4; + wire l2_tbnk0_tag_ecc_err_cpu2_l4; + wire l2_tbnk0_tag_ecc_err_cpu3_l4; + wire l2_tbnk0_tag_ecc_err_l4; + wire [6:0] l2_tbnk0_type_l1; + wire [1:0] l2_tbnk0_ulen_l1; + wire [1:0] l2_tbnk0_ulen_l4_q; + wire l2_tbnk0_vld_init_l6_q; + wire l2_tbnk0_vld_l6_q; + wire l2_tbnk0_way_l1; + wire l2_tbnk0_way_l4_q; + wire l2_tbnk0_way_nxt_l3a; + wire [143:0] l2_tbnk0_wr_data_l3; + wire [127:0] l2_tbnk0_wr_data_l3a_q; + wire l2_tbnk0_wr_data_l4_en; + wire l2_tbnk0_wr_err_l1; + wire l2_tbnk0_wr_fail_feq_full_l3; + wire l2_tbnk0_wr_fail_hazchk_feq_l3; + wire [11:0] l2_tbnk0_wr_non_crit_id_l1; + wire [11:0] l2_tbnk0_wr_non_crit_id_l4_q; + wire [15:0] l2_tbnk0_wr_strb_mask_l3a_q; + wire l2_tbnk1_addr44_l3_q; + wire [44:0] l2_tbnk1_addr_l1; + wire [5:2] l2_tbnk1_addr_l6; + wire l2_tbnk1_all_tag_incl_active_l3; + wire l2_tbnk1_asq_cmp_evict_l3_q; + wire l2_tbnk1_asq_full_flsh; + wire l2_tbnk1_asq_nc_so_dev_limit; + wire [2:0] l2_tbnk1_cache_attr_l1; + wire l2_tbnk1_cfg_ecc_en; + wire l2_tbnk1_cmo_setway_l2_inv_incl_l4; + wire l2_tbnk1_cpu0_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu0_hit_l4; + wire l2_tbnk1_cpu0_l2_inv_l4_dly2; + wire l2_tbnk1_cpu0_l2hit_e_l4; + wire l2_tbnk1_cpu0_l2hit_s_l4; + wire l2_tbnk1_cpu0_peq_full_q; + wire l2_tbnk1_cpu0_peq_hit_q; + wire l2_tbnk1_cpu0_peq_self_evict_l3_q; + wire l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu0_rd_access_l4_dly; + wire l2_tbnk1_cpu0_self_evict_l4_dly_q; + wire l2_tbnk1_cpu0_single_ecc_err_l7_q; + wire l2_tbnk1_cpu0_snp_hit_e_l3; + wire l2_tbnk1_cpu0_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu0_snp_setway_addr_l3; + wire l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu0_vld_nxt_l5; + wire l2_tbnk1_cpu0_wr_access_l4_dly; + wire l2_tbnk1_cpu1_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu1_hit_l4; + wire l2_tbnk1_cpu1_l2_inv_l4_dly2; + wire l2_tbnk1_cpu1_l2hit_e_l4; + wire l2_tbnk1_cpu1_l2hit_s_l4; + wire l2_tbnk1_cpu1_peq_full_q; + wire l2_tbnk1_cpu1_peq_hit_q; + wire l2_tbnk1_cpu1_peq_self_evict_l3_q; + wire l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu1_rd_access_l4_dly; + wire l2_tbnk1_cpu1_self_evict_l4_dly_q; + wire l2_tbnk1_cpu1_single_ecc_err_l7_q; + wire l2_tbnk1_cpu1_snp_hit_e_l3; + wire l2_tbnk1_cpu1_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu1_snp_setway_addr_l3; + wire l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu1_vld_nxt_l5; + wire l2_tbnk1_cpu1_wr_access_l4_dly; + wire l2_tbnk1_cpu2_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu2_hit_l4; + wire l2_tbnk1_cpu2_l2_inv_l4_dly2; + wire l2_tbnk1_cpu2_l2hit_e_l4; + wire l2_tbnk1_cpu2_l2hit_s_l4; + wire l2_tbnk1_cpu2_peq_full_q; + wire l2_tbnk1_cpu2_peq_hit_q; + wire l2_tbnk1_cpu2_peq_self_evict_l3_q; + wire l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu2_rd_access_l4_dly; + wire l2_tbnk1_cpu2_self_evict_l4_dly_q; + wire l2_tbnk1_cpu2_single_ecc_err_l7_q; + wire l2_tbnk1_cpu2_snp_hit_e_l3; + wire l2_tbnk1_cpu2_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu2_snp_setway_addr_l3; + wire l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu2_vld_nxt_l5; + wire l2_tbnk1_cpu2_wr_access_l4_dly; + wire l2_tbnk1_cpu3_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu3_hit_l4; + wire l2_tbnk1_cpu3_l2_inv_l4_dly2; + wire l2_tbnk1_cpu3_l2hit_e_l4; + wire l2_tbnk1_cpu3_l2hit_s_l4; + wire l2_tbnk1_cpu3_peq_full_q; + wire l2_tbnk1_cpu3_peq_hit_q; + wire l2_tbnk1_cpu3_peq_self_evict_l3_q; + wire l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu3_rd_access_l4_dly; + wire l2_tbnk1_cpu3_self_evict_l4_dly_q; + wire l2_tbnk1_cpu3_single_ecc_err_l7_q; + wire l2_tbnk1_cpu3_snp_hit_e_l3; + wire l2_tbnk1_cpu3_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu3_snp_setway_addr_l3; + wire l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu3_vld_nxt_l5; + wire l2_tbnk1_cpu3_wr_access_l4_dly; + wire [3:0] l2_tbnk1_cpu_rvalid_init_nxt_l5; + wire [3:0] l2_tbnk1_cpu_rvalid_nxt_l5; + wire [3:0] l2_tbnk1_cpu_snp_hit_e_l4_q; + wire l2_tbnk1_crit_qw_nxt_l5; + wire [143:0] l2_tbnk1_data_corrected_l7_q; + wire [127:0] l2_tbnk1_data_l6; + wire l2_tbnk1_dbg_ram_acc_l5a; + wire [2:0] l2_tbnk1_dbg_ram_acc_unit_nxt; + wire [7:0] l2_tbnk1_dbg_ram_id_nxt_l5; + wire l2_tbnk1_dirty_l1; + wire l2_tbnk1_dirty_l3_q; + wire l2_tbnk1_dis_ns_dbg_arr_acc_x2; + wire l2_tbnk1_double_ecc_err_l7_q; + wire l2_tbnk1_early_rvalid_l4_q; + wire l2_tbnk1_ecc_fixup_blk_arb; + wire l2_tbnk1_ecc_fixup_inprog_dly_q; + wire l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q; + wire [31:0] l2_tbnk1_ecc_syndrome_reg_q; + wire l2_tbnk1_evict_special_hazard_l3_q; + wire l2_tbnk1_evict_special_hazard_rwvic_l3_q; + wire l2_tbnk1_excl_l1; + wire l2_tbnk1_excl_l4_q; + wire [44:6] l2_tbnk1_feq_addr_upd; + wire l2_tbnk1_feq_alloc_failed_l4; + wire l2_tbnk1_feq_axi_wr_vld_not_popped; + wire l2_tbnk1_feq_clr_l4; + wire [15:0] l2_tbnk1_feq_frc_incl_l3a; + wire l2_tbnk1_feq_kill_l3; + wire [4:0] l2_tbnk1_feq_last_id_q; + wire l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3; + wire l2_tbnk1_feq_tbnk_id_update_or_l3; + wire l2_tbnk1_full_miss_l4_q; + wire l2_tbnk1_hit_l4; + wire l2_tbnk1_hit_l7_q; + wire [3:0] l2_tbnk1_hit_way_l4_q; + wire [9:0] l2_tbnk1_id_l1; + wire [9:0] l2_tbnk1_id_l6_q; + wire [9:0] l2_tbnk1_id_nxt_l5; + wire l2_tbnk1_idle; + wire l2_tbnk1_init_req_l1; + wire l2_tbnk1_kill_l2; + wire l2_tbnk1_l2bb_fake_wr_l1; + wire l2_tbnk1_l2bb_wr_l1; + wire l2_tbnk1_l2hit_e_l4; + wire l2_tbnk1_l2hit_s_l4; + wire l2_tbnk1_l2v_s_q; + wire l2_tbnk1_l2v_vld_q; + wire l2_tbnk1_last_qw_l1; + wire l2_tbnk1_last_qw_l6_q; + wire l2_tbnk1_last_qw_nxt_l5; + wire [2:0] l2_tbnk1_lock_l1; + wire [2:0] l2_tbnk1_lock_l4; + wire [32:0] l2_tbnk1_merrsr_data; + wire [9:0] l2_tbnk1_page_attr_l1; + wire l2_tbnk1_partial_dw_wr_l1; + wire l2_tbnk1_pf_cnt_dec_l4_dly; + wire l2_tbnk1_pf_hazard_l3; + wire l2_tbnk1_pf_req_sel_for_fwd_l4; + wire l2_tbnk1_prfm_l1; + wire l2_tbnk1_prfm_nxt_l5; + wire [3:0] l2_tbnk1_prot_l1; + wire [3:0] l2_tbnk1_prot_l4_q; + wire [1:0] l2_tbnk1_qw_cnt_l1; + wire [1:0] l2_tbnk1_qw_cnt_l3_q; + wire l2_tbnk1_raw_hit_l4_q; + wire [2:0] l2_tbnk1_rbufid_nxt_l5; + wire l2_tbnk1_rd_en_nxt_l5; + wire l2_tbnk1_rd_fail_hazchk_feq_l3; + wire l2_tbnk1_rwvic_axi_read_err_l1; + wire l2_tbnk1_rwvic_axi_read_err_l3_q; + wire l2_tbnk1_rwvic_ccb_dirty_l6_q; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l1; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l3_q; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l6_q; + wire [3:0] l2_tbnk1_rwvic_ccb_way_l1; + wire l2_tbnk1_rwvic_cmo_clean_l1; + wire l2_tbnk1_rwvic_cmo_inv_l1; + wire l2_tbnk1_rwvic_cmo_inv_l7_q; + wire l2_tbnk1_rwvic_cmo_l7_q; + wire l2_tbnk1_rwvic_cmo_pou_l1; + wire l2_tbnk1_rwvic_cmo_pou_l6_q; + wire l2_tbnk1_rwvic_cmo_setway_l1; + wire l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1; + wire l2_tbnk1_rwvic_cmo_setway_ls_l6_q; + wire [2:0] l2_tbnk1_rwvic_cpu_fb_id_l1; + wire [3:0] l2_tbnk1_rwvic_cpu_id_dcd_l1; + wire l2_tbnk1_rwvic_ddi_l6_q; + wire l2_tbnk1_rwvic_feq_cmp_l3_q; + wire l2_tbnk1_rwvic_frc_l2hit_fwd_l1; + wire l2_tbnk1_rwvic_l2hit_e_l1; + wire l2_tbnk1_rwvic_l2hit_e_l3_q; + wire l2_tbnk1_rwvic_l2hit_e_l7_q; + wire l2_tbnk1_rwvic_l2v_dirty_l7_q; + wire [3:0] l2_tbnk1_rwvic_l2v_page_attr_l7_q; + wire l2_tbnk1_rwvic_l2v_vld_l6_q; + wire l2_tbnk1_rwvic_mesi_sh_l1; + wire l2_tbnk1_rwvic_non_snp_fail_hazchk_l3; + wire [2:0] l2_tbnk1_rwvic_owner_l1; + wire [2:0] l2_tbnk1_rwvic_owner_l7_q; + wire l2_tbnk1_rwvic_rd_type_l6_q; + wire l2_tbnk1_rwvic_snp_clr_dirty_l1; + wire l2_tbnk1_rwvic_snp_inv_l1; + wire l2_tbnk1_rwvic_snp_l1; + wire l2_tbnk1_rwvic_snp_l3_q; + wire l2_tbnk1_rwvic_snp_l6_q; + wire l2_tbnk1_rwvic_tag_wr_l0; + wire [3:0] l2_tbnk1_rwvic_type_l1; + wire l2_tbnk1_rwvic_wa_l1; + wire l2_tbnk1_rwvic_wa_l6_q; + wire [13:0] l2_tbnk1_sel_l1; + wire [2:0] l2_tbnk1_size_l1; + wire [2:0] l2_tbnk1_size_l4_q; + wire l2_tbnk1_snp_byp_peq_haz_pending_q; + wire l2_tbnk1_snp_dvm_cmpl_l1; + wire l2_tbnk1_snp_hit_e_l4_q; + wire l2_tbnk1_snp_hit_feq_evict_l4_dly; + wire l2_tbnk1_snp_hit_s_l4_q; + wire [4:0] l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q; + wire [7:0] l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q; + wire [7:0] l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q; + wire [44:7] l2_tbnk1_snp_tag_wr_l2_hit_addr_l1; + wire [1:0] l2_tbnk1_snp_tag_wr_l2_hit_state_l1; + wire l2_tbnk1_snp_tag_wr_l2_hit_way_l1; + wire l2_tbnk1_special_evict_hazard_l3; + wire l2_tbnk1_special_hazard_l3_q; + wire l2_tbnk1_sync_l1; + wire l2_tbnk1_tag_ecc_dbl_rmw_wr_l1; + wire l2_tbnk1_tag_ecc_err_cpu0_l4; + wire l2_tbnk1_tag_ecc_err_cpu1_l4; + wire l2_tbnk1_tag_ecc_err_cpu2_l4; + wire l2_tbnk1_tag_ecc_err_cpu3_l4; + wire l2_tbnk1_tag_ecc_err_l4; + wire [6:0] l2_tbnk1_type_l1; + wire [1:0] l2_tbnk1_ulen_l1; + wire [1:0] l2_tbnk1_ulen_l4_q; + wire l2_tbnk1_vld_init_l6_q; + wire l2_tbnk1_vld_l6_q; + wire l2_tbnk1_way_l1; + wire l2_tbnk1_way_l4_q; + wire l2_tbnk1_way_nxt_l3a; + wire [143:0] l2_tbnk1_wr_data_l3; + wire [127:0] l2_tbnk1_wr_data_l3a_q; + wire l2_tbnk1_wr_data_l4_en; + wire l2_tbnk1_wr_err_l1; + wire l2_tbnk1_wr_fail_feq_full_l3; + wire l2_tbnk1_wr_fail_hazchk_feq_l3; + wire [11:0] l2_tbnk1_wr_non_crit_id_l1; + wire [11:0] l2_tbnk1_wr_non_crit_id_l4_q; + wire [15:0] l2_tbnk1_wr_strb_mask_l3a_q; + wire l2_tbnk_hwrst_done_x2; + wire [13:0] l2_tbnk_hwrst_idx_x1_q; + wire [8:0] tm_cntpct_q; + wire tm_cpu0_event_sev; + wire [63:0] tm_cpu0_spr_rd_data; + wire tm_cpu1_event_sev; + wire [63:0] tm_cpu1_spr_rd_data; + wire tm_cpu2_event_sev; + wire [63:0] tm_cpu2_spr_rd_data; + wire tm_cpu3_event_sev; + wire [63:0] tm_cpu3_spr_rd_data; + wire [63:0] tm_tval_cpu0_spr_rd_data; + wire [63:0] tm_tval_cpu1_spr_rd_data; + wire [63:0] tm_tval_cpu2_spr_rd_data; + wire [63:0] tm_tval_cpu3_spr_rd_data; + + maia_timer utm( // outputs + .nCNTHPIRQ (nCNTHPIRQ[`MAIA_CN:0]), + .nCNTPNSIRQ (nCNTPNSIRQ[`MAIA_CN:0]), + .nCNTPSIRQ (nCNTPSIRQ[`MAIA_CN:0]), + .nCNTVIRQ (nCNTVIRQ[`MAIA_CN:0]), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cpu0_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tm_cpu0_event_sev (tm_cpu0_event_sev), + .tm_cpu0_spr_rd_data (tm_cpu0_spr_rd_data[63:0]), + .tm_cpu1_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cpu1_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tm_cpu1_event_sev (tm_cpu1_event_sev), + .tm_cpu1_spr_rd_data (tm_cpu1_spr_rd_data[63:0]), + .tm_cpu2_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cpu2_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tm_cpu2_event_sev (tm_cpu2_event_sev), + .tm_cpu2_spr_rd_data (tm_cpu2_spr_rd_data[63:0]), + .tm_cpu3_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cpu3_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tm_cpu3_event_sev (tm_cpu3_event_sev), + .tm_cpu3_spr_rd_data (tm_cpu3_spr_rd_data[63:0]), + .tm_tval_cpu0_spr_rd_data (tm_tval_cpu0_spr_rd_data[63:0]), + .tm_tval_cpu1_spr_rd_data (tm_tval_cpu1_spr_rd_data[63:0]), + .tm_tval_cpu2_spr_rd_data (tm_tval_cpu2_spr_rd_data[63:0]), + .tm_tval_cpu3_spr_rd_data (tm_tval_cpu3_spr_rd_data[63:0]), + + // inputs + .CNTCLKEN (CNTCLKEN), + .CNTVALUEB (CNTVALUEB[63:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .ck_areset_l2 (ck_areset_l2), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .eventi_sev (eventi_sev), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable) + ); // utm + + maia_l2_logic ul2_logic( // outputs + .ACREADYM (ACREADYM), + .ARADDRM (ARADDRM[43:0]), + .ARBARM (ARBARM[1:0]), + .ARBURSTM (ARBURSTM[1:0]), + .ARCACHEM (ARCACHEM[3:0]), + .ARDOMAINM (ARDOMAINM[1:0]), + .ARIDM (ARIDM[6:0]), + .ARLENM (ARLENM[7:0]), + .ARLOCKM (ARLOCKM), + .ARPROTM (ARPROTM[2:0]), + .ARREADYS (ARREADYS), + .ARSIZEM (ARSIZEM[2:0]), + .ARSNOOPM (ARSNOOPM[3:0]), + .ARVALIDM (ARVALIDM), + .AWADDRM (AWADDRM[43:0]), + .AWBARM (AWBARM[1:0]), + .AWBURSTM (AWBURSTM[1:0]), + .AWCACHEM (AWCACHEM[3:0]), + .AWDOMAINM (AWDOMAINM[1:0]), + .AWIDM (AWIDM[6:0]), + .AWLENM (AWLENM[7:0]), + .AWLOCKM (AWLOCKM), + .AWPROTM (AWPROTM[2:0]), + .AWREADYS (AWREADYS), + .AWSIZEM (AWSIZEM[2:0]), + .AWSNOOPM (AWSNOOPM[2:0]), + .AWUNIQUEM (AWUNIQUEM), + .AWVALIDM (AWVALIDM), + .BIDS (BIDS[4:0]), + .BREADYM (BREADYM), + .BRESPS (BRESPS[1:0]), + .BVALIDS (BVALIDS), + .CDDATAM (CDDATAM[127:0]), + .CDLASTM (CDLASTM), + .CDVALIDM (CDVALIDM), + .CRRESPM (CRRESPM[4:0]), + .CRVALIDM (CRVALIDM), + .L2FLUSHDONE (L2FLUSHDONE), + .L2QACCEPTn (L2QACCEPTn), + .L2QACTIVE (L2QACTIVE), + .L2QDENY (L2QDENY), + .RACKM (RACKM), + .RDATAS (RDATAS[127:0]), + .RDMEMATTR (RDMEMATTR[7:0]), + .RIDS (RIDS[4:0]), + .RLASTS (RLASTS), + .RREADYM (RREADYM), + .RRESPS (RRESPS[1:0]), + .RVALIDS (RVALIDS), + .WACKM (WACKM), + .WDATAM (WDATAM[127:0]), + .WIDM (WIDM[6:0]), + .WLASTM (WLASTM), + .WREADYS (WREADYS), + .WRMEMATTR (WRMEMATTR[7:0]), + .WSTRBM (WSTRBM[15:0]), + .WVALIDM (WVALIDM), + .ck_areset_l2 (ck_areset_l2), + .ck_l2_logic_clk_en (ck_l2_logic_clk_en), + .ck_l2_tbnk0_clk_en (ck_l2_tbnk0_clk_en), + .ck_l2_tbnk1_clk_en (ck_l2_tbnk1_clk_en), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu0_barrier_done (l2_cpu0_barrier_done), + .l2_cpu0_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu0_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu0_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu0_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu0_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu0_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu0_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu0_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu0_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu0_ddbl_ecc_err_r3 (l2_cpu0_ddbl_ecc_err_r3), + .l2_cpu0_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu0_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu0_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu0_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu0_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu0_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu0_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu0_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu0_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu0_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu0_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu0_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu0_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu0_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu0_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu0_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu0_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu0_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu0_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu0_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu0_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu0_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu0_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu0_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu0_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu0_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu0_idbl_ecc_err_r3 (l2_cpu0_idbl_ecc_err_r3), + .l2_cpu0_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu0_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu0_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu0_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu0_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu0_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu0_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu0_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu0_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu0_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu0_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu0_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu0_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu0_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu0_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu0_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu0_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu0_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu0_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu0_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu0_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu0_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu0_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu0_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu0_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu0_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu0_rd_arb (l2_cpu0_rd_arb), + .l2_cpu0_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu0_rexfail (l2_cpu0_rexfail), + .l2_cpu0_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu0_rvalid (l2_cpu0_rvalid), + .l2_cpu0_snp_active (l2_cpu0_snp_active), + .l2_cpu0_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu0_spec_valid (l2_cpu0_spec_valid), + .l2_cpu0_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu0_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu0_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu0_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu0_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu0_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu0_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu0_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu0_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu0_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu0_wr_arb (l2_cpu0_wr_arb), + .l2_cpu0_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu0_wr_decerr_q (l2_cpu0_wr_decerr_q), + .l2_cpu0_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu0_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu0_wr_slverr_q (l2_cpu0_wr_slverr_q), + .l2_cpu0_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu0_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_cpu1_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu1_barrier_done (l2_cpu1_barrier_done), + .l2_cpu1_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu1_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu1_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu1_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu1_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu1_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu1_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu1_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu1_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu1_ddbl_ecc_err_r3 (l2_cpu1_ddbl_ecc_err_r3), + .l2_cpu1_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu1_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu1_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu1_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu1_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu1_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu1_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu1_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu1_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu1_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu1_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu1_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu1_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu1_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu1_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu1_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu1_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu1_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu1_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu1_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu1_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu1_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu1_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu1_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu1_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu1_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu1_idbl_ecc_err_r3 (l2_cpu1_idbl_ecc_err_r3), + .l2_cpu1_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu1_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu1_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu1_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu1_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu1_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu1_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu1_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu1_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu1_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu1_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu1_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu1_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu1_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu1_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu1_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu1_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu1_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu1_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu1_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu1_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu1_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu1_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu1_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu1_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu1_rd_arb (l2_cpu1_rd_arb), + .l2_cpu1_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu1_rexfail (l2_cpu1_rexfail), + .l2_cpu1_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu1_rvalid (l2_cpu1_rvalid), + .l2_cpu1_snp_active (l2_cpu1_snp_active), + .l2_cpu1_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu1_spec_valid (l2_cpu1_spec_valid), + .l2_cpu1_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu1_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu1_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu1_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu1_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu1_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu1_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu1_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu1_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu1_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu1_wr_arb (l2_cpu1_wr_arb), + .l2_cpu1_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu1_wr_decerr_q (l2_cpu1_wr_decerr_q), + .l2_cpu1_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu1_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu1_wr_slverr_q (l2_cpu1_wr_slverr_q), + .l2_cpu1_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu1_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_cpu2_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu2_barrier_done (l2_cpu2_barrier_done), + .l2_cpu2_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu2_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu2_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu2_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu2_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu2_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu2_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu2_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu2_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu2_ddbl_ecc_err_r3 (l2_cpu2_ddbl_ecc_err_r3), + .l2_cpu2_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu2_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu2_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu2_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu2_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu2_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu2_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu2_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu2_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu2_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu2_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu2_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu2_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu2_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu2_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu2_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu2_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu2_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu2_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu2_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu2_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu2_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu2_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu2_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu2_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu2_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu2_idbl_ecc_err_r3 (l2_cpu2_idbl_ecc_err_r3), + .l2_cpu2_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu2_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu2_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu2_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu2_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu2_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu2_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu2_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu2_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu2_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu2_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu2_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu2_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu2_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu2_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu2_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu2_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu2_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu2_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu2_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu2_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu2_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu2_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu2_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu2_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu2_rd_arb (l2_cpu2_rd_arb), + .l2_cpu2_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu2_rexfail (l2_cpu2_rexfail), + .l2_cpu2_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu2_rvalid (l2_cpu2_rvalid), + .l2_cpu2_snp_active (l2_cpu2_snp_active), + .l2_cpu2_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu2_spec_valid (l2_cpu2_spec_valid), + .l2_cpu2_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu2_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu2_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu2_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu2_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu2_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu2_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu2_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu2_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu2_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu2_wr_arb (l2_cpu2_wr_arb), + .l2_cpu2_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu2_wr_decerr_q (l2_cpu2_wr_decerr_q), + .l2_cpu2_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu2_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu2_wr_slverr_q (l2_cpu2_wr_slverr_q), + .l2_cpu2_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu2_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_cpu3_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu3_barrier_done (l2_cpu3_barrier_done), + .l2_cpu3_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu3_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu3_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu3_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu3_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu3_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu3_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu3_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu3_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu3_ddbl_ecc_err_r3 (l2_cpu3_ddbl_ecc_err_r3), + .l2_cpu3_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu3_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu3_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu3_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu3_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu3_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu3_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu3_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu3_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu3_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu3_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu3_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu3_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu3_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu3_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu3_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu3_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu3_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu3_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu3_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu3_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu3_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu3_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu3_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu3_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu3_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu3_idbl_ecc_err_r3 (l2_cpu3_idbl_ecc_err_r3), + .l2_cpu3_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu3_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu3_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu3_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu3_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu3_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu3_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu3_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu3_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu3_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu3_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu3_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu3_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu3_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu3_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu3_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu3_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu3_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu3_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu3_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu3_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu3_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu3_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu3_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu3_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu3_rd_arb (l2_cpu3_rd_arb), + .l2_cpu3_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu3_rexfail (l2_cpu3_rexfail), + .l2_cpu3_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu3_rvalid (l2_cpu3_rvalid), + .l2_cpu3_snp_active (l2_cpu3_snp_active), + .l2_cpu3_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu3_spec_valid (l2_cpu3_spec_valid), + .l2_cpu3_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu3_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu3_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu3_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu3_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu3_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu3_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu3_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu3_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu3_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu3_wr_arb (l2_cpu3_wr_arb), + .l2_cpu3_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu3_wr_decerr_q (l2_cpu3_wr_decerr_q), + .l2_cpu3_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu3_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu3_wr_slverr_q (l2_cpu3_wr_slverr_q), + .l2_cpu3_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu3_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_idle (l2_idle), + .l2_mbist1_en_b1 (l2_mbist1_en_b1[`MAIA_CN:0]), + .l2_mbist2_tbnk0_snp0_outdata_b2 (l2_mbist2_tbnk0_snp0_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp0_outdata_vld_b2 (l2_mbist2_tbnk0_snp0_outdata_vld_b2), + .l2_mbist2_tbnk0_snp1_outdata_b2 (l2_mbist2_tbnk0_snp1_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp1_outdata_vld_b2 (l2_mbist2_tbnk0_snp1_outdata_vld_b2), + .l2_mbist2_tbnk0_snp2_outdata_b2 (l2_mbist2_tbnk0_snp2_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp2_outdata_vld_b2 (l2_mbist2_tbnk0_snp2_outdata_vld_b2), + .l2_mbist2_tbnk0_snp3_outdata_b2 (l2_mbist2_tbnk0_snp3_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp3_outdata_vld_b2 (l2_mbist2_tbnk0_snp3_outdata_vld_b2), + .l2_mbist2_tbnk1_snp0_outdata_b2 (l2_mbist2_tbnk1_snp0_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp0_outdata_vld_b2 (l2_mbist2_tbnk1_snp0_outdata_vld_b2), + .l2_mbist2_tbnk1_snp1_outdata_b2 (l2_mbist2_tbnk1_snp1_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp1_outdata_vld_b2 (l2_mbist2_tbnk1_snp1_outdata_vld_b2), + .l2_mbist2_tbnk1_snp2_outdata_b2 (l2_mbist2_tbnk1_snp2_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp2_outdata_vld_b2 (l2_mbist2_tbnk1_snp2_outdata_vld_b2), + .l2_mbist2_tbnk1_snp3_outdata_b2 (l2_mbist2_tbnk1_snp3_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp3_outdata_vld_b2 (l2_mbist2_tbnk1_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_p_addr (l2_p_addr[13:0]), + .l2_p_cpu (l2_p_cpu[1:0]), + .l2_p_nsecure (l2_p_nsecure), + .l2_p_sel (l2_p_sel[2:0]), + .l2_p_wdata (l2_p_wdata[31:0]), + .l2_p_write (l2_p_write), + .l2_reset3 (l2_reset3), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_tbnk0_addr_l1 (l2_tbnk0_addr_l1[44:0]), + .l2_tbnk0_asq_cmp_evict_l3_q (l2_tbnk0_asq_cmp_evict_l3_q), + .l2_tbnk0_asq_full_flsh (l2_tbnk0_asq_full_flsh), + .l2_tbnk0_asq_nc_so_dev_limit (l2_tbnk0_asq_nc_so_dev_limit), + .l2_tbnk0_cache_attr_l1 (l2_tbnk0_cache_attr_l1[2:0]), + .l2_tbnk0_cfg_ecc_en (l2_tbnk0_cfg_ecc_en), + .l2_tbnk0_cpu0_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu0_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu0_peq_full_q (l2_tbnk0_cpu0_peq_full_q), + .l2_tbnk0_cpu0_peq_hit_q (l2_tbnk0_cpu0_peq_hit_q), + .l2_tbnk0_cpu0_peq_self_evict_l3_q (l2_tbnk0_cpu0_peq_self_evict_l3_q), + .l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu0_snp_hit_e_l3 (l2_tbnk0_cpu0_snp_hit_e_l3), + .l2_tbnk0_cpu0_snp_hit_s_l3 (l2_tbnk0_cpu0_snp_hit_s_l3), + .l2_tbnk0_cpu0_snp_setway_addr_l3 (l2_tbnk0_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu0_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu0_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu1_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu1_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu1_peq_full_q (l2_tbnk0_cpu1_peq_full_q), + .l2_tbnk0_cpu1_peq_hit_q (l2_tbnk0_cpu1_peq_hit_q), + .l2_tbnk0_cpu1_peq_self_evict_l3_q (l2_tbnk0_cpu1_peq_self_evict_l3_q), + .l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu1_snp_hit_e_l3 (l2_tbnk0_cpu1_snp_hit_e_l3), + .l2_tbnk0_cpu1_snp_hit_s_l3 (l2_tbnk0_cpu1_snp_hit_s_l3), + .l2_tbnk0_cpu1_snp_setway_addr_l3 (l2_tbnk0_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu1_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu1_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu2_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu2_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu2_peq_full_q (l2_tbnk0_cpu2_peq_full_q), + .l2_tbnk0_cpu2_peq_hit_q (l2_tbnk0_cpu2_peq_hit_q), + .l2_tbnk0_cpu2_peq_self_evict_l3_q (l2_tbnk0_cpu2_peq_self_evict_l3_q), + .l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu2_snp_hit_e_l3 (l2_tbnk0_cpu2_snp_hit_e_l3), + .l2_tbnk0_cpu2_snp_hit_s_l3 (l2_tbnk0_cpu2_snp_hit_s_l3), + .l2_tbnk0_cpu2_snp_setway_addr_l3 (l2_tbnk0_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu2_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu2_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu3_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu3_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu3_peq_full_q (l2_tbnk0_cpu3_peq_full_q), + .l2_tbnk0_cpu3_peq_hit_q (l2_tbnk0_cpu3_peq_hit_q), + .l2_tbnk0_cpu3_peq_self_evict_l3_q (l2_tbnk0_cpu3_peq_self_evict_l3_q), + .l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu3_snp_hit_e_l3 (l2_tbnk0_cpu3_snp_hit_e_l3), + .l2_tbnk0_cpu3_snp_hit_s_l3 (l2_tbnk0_cpu3_snp_hit_s_l3), + .l2_tbnk0_cpu3_snp_setway_addr_l3 (l2_tbnk0_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu3_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu3_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_dirty_l1 (l2_tbnk0_dirty_l1), + .l2_tbnk0_dis_ns_dbg_arr_acc_x2 (l2_tbnk0_dis_ns_dbg_arr_acc_x2), + .l2_tbnk0_excl_l1 (l2_tbnk0_excl_l1), + .l2_tbnk0_feq_alloc_failed_l4 (l2_tbnk0_feq_alloc_failed_l4), + .l2_tbnk0_feq_axi_wr_vld_not_popped (l2_tbnk0_feq_axi_wr_vld_not_popped), + .l2_tbnk0_feq_frc_incl_l3a (l2_tbnk0_feq_frc_incl_l3a[15:0]), + .l2_tbnk0_feq_kill_l3 (l2_tbnk0_feq_kill_l3), + .l2_tbnk0_feq_last_id_q (l2_tbnk0_feq_last_id_q[4:0]), + .l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk0_feq_tbnk_id_update_or_l3 (l2_tbnk0_feq_tbnk_id_update_or_l3), + .l2_tbnk0_id_l1 (l2_tbnk0_id_l1[9:0]), + .l2_tbnk0_init_req_l1 (l2_tbnk0_init_req_l1), + .l2_tbnk0_kill_l2 (l2_tbnk0_kill_l2), + .l2_tbnk0_l2bb_fake_wr_l1 (l2_tbnk0_l2bb_fake_wr_l1), + .l2_tbnk0_l2bb_wr_l1 (l2_tbnk0_l2bb_wr_l1), + .l2_tbnk0_last_qw_l1 (l2_tbnk0_last_qw_l1), + .l2_tbnk0_lock_l1 (l2_tbnk0_lock_l1[2:0]), + .l2_tbnk0_page_attr_l1 (l2_tbnk0_page_attr_l1[9:0]), + .l2_tbnk0_partial_dw_wr_l1 (l2_tbnk0_partial_dw_wr_l1), + .l2_tbnk0_pf_hazard_l3 (l2_tbnk0_pf_hazard_l3), + .l2_tbnk0_prfm_l1 (l2_tbnk0_prfm_l1), + .l2_tbnk0_prot_l1 (l2_tbnk0_prot_l1[3:0]), + .l2_tbnk0_qw_cnt_l1 (l2_tbnk0_qw_cnt_l1[1:0]), + .l2_tbnk0_rd_fail_hazchk_feq_l3 (l2_tbnk0_rd_fail_hazchk_feq_l3), + .l2_tbnk0_rwvic_axi_read_err_l1 (l2_tbnk0_rwvic_axi_read_err_l1), + .l2_tbnk0_rwvic_ccb_ls_xfer_l1 (l2_tbnk0_rwvic_ccb_ls_xfer_l1), + .l2_tbnk0_rwvic_ccb_way_l1 (l2_tbnk0_rwvic_ccb_way_l1[3:0]), + .l2_tbnk0_rwvic_cmo_clean_l1 (l2_tbnk0_rwvic_cmo_clean_l1), + .l2_tbnk0_rwvic_cmo_inv_l1 (l2_tbnk0_rwvic_cmo_inv_l1), + .l2_tbnk0_rwvic_cmo_pou_l1 (l2_tbnk0_rwvic_cmo_pou_l1), + .l2_tbnk0_rwvic_cmo_setway_l1 (l2_tbnk0_rwvic_cmo_setway_l1), + .l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk0_rwvic_cpu_fb_id_l1 (l2_tbnk0_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk0_rwvic_cpu_id_dcd_l1 (l2_tbnk0_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk0_rwvic_feq_cmp_l3_q (l2_tbnk0_rwvic_feq_cmp_l3_q), + .l2_tbnk0_rwvic_frc_l2hit_fwd_l1 (l2_tbnk0_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk0_rwvic_l2hit_e_l1 (l2_tbnk0_rwvic_l2hit_e_l1), + .l2_tbnk0_rwvic_mesi_sh_l1 (l2_tbnk0_rwvic_mesi_sh_l1), + .l2_tbnk0_rwvic_owner_l1 (l2_tbnk0_rwvic_owner_l1[2:0]), + .l2_tbnk0_rwvic_snp_clr_dirty_l1 (l2_tbnk0_rwvic_snp_clr_dirty_l1), + .l2_tbnk0_rwvic_snp_inv_l1 (l2_tbnk0_rwvic_snp_inv_l1), + .l2_tbnk0_rwvic_snp_l1 (l2_tbnk0_rwvic_snp_l1), + .l2_tbnk0_rwvic_type_l1 (l2_tbnk0_rwvic_type_l1[3:0]), + .l2_tbnk0_rwvic_wa_l1 (l2_tbnk0_rwvic_wa_l1), + .l2_tbnk0_sel_l1 (l2_tbnk0_sel_l1[13:0]), + .l2_tbnk0_size_l1 (l2_tbnk0_size_l1[2:0]), + .l2_tbnk0_snp_byp_peq_haz_pending_q (l2_tbnk0_snp_byp_peq_haz_pending_q), + .l2_tbnk0_snp_dvm_cmpl_l1 (l2_tbnk0_snp_dvm_cmpl_l1), + .l2_tbnk0_snp_hit_feq_evict_l4_dly (l2_tbnk0_snp_hit_feq_evict_l4_dly), + .l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk0_sync_l1 (l2_tbnk0_sync_l1), + .l2_tbnk0_type_l1 (l2_tbnk0_type_l1[6:0]), + .l2_tbnk0_ulen_l1 (l2_tbnk0_ulen_l1[1:0]), + .l2_tbnk0_way_l1 (l2_tbnk0_way_l1), + .l2_tbnk0_wr_data_l3a_q (l2_tbnk0_wr_data_l3a_q[127:0]), + .l2_tbnk0_wr_err_l1 (l2_tbnk0_wr_err_l1), + .l2_tbnk0_wr_fail_feq_full_l3 (l2_tbnk0_wr_fail_feq_full_l3), + .l2_tbnk0_wr_fail_hazchk_feq_l3 (l2_tbnk0_wr_fail_hazchk_feq_l3), + .l2_tbnk0_wr_non_crit_id_l1 (l2_tbnk0_wr_non_crit_id_l1[11:0]), + .l2_tbnk0_wr_strb_mask_l3a_q (l2_tbnk0_wr_strb_mask_l3a_q[15:0]), + .l2_tbnk1_addr_l1 (l2_tbnk1_addr_l1[44:0]), + .l2_tbnk1_asq_cmp_evict_l3_q (l2_tbnk1_asq_cmp_evict_l3_q), + .l2_tbnk1_asq_full_flsh (l2_tbnk1_asq_full_flsh), + .l2_tbnk1_asq_nc_so_dev_limit (l2_tbnk1_asq_nc_so_dev_limit), + .l2_tbnk1_cache_attr_l1 (l2_tbnk1_cache_attr_l1[2:0]), + .l2_tbnk1_cfg_ecc_en (l2_tbnk1_cfg_ecc_en), + .l2_tbnk1_cpu0_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu0_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu0_peq_full_q (l2_tbnk1_cpu0_peq_full_q), + .l2_tbnk1_cpu0_peq_hit_q (l2_tbnk1_cpu0_peq_hit_q), + .l2_tbnk1_cpu0_peq_self_evict_l3_q (l2_tbnk1_cpu0_peq_self_evict_l3_q), + .l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu0_snp_hit_e_l3 (l2_tbnk1_cpu0_snp_hit_e_l3), + .l2_tbnk1_cpu0_snp_hit_s_l3 (l2_tbnk1_cpu0_snp_hit_s_l3), + .l2_tbnk1_cpu0_snp_setway_addr_l3 (l2_tbnk1_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu0_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu0_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu1_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu1_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu1_peq_full_q (l2_tbnk1_cpu1_peq_full_q), + .l2_tbnk1_cpu1_peq_hit_q (l2_tbnk1_cpu1_peq_hit_q), + .l2_tbnk1_cpu1_peq_self_evict_l3_q (l2_tbnk1_cpu1_peq_self_evict_l3_q), + .l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu1_snp_hit_e_l3 (l2_tbnk1_cpu1_snp_hit_e_l3), + .l2_tbnk1_cpu1_snp_hit_s_l3 (l2_tbnk1_cpu1_snp_hit_s_l3), + .l2_tbnk1_cpu1_snp_setway_addr_l3 (l2_tbnk1_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu1_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu1_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu2_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu2_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu2_peq_full_q (l2_tbnk1_cpu2_peq_full_q), + .l2_tbnk1_cpu2_peq_hit_q (l2_tbnk1_cpu2_peq_hit_q), + .l2_tbnk1_cpu2_peq_self_evict_l3_q (l2_tbnk1_cpu2_peq_self_evict_l3_q), + .l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu2_snp_hit_e_l3 (l2_tbnk1_cpu2_snp_hit_e_l3), + .l2_tbnk1_cpu2_snp_hit_s_l3 (l2_tbnk1_cpu2_snp_hit_s_l3), + .l2_tbnk1_cpu2_snp_setway_addr_l3 (l2_tbnk1_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu2_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu2_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu3_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu3_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu3_peq_full_q (l2_tbnk1_cpu3_peq_full_q), + .l2_tbnk1_cpu3_peq_hit_q (l2_tbnk1_cpu3_peq_hit_q), + .l2_tbnk1_cpu3_peq_self_evict_l3_q (l2_tbnk1_cpu3_peq_self_evict_l3_q), + .l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu3_snp_hit_e_l3 (l2_tbnk1_cpu3_snp_hit_e_l3), + .l2_tbnk1_cpu3_snp_hit_s_l3 (l2_tbnk1_cpu3_snp_hit_s_l3), + .l2_tbnk1_cpu3_snp_setway_addr_l3 (l2_tbnk1_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu3_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu3_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_dirty_l1 (l2_tbnk1_dirty_l1), + .l2_tbnk1_dis_ns_dbg_arr_acc_x2 (l2_tbnk1_dis_ns_dbg_arr_acc_x2), + .l2_tbnk1_excl_l1 (l2_tbnk1_excl_l1), + .l2_tbnk1_feq_alloc_failed_l4 (l2_tbnk1_feq_alloc_failed_l4), + .l2_tbnk1_feq_axi_wr_vld_not_popped (l2_tbnk1_feq_axi_wr_vld_not_popped), + .l2_tbnk1_feq_frc_incl_l3a (l2_tbnk1_feq_frc_incl_l3a[15:0]), + .l2_tbnk1_feq_kill_l3 (l2_tbnk1_feq_kill_l3), + .l2_tbnk1_feq_last_id_q (l2_tbnk1_feq_last_id_q[4:0]), + .l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk1_feq_tbnk_id_update_or_l3 (l2_tbnk1_feq_tbnk_id_update_or_l3), + .l2_tbnk1_id_l1 (l2_tbnk1_id_l1[9:0]), + .l2_tbnk1_init_req_l1 (l2_tbnk1_init_req_l1), + .l2_tbnk1_kill_l2 (l2_tbnk1_kill_l2), + .l2_tbnk1_l2bb_fake_wr_l1 (l2_tbnk1_l2bb_fake_wr_l1), + .l2_tbnk1_l2bb_wr_l1 (l2_tbnk1_l2bb_wr_l1), + .l2_tbnk1_last_qw_l1 (l2_tbnk1_last_qw_l1), + .l2_tbnk1_lock_l1 (l2_tbnk1_lock_l1[2:0]), + .l2_tbnk1_page_attr_l1 (l2_tbnk1_page_attr_l1[9:0]), + .l2_tbnk1_partial_dw_wr_l1 (l2_tbnk1_partial_dw_wr_l1), + .l2_tbnk1_pf_hazard_l3 (l2_tbnk1_pf_hazard_l3), + .l2_tbnk1_prfm_l1 (l2_tbnk1_prfm_l1), + .l2_tbnk1_prot_l1 (l2_tbnk1_prot_l1[3:0]), + .l2_tbnk1_qw_cnt_l1 (l2_tbnk1_qw_cnt_l1[1:0]), + .l2_tbnk1_rd_fail_hazchk_feq_l3 (l2_tbnk1_rd_fail_hazchk_feq_l3), + .l2_tbnk1_rwvic_axi_read_err_l1 (l2_tbnk1_rwvic_axi_read_err_l1), + .l2_tbnk1_rwvic_ccb_ls_xfer_l1 (l2_tbnk1_rwvic_ccb_ls_xfer_l1), + .l2_tbnk1_rwvic_ccb_way_l1 (l2_tbnk1_rwvic_ccb_way_l1[3:0]), + .l2_tbnk1_rwvic_cmo_clean_l1 (l2_tbnk1_rwvic_cmo_clean_l1), + .l2_tbnk1_rwvic_cmo_inv_l1 (l2_tbnk1_rwvic_cmo_inv_l1), + .l2_tbnk1_rwvic_cmo_pou_l1 (l2_tbnk1_rwvic_cmo_pou_l1), + .l2_tbnk1_rwvic_cmo_setway_l1 (l2_tbnk1_rwvic_cmo_setway_l1), + .l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk1_rwvic_cpu_fb_id_l1 (l2_tbnk1_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk1_rwvic_cpu_id_dcd_l1 (l2_tbnk1_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk1_rwvic_feq_cmp_l3_q (l2_tbnk1_rwvic_feq_cmp_l3_q), + .l2_tbnk1_rwvic_frc_l2hit_fwd_l1 (l2_tbnk1_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk1_rwvic_l2hit_e_l1 (l2_tbnk1_rwvic_l2hit_e_l1), + .l2_tbnk1_rwvic_mesi_sh_l1 (l2_tbnk1_rwvic_mesi_sh_l1), + .l2_tbnk1_rwvic_owner_l1 (l2_tbnk1_rwvic_owner_l1[2:0]), + .l2_tbnk1_rwvic_snp_clr_dirty_l1 (l2_tbnk1_rwvic_snp_clr_dirty_l1), + .l2_tbnk1_rwvic_snp_inv_l1 (l2_tbnk1_rwvic_snp_inv_l1), + .l2_tbnk1_rwvic_snp_l1 (l2_tbnk1_rwvic_snp_l1), + .l2_tbnk1_rwvic_type_l1 (l2_tbnk1_rwvic_type_l1[3:0]), + .l2_tbnk1_rwvic_wa_l1 (l2_tbnk1_rwvic_wa_l1), + .l2_tbnk1_sel_l1 (l2_tbnk1_sel_l1[13:0]), + .l2_tbnk1_size_l1 (l2_tbnk1_size_l1[2:0]), + .l2_tbnk1_snp_byp_peq_haz_pending_q (l2_tbnk1_snp_byp_peq_haz_pending_q), + .l2_tbnk1_snp_dvm_cmpl_l1 (l2_tbnk1_snp_dvm_cmpl_l1), + .l2_tbnk1_snp_hit_feq_evict_l4_dly (l2_tbnk1_snp_hit_feq_evict_l4_dly), + .l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk1_sync_l1 (l2_tbnk1_sync_l1), + .l2_tbnk1_type_l1 (l2_tbnk1_type_l1[6:0]), + .l2_tbnk1_ulen_l1 (l2_tbnk1_ulen_l1[1:0]), + .l2_tbnk1_way_l1 (l2_tbnk1_way_l1), + .l2_tbnk1_wr_data_l3a_q (l2_tbnk1_wr_data_l3a_q[127:0]), + .l2_tbnk1_wr_err_l1 (l2_tbnk1_wr_err_l1), + .l2_tbnk1_wr_fail_feq_full_l3 (l2_tbnk1_wr_fail_feq_full_l3), + .l2_tbnk1_wr_fail_hazchk_feq_l3 (l2_tbnk1_wr_fail_hazchk_feq_l3), + .l2_tbnk1_wr_non_crit_id_l1 (l2_tbnk1_wr_non_crit_id_l1[11:0]), + .l2_tbnk1_wr_strb_mask_l3a_q (l2_tbnk1_wr_strb_mask_l3a_q[15:0]), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .nEXTERRIRQ (nEXTERRIRQ), + .nINTERRIRQ (nINTERRIRQ), + + // inputs + .ACADDRM (ACADDRM[43:0]), + .ACLKENM (ACLKENM), + .ACLKENS (ACLKENS), + .ACPROTM (ACPROTM[2:0]), + .ACSNOOPM (ACSNOOPM[3:0]), + .ACVALIDM (ACVALIDM), + .ARADDRS (ARADDRS[43:0]), + .ARCACHES (ARCACHES[3:0]), + .ARIDS (ARIDS[4:0]), + .ARLENS (ARLENS[7:0]), + .ARPROTS (ARPROTS[2:0]), + .ARREADYM (ARREADYM), + .ARUSERS (ARUSERS[1:0]), + .ARVALIDS (ARVALIDS), + .AWADDRS (AWADDRS[43:0]), + .AWCACHES (AWCACHES[3:0]), + .AWIDS (AWIDS[4:0]), + .AWLENS (AWLENS[7:0]), + .AWPROTS (AWPROTS[2:0]), + .AWREADYM (AWREADYM), + .AWUSERS (AWUSERS[1:0]), + .AWVALIDS (AWVALIDS), + .BIDM (BIDM[6:0]), + .BREADYS (BREADYS), + .BRESPM (BRESPM[1:0]), + .BROADCASTCACHEMAINT (BROADCASTCACHEMAINT), + .BROADCASTINNER (BROADCASTINNER), + .BROADCASTOUTER (BROADCASTOUTER), + .BVALIDM (BVALIDM), + .CDREADYM (CDREADYM), + .CRREADYM (CRREADYM), + .DBGL1RSTDISABLE (DBGL1RSTDISABLE), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .L2FLUSHREQ (L2FLUSHREQ), + .L2QREQn (L2QREQn), + .L2RSTDISABLE (L2RSTDISABLE), + .MBISTREQ (MBISTREQ), + .PERIPHBASE (PERIPHBASE[43:18]), + .RDATAM (RDATAM[127:0]), + .RIDM (RIDM[6:0]), + .RLASTM (RLASTM), + .RREADYS (RREADYS), + .RRESPM (RRESPM[3:0]), + .RVALIDM (RVALIDM), + .STANDBYWFIL2 (STANDBYWFIL2), + .SYSBARDISABLE (SYSBARDISABLE), + .WDATAS (WDATAS[127:0]), + .WLASTS (WLASTS), + .WREADYM (WREADYM), + .WSTRBS (WSTRBS[15:0]), + .WVALIDS (WVALIDS), + .ck_cpu0_l2_standbywfi (ck_cpu0_l2_standbywfi), + .ck_cpu0_l2_standbywfx (ck_cpu0_l2_standbywfx), + .ck_cpu1_l2_standbywfi (ck_cpu1_l2_standbywfi), + .ck_cpu1_l2_standbywfx (ck_cpu1_l2_standbywfx), + .ck_cpu2_l2_standbywfi (ck_cpu2_l2_standbywfi), + .ck_cpu2_l2_standbywfx (ck_cpu2_l2_standbywfx), + .ck_cpu3_l2_standbywfi (ck_cpu3_l2_standbywfi), + .ck_cpu3_l2_standbywfx (ck_cpu3_l2_standbywfx), + .ck_gclkfr (ck_gclkfr), + .ck_gclkl2 (ck_gclkl2), + .ck_l2_ace_inactive (ck_l2_ace_inactive), + .ck_l2_acp_inactive (ck_l2_acp_inactive), + .ck_l2_sky_link_deactivate (ck_l2_sky_link_deactivate), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ic_cpu0_l2_dsb_block (ic_cpu0_l2_dsb_block), + .ic_cpu0_spr_rd_data (ic_cpu0_spr_rd_data[63:0]), + .ic_cpu1_l2_dsb_block (ic_cpu1_l2_dsb_block), + .ic_cpu1_spr_rd_data (ic_cpu1_spr_rd_data[63:0]), + .ic_cpu2_l2_dsb_block (ic_cpu2_l2_dsb_block), + .ic_cpu2_spr_rd_data (ic_cpu2_spr_rd_data[63:0]), + .ic_cpu3_l2_dsb_block (ic_cpu3_l2_dsb_block), + .ic_cpu3_spr_rd_data (ic_cpu3_spr_rd_data[63:0]), + .ic_p_rdata (ic_p_rdata[31:0]), + .ic_p_rdata_valid (ic_p_rdata_valid), + .ic_p_ready (ic_p_ready), + .l2_cpu0_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu0_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu0_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu0_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu0_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu0_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu0_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu0_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu0_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu0_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu0_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu0_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu0_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu0_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu0_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu0_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu0_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu0_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu0_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu0_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu0_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu0_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu0_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu0_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu0_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu0_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu0_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu0_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu0_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu0_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu0_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu0_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu0_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu0_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu0_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu0_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu0_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu0_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu0_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu0_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu0_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu0_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu0_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu0_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu0_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu0_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu0_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu0_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu0_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu0_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu0_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu0_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu0_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu0_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu0_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu0_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu0_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu0_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu0_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu0_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu0_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu0_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu0_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu0_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu0_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu0_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu0_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu0_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu0_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu0_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu0_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu0_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu0_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu0_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu0_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu0_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu0_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu0_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu1_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu1_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu1_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu1_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu1_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu1_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu1_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu1_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu1_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu1_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu1_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu1_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu1_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu1_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu1_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu1_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu1_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu1_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu1_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu1_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu1_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu1_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu1_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu1_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu1_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu1_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu1_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu1_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu1_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu1_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu1_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu1_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu1_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu1_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu1_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu1_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu1_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu1_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu1_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu1_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu1_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu1_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu1_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu1_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu1_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu1_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu1_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu1_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu1_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu1_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu1_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu1_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu1_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu1_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu1_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu1_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu1_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu1_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu1_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu1_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu1_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu1_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu1_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu1_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu1_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu1_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu1_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu1_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu1_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu1_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu1_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu1_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu1_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu1_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu1_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu1_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu1_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu1_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu2_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu2_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu2_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu2_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu2_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu2_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu2_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu2_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu2_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu2_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu2_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu2_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu2_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu2_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu2_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu2_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu2_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu2_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu2_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu2_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu2_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu2_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu2_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu2_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu2_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu2_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu2_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu2_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu2_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu2_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu2_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu2_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu2_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu2_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu2_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu2_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu2_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu2_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu2_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu2_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu2_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu2_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu2_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu2_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu2_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu2_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu2_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu2_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu2_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu2_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu2_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu2_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu2_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu2_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu2_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu2_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu2_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu2_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu2_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu2_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu2_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu2_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu2_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu2_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu2_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu2_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu2_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu2_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu2_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu2_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu2_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu2_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu2_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu2_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu2_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu2_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu2_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu2_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu3_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu3_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu3_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu3_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu3_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu3_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu3_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu3_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu3_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu3_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu3_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu3_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu3_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu3_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu3_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu3_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu3_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu3_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu3_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu3_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu3_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu3_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu3_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu3_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu3_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu3_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu3_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu3_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu3_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu3_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu3_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu3_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu3_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu3_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu3_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu3_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu3_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu3_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu3_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu3_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu3_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu3_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu3_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu3_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu3_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu3_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu3_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu3_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu3_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu3_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu3_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu3_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu3_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu3_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu3_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu3_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu3_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu3_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu3_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu3_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu3_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu3_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu3_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu3_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu3_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu3_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu3_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu3_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu3_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu3_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu3_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu3_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu3_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu3_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu3_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu3_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu3_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu3_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .l2_mbist2_tbnk0_addr_b1 (l2_mbist2_tbnk0_addr_b1[16:0]), + .l2_mbist2_tbnk0_all_b1 (l2_mbist2_tbnk0_all_b1), + .l2_mbist2_tbnk0_array_b1 (l2_mbist2_tbnk0_array_b1[2:0]), + .l2_mbist2_tbnk0_be_b1 (l2_mbist2_tbnk0_be_b1[17:0]), + .l2_mbist2_tbnk0_en_b1 (l2_mbist2_tbnk0_en_b1), + .l2_mbist2_tbnk0_indata_b1 (l2_mbist2_tbnk0_indata_b1[143:0]), + .l2_mbist2_tbnk0_outdata_b3 (l2_mbist2_tbnk0_outdata_b3[143:0]), + .l2_mbist2_tbnk0_sel_b1 (l2_mbist2_tbnk0_sel_b1), + .l2_mbist2_tbnk0_snp0_sel_b1 (l2_mbist2_tbnk0_snp0_sel_b1), + .l2_mbist2_tbnk0_snp1_sel_b1 (l2_mbist2_tbnk0_snp1_sel_b1), + .l2_mbist2_tbnk0_snp2_sel_b1 (l2_mbist2_tbnk0_snp2_sel_b1), + .l2_mbist2_tbnk0_snp3_sel_b1 (l2_mbist2_tbnk0_snp3_sel_b1), + .l2_mbist2_tbnk0_wr_en_b1 (l2_mbist2_tbnk0_wr_en_b1), + .l2_mbist2_tbnk1_addr_b1 (l2_mbist2_tbnk1_addr_b1[16:0]), + .l2_mbist2_tbnk1_all_b1 (l2_mbist2_tbnk1_all_b1), + .l2_mbist2_tbnk1_array_b1 (l2_mbist2_tbnk1_array_b1[2:0]), + .l2_mbist2_tbnk1_be_b1 (l2_mbist2_tbnk1_be_b1[17:0]), + .l2_mbist2_tbnk1_en_b1 (l2_mbist2_tbnk1_en_b1), + .l2_mbist2_tbnk1_indata_b1 (l2_mbist2_tbnk1_indata_b1[143:0]), + .l2_mbist2_tbnk1_outdata_b3 (l2_mbist2_tbnk1_outdata_b3[143:0]), + .l2_mbist2_tbnk1_sel_b1 (l2_mbist2_tbnk1_sel_b1), + .l2_mbist2_tbnk1_snp0_sel_b1 (l2_mbist2_tbnk1_snp0_sel_b1), + .l2_mbist2_tbnk1_snp1_sel_b1 (l2_mbist2_tbnk1_snp1_sel_b1), + .l2_mbist2_tbnk1_snp2_sel_b1 (l2_mbist2_tbnk1_snp2_sel_b1), + .l2_mbist2_tbnk1_snp3_sel_b1 (l2_mbist2_tbnk1_snp3_sel_b1), + .l2_mbist2_tbnk1_wr_en_b1 (l2_mbist2_tbnk1_wr_en_b1), + .l2_tbnk0_addr44_l3_q (l2_tbnk0_addr44_l3_q), + .l2_tbnk0_addr_l6 (l2_tbnk0_addr_l6[5:2]), + .l2_tbnk0_all_tag_incl_active_l3 (l2_tbnk0_all_tag_incl_active_l3), + .l2_tbnk0_cmo_setway_l2_inv_incl_l4 (l2_tbnk0_cmo_setway_l2_inv_incl_l4), + .l2_tbnk0_cpu0_ccb_xfer_l4_dly2 (l2_tbnk0_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu0_hit_l4 (l2_tbnk0_cpu0_hit_l4), + .l2_tbnk0_cpu0_l2_inv_l4_dly2 (l2_tbnk0_cpu0_l2_inv_l4_dly2), + .l2_tbnk0_cpu0_l2hit_e_l4 (l2_tbnk0_cpu0_l2hit_e_l4), + .l2_tbnk0_cpu0_l2hit_s_l4 (l2_tbnk0_cpu0_l2hit_s_l4), + .l2_tbnk0_cpu0_rd_access_l4_dly (l2_tbnk0_cpu0_rd_access_l4_dly), + .l2_tbnk0_cpu0_self_evict_l4_dly_q (l2_tbnk0_cpu0_self_evict_l4_dly_q), + .l2_tbnk0_cpu0_single_ecc_err_l7_q (l2_tbnk0_cpu0_single_ecc_err_l7_q), + .l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu0_vld_nxt_l5 (l2_tbnk0_cpu0_vld_nxt_l5), + .l2_tbnk0_cpu0_wr_access_l4_dly (l2_tbnk0_cpu0_wr_access_l4_dly), + .l2_tbnk0_cpu1_ccb_xfer_l4_dly2 (l2_tbnk0_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu1_hit_l4 (l2_tbnk0_cpu1_hit_l4), + .l2_tbnk0_cpu1_l2_inv_l4_dly2 (l2_tbnk0_cpu1_l2_inv_l4_dly2), + .l2_tbnk0_cpu1_l2hit_e_l4 (l2_tbnk0_cpu1_l2hit_e_l4), + .l2_tbnk0_cpu1_l2hit_s_l4 (l2_tbnk0_cpu1_l2hit_s_l4), + .l2_tbnk0_cpu1_rd_access_l4_dly (l2_tbnk0_cpu1_rd_access_l4_dly), + .l2_tbnk0_cpu1_self_evict_l4_dly_q (l2_tbnk0_cpu1_self_evict_l4_dly_q), + .l2_tbnk0_cpu1_single_ecc_err_l7_q (l2_tbnk0_cpu1_single_ecc_err_l7_q), + .l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu1_vld_nxt_l5 (l2_tbnk0_cpu1_vld_nxt_l5), + .l2_tbnk0_cpu1_wr_access_l4_dly (l2_tbnk0_cpu1_wr_access_l4_dly), + .l2_tbnk0_cpu2_ccb_xfer_l4_dly2 (l2_tbnk0_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu2_hit_l4 (l2_tbnk0_cpu2_hit_l4), + .l2_tbnk0_cpu2_l2_inv_l4_dly2 (l2_tbnk0_cpu2_l2_inv_l4_dly2), + .l2_tbnk0_cpu2_l2hit_e_l4 (l2_tbnk0_cpu2_l2hit_e_l4), + .l2_tbnk0_cpu2_l2hit_s_l4 (l2_tbnk0_cpu2_l2hit_s_l4), + .l2_tbnk0_cpu2_rd_access_l4_dly (l2_tbnk0_cpu2_rd_access_l4_dly), + .l2_tbnk0_cpu2_self_evict_l4_dly_q (l2_tbnk0_cpu2_self_evict_l4_dly_q), + .l2_tbnk0_cpu2_single_ecc_err_l7_q (l2_tbnk0_cpu2_single_ecc_err_l7_q), + .l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu2_vld_nxt_l5 (l2_tbnk0_cpu2_vld_nxt_l5), + .l2_tbnk0_cpu2_wr_access_l4_dly (l2_tbnk0_cpu2_wr_access_l4_dly), + .l2_tbnk0_cpu3_ccb_xfer_l4_dly2 (l2_tbnk0_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu3_hit_l4 (l2_tbnk0_cpu3_hit_l4), + .l2_tbnk0_cpu3_l2_inv_l4_dly2 (l2_tbnk0_cpu3_l2_inv_l4_dly2), + .l2_tbnk0_cpu3_l2hit_e_l4 (l2_tbnk0_cpu3_l2hit_e_l4), + .l2_tbnk0_cpu3_l2hit_s_l4 (l2_tbnk0_cpu3_l2hit_s_l4), + .l2_tbnk0_cpu3_rd_access_l4_dly (l2_tbnk0_cpu3_rd_access_l4_dly), + .l2_tbnk0_cpu3_self_evict_l4_dly_q (l2_tbnk0_cpu3_self_evict_l4_dly_q), + .l2_tbnk0_cpu3_single_ecc_err_l7_q (l2_tbnk0_cpu3_single_ecc_err_l7_q), + .l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu3_vld_nxt_l5 (l2_tbnk0_cpu3_vld_nxt_l5), + .l2_tbnk0_cpu3_wr_access_l4_dly (l2_tbnk0_cpu3_wr_access_l4_dly), + .l2_tbnk0_cpu_rvalid_init_nxt_l5 (l2_tbnk0_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk0_cpu_rvalid_nxt_l5 (l2_tbnk0_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk0_cpu_snp_hit_e_l4_q (l2_tbnk0_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk0_crit_qw_nxt_l5 (l2_tbnk0_crit_qw_nxt_l5), + .l2_tbnk0_data_corrected_l7_q (l2_tbnk0_data_corrected_l7_q[143:0]), + .l2_tbnk0_data_l6 (l2_tbnk0_data_l6[127:0]), + .l2_tbnk0_dbg_ram_acc_l5a (l2_tbnk0_dbg_ram_acc_l5a), + .l2_tbnk0_dbg_ram_acc_unit_nxt (l2_tbnk0_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk0_dbg_ram_id_nxt_l5 (l2_tbnk0_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk0_dirty_l3_q (l2_tbnk0_dirty_l3_q), + .l2_tbnk0_double_ecc_err_l7_q (l2_tbnk0_double_ecc_err_l7_q), + .l2_tbnk0_early_rvalid_l4_q (l2_tbnk0_early_rvalid_l4_q), + .l2_tbnk0_ecc_fixup_blk_arb (l2_tbnk0_ecc_fixup_blk_arb), + .l2_tbnk0_ecc_fixup_inprog_dly_q (l2_tbnk0_ecc_fixup_inprog_dly_q), + .l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk0_ecc_syndrome_reg_q (l2_tbnk0_ecc_syndrome_reg_q[31:0]), + .l2_tbnk0_evict_special_hazard_l3_q (l2_tbnk0_evict_special_hazard_l3_q), + .l2_tbnk0_evict_special_hazard_rwvic_l3_q (l2_tbnk0_evict_special_hazard_rwvic_l3_q), + .l2_tbnk0_excl_l4_q (l2_tbnk0_excl_l4_q), + .l2_tbnk0_feq_addr_upd (l2_tbnk0_feq_addr_upd[44:6]), + .l2_tbnk0_feq_clr_l4 (l2_tbnk0_feq_clr_l4), + .l2_tbnk0_full_miss_l4_q (l2_tbnk0_full_miss_l4_q), + .l2_tbnk0_hit_l4 (l2_tbnk0_hit_l4), + .l2_tbnk0_hit_l7_q (l2_tbnk0_hit_l7_q), + .l2_tbnk0_hit_way_l4_q (l2_tbnk0_hit_way_l4_q[3:0]), + .l2_tbnk0_id_l6_q (l2_tbnk0_id_l6_q[9:0]), + .l2_tbnk0_id_nxt_l5 (l2_tbnk0_id_nxt_l5[9:0]), + .l2_tbnk0_idle (l2_tbnk0_idle), + .l2_tbnk0_l2hit_e_l4 (l2_tbnk0_l2hit_e_l4), + .l2_tbnk0_l2hit_s_l4 (l2_tbnk0_l2hit_s_l4), + .l2_tbnk0_l2v_s_q (l2_tbnk0_l2v_s_q), + .l2_tbnk0_l2v_vld_q (l2_tbnk0_l2v_vld_q), + .l2_tbnk0_last_qw_l6_q (l2_tbnk0_last_qw_l6_q), + .l2_tbnk0_last_qw_nxt_l5 (l2_tbnk0_last_qw_nxt_l5), + .l2_tbnk0_lock_l4 (l2_tbnk0_lock_l4[2:0]), + .l2_tbnk0_merrsr_data (l2_tbnk0_merrsr_data[32:0]), + .l2_tbnk0_pf_cnt_dec_l4_dly (l2_tbnk0_pf_cnt_dec_l4_dly), + .l2_tbnk0_pf_req_sel_for_fwd_l4 (l2_tbnk0_pf_req_sel_for_fwd_l4), + .l2_tbnk0_prfm_nxt_l5 (l2_tbnk0_prfm_nxt_l5), + .l2_tbnk0_prot_l4_q (l2_tbnk0_prot_l4_q[3:0]), + .l2_tbnk0_qw_cnt_l3_q (l2_tbnk0_qw_cnt_l3_q[1:0]), + .l2_tbnk0_raw_hit_l4_q (l2_tbnk0_raw_hit_l4_q), + .l2_tbnk0_rbufid_nxt_l5 (l2_tbnk0_rbufid_nxt_l5[2:0]), + .l2_tbnk0_rd_en_nxt_l5 (l2_tbnk0_rd_en_nxt_l5), + .l2_tbnk0_rwvic_axi_read_err_l3_q (l2_tbnk0_rwvic_axi_read_err_l3_q), + .l2_tbnk0_rwvic_ccb_dirty_l6_q (l2_tbnk0_rwvic_ccb_dirty_l6_q), + .l2_tbnk0_rwvic_ccb_ls_xfer_l3_q (l2_tbnk0_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk0_rwvic_ccb_ls_xfer_l6_q (l2_tbnk0_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk0_rwvic_cmo_inv_l7_q (l2_tbnk0_rwvic_cmo_inv_l7_q), + .l2_tbnk0_rwvic_cmo_l7_q (l2_tbnk0_rwvic_cmo_l7_q), + .l2_tbnk0_rwvic_cmo_pou_l6_q (l2_tbnk0_rwvic_cmo_pou_l6_q), + .l2_tbnk0_rwvic_cmo_setway_ls_l6_q (l2_tbnk0_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk0_rwvic_ddi_l6_q (l2_tbnk0_rwvic_ddi_l6_q), + .l2_tbnk0_rwvic_l2hit_e_l3_q (l2_tbnk0_rwvic_l2hit_e_l3_q), + .l2_tbnk0_rwvic_l2hit_e_l7_q (l2_tbnk0_rwvic_l2hit_e_l7_q), + .l2_tbnk0_rwvic_l2v_dirty_l7_q (l2_tbnk0_rwvic_l2v_dirty_l7_q), + .l2_tbnk0_rwvic_l2v_page_attr_l7_q (l2_tbnk0_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk0_rwvic_l2v_vld_l6_q (l2_tbnk0_rwvic_l2v_vld_l6_q), + .l2_tbnk0_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk0_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk0_rwvic_owner_l7_q (l2_tbnk0_rwvic_owner_l7_q[2:0]), + .l2_tbnk0_rwvic_rd_type_l6_q (l2_tbnk0_rwvic_rd_type_l6_q), + .l2_tbnk0_rwvic_snp_l3_q (l2_tbnk0_rwvic_snp_l3_q), + .l2_tbnk0_rwvic_snp_l6_q (l2_tbnk0_rwvic_snp_l6_q), + .l2_tbnk0_rwvic_tag_wr_l0 (l2_tbnk0_rwvic_tag_wr_l0), + .l2_tbnk0_rwvic_wa_l6_q (l2_tbnk0_rwvic_wa_l6_q), + .l2_tbnk0_size_l4_q (l2_tbnk0_size_l4_q[2:0]), + .l2_tbnk0_snp_hit_e_l4_q (l2_tbnk0_snp_hit_e_l4_q), + .l2_tbnk0_snp_hit_s_l4_q (l2_tbnk0_snp_hit_s_l4_q), + .l2_tbnk0_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk0_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk0_snp_tag_wr_l2_hit_state_l1 (l2_tbnk0_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk0_snp_tag_wr_l2_hit_way_l1 (l2_tbnk0_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk0_special_evict_hazard_l3 (l2_tbnk0_special_evict_hazard_l3), + .l2_tbnk0_special_hazard_l3_q (l2_tbnk0_special_hazard_l3_q), + .l2_tbnk0_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk0_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk0_tag_ecc_err_cpu0_l4 (l2_tbnk0_tag_ecc_err_cpu0_l4), + .l2_tbnk0_tag_ecc_err_cpu1_l4 (l2_tbnk0_tag_ecc_err_cpu1_l4), + .l2_tbnk0_tag_ecc_err_cpu2_l4 (l2_tbnk0_tag_ecc_err_cpu2_l4), + .l2_tbnk0_tag_ecc_err_cpu3_l4 (l2_tbnk0_tag_ecc_err_cpu3_l4), + .l2_tbnk0_tag_ecc_err_l4 (l2_tbnk0_tag_ecc_err_l4), + .l2_tbnk0_ulen_l4_q (l2_tbnk0_ulen_l4_q[1:0]), + .l2_tbnk0_vld_init_l6_q (l2_tbnk0_vld_init_l6_q), + .l2_tbnk0_vld_l6_q (l2_tbnk0_vld_l6_q), + .l2_tbnk0_way_l4_q (l2_tbnk0_way_l4_q), + .l2_tbnk0_way_nxt_l3a (l2_tbnk0_way_nxt_l3a), + .l2_tbnk0_wr_data_l3 (l2_tbnk0_wr_data_l3[143:0]), + .l2_tbnk0_wr_data_l4_en (l2_tbnk0_wr_data_l4_en), + .l2_tbnk0_wr_non_crit_id_l4_q (l2_tbnk0_wr_non_crit_id_l4_q[11:0]), + .l2_tbnk1_addr44_l3_q (l2_tbnk1_addr44_l3_q), + .l2_tbnk1_addr_l6 (l2_tbnk1_addr_l6[5:2]), + .l2_tbnk1_all_tag_incl_active_l3 (l2_tbnk1_all_tag_incl_active_l3), + .l2_tbnk1_cmo_setway_l2_inv_incl_l4 (l2_tbnk1_cmo_setway_l2_inv_incl_l4), + .l2_tbnk1_cpu0_ccb_xfer_l4_dly2 (l2_tbnk1_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu0_hit_l4 (l2_tbnk1_cpu0_hit_l4), + .l2_tbnk1_cpu0_l2_inv_l4_dly2 (l2_tbnk1_cpu0_l2_inv_l4_dly2), + .l2_tbnk1_cpu0_l2hit_e_l4 (l2_tbnk1_cpu0_l2hit_e_l4), + .l2_tbnk1_cpu0_l2hit_s_l4 (l2_tbnk1_cpu0_l2hit_s_l4), + .l2_tbnk1_cpu0_rd_access_l4_dly (l2_tbnk1_cpu0_rd_access_l4_dly), + .l2_tbnk1_cpu0_self_evict_l4_dly_q (l2_tbnk1_cpu0_self_evict_l4_dly_q), + .l2_tbnk1_cpu0_single_ecc_err_l7_q (l2_tbnk1_cpu0_single_ecc_err_l7_q), + .l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu0_vld_nxt_l5 (l2_tbnk1_cpu0_vld_nxt_l5), + .l2_tbnk1_cpu0_wr_access_l4_dly (l2_tbnk1_cpu0_wr_access_l4_dly), + .l2_tbnk1_cpu1_ccb_xfer_l4_dly2 (l2_tbnk1_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu1_hit_l4 (l2_tbnk1_cpu1_hit_l4), + .l2_tbnk1_cpu1_l2_inv_l4_dly2 (l2_tbnk1_cpu1_l2_inv_l4_dly2), + .l2_tbnk1_cpu1_l2hit_e_l4 (l2_tbnk1_cpu1_l2hit_e_l4), + .l2_tbnk1_cpu1_l2hit_s_l4 (l2_tbnk1_cpu1_l2hit_s_l4), + .l2_tbnk1_cpu1_rd_access_l4_dly (l2_tbnk1_cpu1_rd_access_l4_dly), + .l2_tbnk1_cpu1_self_evict_l4_dly_q (l2_tbnk1_cpu1_self_evict_l4_dly_q), + .l2_tbnk1_cpu1_single_ecc_err_l7_q (l2_tbnk1_cpu1_single_ecc_err_l7_q), + .l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu1_vld_nxt_l5 (l2_tbnk1_cpu1_vld_nxt_l5), + .l2_tbnk1_cpu1_wr_access_l4_dly (l2_tbnk1_cpu1_wr_access_l4_dly), + .l2_tbnk1_cpu2_ccb_xfer_l4_dly2 (l2_tbnk1_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu2_hit_l4 (l2_tbnk1_cpu2_hit_l4), + .l2_tbnk1_cpu2_l2_inv_l4_dly2 (l2_tbnk1_cpu2_l2_inv_l4_dly2), + .l2_tbnk1_cpu2_l2hit_e_l4 (l2_tbnk1_cpu2_l2hit_e_l4), + .l2_tbnk1_cpu2_l2hit_s_l4 (l2_tbnk1_cpu2_l2hit_s_l4), + .l2_tbnk1_cpu2_rd_access_l4_dly (l2_tbnk1_cpu2_rd_access_l4_dly), + .l2_tbnk1_cpu2_self_evict_l4_dly_q (l2_tbnk1_cpu2_self_evict_l4_dly_q), + .l2_tbnk1_cpu2_single_ecc_err_l7_q (l2_tbnk1_cpu2_single_ecc_err_l7_q), + .l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu2_vld_nxt_l5 (l2_tbnk1_cpu2_vld_nxt_l5), + .l2_tbnk1_cpu2_wr_access_l4_dly (l2_tbnk1_cpu2_wr_access_l4_dly), + .l2_tbnk1_cpu3_ccb_xfer_l4_dly2 (l2_tbnk1_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu3_hit_l4 (l2_tbnk1_cpu3_hit_l4), + .l2_tbnk1_cpu3_l2_inv_l4_dly2 (l2_tbnk1_cpu3_l2_inv_l4_dly2), + .l2_tbnk1_cpu3_l2hit_e_l4 (l2_tbnk1_cpu3_l2hit_e_l4), + .l2_tbnk1_cpu3_l2hit_s_l4 (l2_tbnk1_cpu3_l2hit_s_l4), + .l2_tbnk1_cpu3_rd_access_l4_dly (l2_tbnk1_cpu3_rd_access_l4_dly), + .l2_tbnk1_cpu3_self_evict_l4_dly_q (l2_tbnk1_cpu3_self_evict_l4_dly_q), + .l2_tbnk1_cpu3_single_ecc_err_l7_q (l2_tbnk1_cpu3_single_ecc_err_l7_q), + .l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu3_vld_nxt_l5 (l2_tbnk1_cpu3_vld_nxt_l5), + .l2_tbnk1_cpu3_wr_access_l4_dly (l2_tbnk1_cpu3_wr_access_l4_dly), + .l2_tbnk1_cpu_rvalid_init_nxt_l5 (l2_tbnk1_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk1_cpu_rvalid_nxt_l5 (l2_tbnk1_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk1_cpu_snp_hit_e_l4_q (l2_tbnk1_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk1_crit_qw_nxt_l5 (l2_tbnk1_crit_qw_nxt_l5), + .l2_tbnk1_data_corrected_l7_q (l2_tbnk1_data_corrected_l7_q[143:0]), + .l2_tbnk1_data_l6 (l2_tbnk1_data_l6[127:0]), + .l2_tbnk1_dbg_ram_acc_l5a (l2_tbnk1_dbg_ram_acc_l5a), + .l2_tbnk1_dbg_ram_acc_unit_nxt (l2_tbnk1_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk1_dbg_ram_id_nxt_l5 (l2_tbnk1_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk1_dirty_l3_q (l2_tbnk1_dirty_l3_q), + .l2_tbnk1_double_ecc_err_l7_q (l2_tbnk1_double_ecc_err_l7_q), + .l2_tbnk1_early_rvalid_l4_q (l2_tbnk1_early_rvalid_l4_q), + .l2_tbnk1_ecc_fixup_blk_arb (l2_tbnk1_ecc_fixup_blk_arb), + .l2_tbnk1_ecc_fixup_inprog_dly_q (l2_tbnk1_ecc_fixup_inprog_dly_q), + .l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk1_ecc_syndrome_reg_q (l2_tbnk1_ecc_syndrome_reg_q[31:0]), + .l2_tbnk1_evict_special_hazard_l3_q (l2_tbnk1_evict_special_hazard_l3_q), + .l2_tbnk1_evict_special_hazard_rwvic_l3_q (l2_tbnk1_evict_special_hazard_rwvic_l3_q), + .l2_tbnk1_excl_l4_q (l2_tbnk1_excl_l4_q), + .l2_tbnk1_feq_addr_upd (l2_tbnk1_feq_addr_upd[44:6]), + .l2_tbnk1_feq_clr_l4 (l2_tbnk1_feq_clr_l4), + .l2_tbnk1_full_miss_l4_q (l2_tbnk1_full_miss_l4_q), + .l2_tbnk1_hit_l4 (l2_tbnk1_hit_l4), + .l2_tbnk1_hit_l7_q (l2_tbnk1_hit_l7_q), + .l2_tbnk1_hit_way_l4_q (l2_tbnk1_hit_way_l4_q[3:0]), + .l2_tbnk1_id_l6_q (l2_tbnk1_id_l6_q[9:0]), + .l2_tbnk1_id_nxt_l5 (l2_tbnk1_id_nxt_l5[9:0]), + .l2_tbnk1_idle (l2_tbnk1_idle), + .l2_tbnk1_l2hit_e_l4 (l2_tbnk1_l2hit_e_l4), + .l2_tbnk1_l2hit_s_l4 (l2_tbnk1_l2hit_s_l4), + .l2_tbnk1_l2v_s_q (l2_tbnk1_l2v_s_q), + .l2_tbnk1_l2v_vld_q (l2_tbnk1_l2v_vld_q), + .l2_tbnk1_last_qw_l6_q (l2_tbnk1_last_qw_l6_q), + .l2_tbnk1_last_qw_nxt_l5 (l2_tbnk1_last_qw_nxt_l5), + .l2_tbnk1_lock_l4 (l2_tbnk1_lock_l4[2:0]), + .l2_tbnk1_merrsr_data (l2_tbnk1_merrsr_data[32:0]), + .l2_tbnk1_pf_cnt_dec_l4_dly (l2_tbnk1_pf_cnt_dec_l4_dly), + .l2_tbnk1_pf_req_sel_for_fwd_l4 (l2_tbnk1_pf_req_sel_for_fwd_l4), + .l2_tbnk1_prfm_nxt_l5 (l2_tbnk1_prfm_nxt_l5), + .l2_tbnk1_prot_l4_q (l2_tbnk1_prot_l4_q[3:0]), + .l2_tbnk1_qw_cnt_l3_q (l2_tbnk1_qw_cnt_l3_q[1:0]), + .l2_tbnk1_raw_hit_l4_q (l2_tbnk1_raw_hit_l4_q), + .l2_tbnk1_rbufid_nxt_l5 (l2_tbnk1_rbufid_nxt_l5[2:0]), + .l2_tbnk1_rd_en_nxt_l5 (l2_tbnk1_rd_en_nxt_l5), + .l2_tbnk1_rwvic_axi_read_err_l3_q (l2_tbnk1_rwvic_axi_read_err_l3_q), + .l2_tbnk1_rwvic_ccb_dirty_l6_q (l2_tbnk1_rwvic_ccb_dirty_l6_q), + .l2_tbnk1_rwvic_ccb_ls_xfer_l3_q (l2_tbnk1_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk1_rwvic_ccb_ls_xfer_l6_q (l2_tbnk1_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk1_rwvic_cmo_inv_l7_q (l2_tbnk1_rwvic_cmo_inv_l7_q), + .l2_tbnk1_rwvic_cmo_l7_q (l2_tbnk1_rwvic_cmo_l7_q), + .l2_tbnk1_rwvic_cmo_pou_l6_q (l2_tbnk1_rwvic_cmo_pou_l6_q), + .l2_tbnk1_rwvic_cmo_setway_ls_l6_q (l2_tbnk1_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk1_rwvic_ddi_l6_q (l2_tbnk1_rwvic_ddi_l6_q), + .l2_tbnk1_rwvic_l2hit_e_l3_q (l2_tbnk1_rwvic_l2hit_e_l3_q), + .l2_tbnk1_rwvic_l2hit_e_l7_q (l2_tbnk1_rwvic_l2hit_e_l7_q), + .l2_tbnk1_rwvic_l2v_dirty_l7_q (l2_tbnk1_rwvic_l2v_dirty_l7_q), + .l2_tbnk1_rwvic_l2v_page_attr_l7_q (l2_tbnk1_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk1_rwvic_l2v_vld_l6_q (l2_tbnk1_rwvic_l2v_vld_l6_q), + .l2_tbnk1_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk1_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk1_rwvic_owner_l7_q (l2_tbnk1_rwvic_owner_l7_q[2:0]), + .l2_tbnk1_rwvic_rd_type_l6_q (l2_tbnk1_rwvic_rd_type_l6_q), + .l2_tbnk1_rwvic_snp_l3_q (l2_tbnk1_rwvic_snp_l3_q), + .l2_tbnk1_rwvic_snp_l6_q (l2_tbnk1_rwvic_snp_l6_q), + .l2_tbnk1_rwvic_tag_wr_l0 (l2_tbnk1_rwvic_tag_wr_l0), + .l2_tbnk1_rwvic_wa_l6_q (l2_tbnk1_rwvic_wa_l6_q), + .l2_tbnk1_size_l4_q (l2_tbnk1_size_l4_q[2:0]), + .l2_tbnk1_snp_hit_e_l4_q (l2_tbnk1_snp_hit_e_l4_q), + .l2_tbnk1_snp_hit_s_l4_q (l2_tbnk1_snp_hit_s_l4_q), + .l2_tbnk1_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk1_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk1_snp_tag_wr_l2_hit_state_l1 (l2_tbnk1_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk1_snp_tag_wr_l2_hit_way_l1 (l2_tbnk1_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk1_special_evict_hazard_l3 (l2_tbnk1_special_evict_hazard_l3), + .l2_tbnk1_special_hazard_l3_q (l2_tbnk1_special_hazard_l3_q), + .l2_tbnk1_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk1_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk1_tag_ecc_err_cpu0_l4 (l2_tbnk1_tag_ecc_err_cpu0_l4), + .l2_tbnk1_tag_ecc_err_cpu1_l4 (l2_tbnk1_tag_ecc_err_cpu1_l4), + .l2_tbnk1_tag_ecc_err_cpu2_l4 (l2_tbnk1_tag_ecc_err_cpu2_l4), + .l2_tbnk1_tag_ecc_err_cpu3_l4 (l2_tbnk1_tag_ecc_err_cpu3_l4), + .l2_tbnk1_tag_ecc_err_l4 (l2_tbnk1_tag_ecc_err_l4), + .l2_tbnk1_ulen_l4_q (l2_tbnk1_ulen_l4_q[1:0]), + .l2_tbnk1_vld_init_l6_q (l2_tbnk1_vld_init_l6_q), + .l2_tbnk1_vld_l6_q (l2_tbnk1_vld_l6_q), + .l2_tbnk1_way_l4_q (l2_tbnk1_way_l4_q), + .l2_tbnk1_way_nxt_l3a (l2_tbnk1_way_nxt_l3a), + .l2_tbnk1_wr_data_l3 (l2_tbnk1_wr_data_l3[143:0]), + .l2_tbnk1_wr_data_l4_en (l2_tbnk1_wr_data_l4_en), + .l2_tbnk1_wr_non_crit_id_l4_q (l2_tbnk1_wr_non_crit_id_l4_q[11:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_spr_rd_data (tm_cpu0_spr_rd_data[63:0]), + .tm_cpu1_spr_rd_data (tm_cpu1_spr_rd_data[63:0]), + .tm_cpu2_spr_rd_data (tm_cpu2_spr_rd_data[63:0]), + .tm_cpu3_spr_rd_data (tm_cpu3_spr_rd_data[63:0]), + .tm_tval_cpu0_spr_rd_data (tm_tval_cpu0_spr_rd_data[63:0]), + .tm_tval_cpu1_spr_rd_data (tm_tval_cpu1_spr_rd_data[63:0]), + .tm_tval_cpu2_spr_rd_data (tm_tval_cpu2_spr_rd_data[63:0]), + .tm_tval_cpu3_spr_rd_data (tm_tval_cpu3_spr_rd_data[63:0]) + ); // ul2_logic + + maia_l2_tbnk ul2_tbnk0( // outputs + .l2_mbist2_addr_b1 (l2_mbist2_tbnk0_addr_b1[16:0]), + .l2_mbist2_array_b1 (l2_mbist2_tbnk0_array_b1[2:0]), + .l2_mbist2_be_b1 (l2_mbist2_tbnk0_be_b1[17:0]), + .l2_mbist2_en_b1 (l2_mbist2_tbnk0_en_b1), + .l2_mbist2_indata_b1 (l2_mbist2_tbnk0_indata_b1[143:0]), + .l2_mbist2_tbnk_all_b1 (l2_mbist2_tbnk0_all_b1), + .l2_mbist2_tbnk_outdata_b3 (l2_mbist2_tbnk0_outdata_b3[143:0]), + .l2_mbist2_tbnk_sel_b1 (l2_mbist2_tbnk0_sel_b1), + .l2_mbist2_tbnk_snp0_sel_b1 (l2_mbist2_tbnk0_snp0_sel_b1), + .l2_mbist2_tbnk_snp1_sel_b1 (l2_mbist2_tbnk0_snp1_sel_b1), + .l2_mbist2_tbnk_snp2_sel_b1 (l2_mbist2_tbnk0_snp2_sel_b1), + .l2_mbist2_tbnk_snp3_sel_b1 (l2_mbist2_tbnk0_snp3_sel_b1), + .l2_mbist2_wr_en_b1 (l2_mbist2_tbnk0_wr_en_b1), + .l2_tbnk_addr44_l3_q (l2_tbnk0_addr44_l3_q), + .l2_tbnk_addr_l6 (l2_tbnk0_addr_l6[5:2]), + .l2_tbnk_all_tag_incl_active_l3 (l2_tbnk0_all_tag_incl_active_l3), + .l2_tbnk_cmo_setway_l2_inv_incl_l4 (l2_tbnk0_cmo_setway_l2_inv_incl_l4), + .l2_tbnk_cpu0_ccb_xfer_l4_dly2 (l2_tbnk0_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk_cpu0_hit_l4 (l2_tbnk0_cpu0_hit_l4), + .l2_tbnk_cpu0_l2_inv_l4_dly2 (l2_tbnk0_cpu0_l2_inv_l4_dly2), + .l2_tbnk_cpu0_l2hit_e_l4 (l2_tbnk0_cpu0_l2hit_e_l4), + .l2_tbnk_cpu0_l2hit_s_l4 (l2_tbnk0_cpu0_l2hit_s_l4), + .l2_tbnk_cpu0_rd_access_l4_dly (l2_tbnk0_cpu0_rd_access_l4_dly), + .l2_tbnk_cpu0_self_evict_l4_dly_q (l2_tbnk0_cpu0_self_evict_l4_dly_q), + .l2_tbnk_cpu0_single_ecc_err_l7_q (l2_tbnk0_cpu0_single_ecc_err_l7_q), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu0_vld_nxt_l5 (l2_tbnk0_cpu0_vld_nxt_l5), + .l2_tbnk_cpu0_wr_access_l4_dly (l2_tbnk0_cpu0_wr_access_l4_dly), + .l2_tbnk_cpu1_ccb_xfer_l4_dly2 (l2_tbnk0_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk_cpu1_hit_l4 (l2_tbnk0_cpu1_hit_l4), + .l2_tbnk_cpu1_l2_inv_l4_dly2 (l2_tbnk0_cpu1_l2_inv_l4_dly2), + .l2_tbnk_cpu1_l2hit_e_l4 (l2_tbnk0_cpu1_l2hit_e_l4), + .l2_tbnk_cpu1_l2hit_s_l4 (l2_tbnk0_cpu1_l2hit_s_l4), + .l2_tbnk_cpu1_rd_access_l4_dly (l2_tbnk0_cpu1_rd_access_l4_dly), + .l2_tbnk_cpu1_self_evict_l4_dly_q (l2_tbnk0_cpu1_self_evict_l4_dly_q), + .l2_tbnk_cpu1_single_ecc_err_l7_q (l2_tbnk0_cpu1_single_ecc_err_l7_q), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu1_vld_nxt_l5 (l2_tbnk0_cpu1_vld_nxt_l5), + .l2_tbnk_cpu1_wr_access_l4_dly (l2_tbnk0_cpu1_wr_access_l4_dly), + .l2_tbnk_cpu2_ccb_xfer_l4_dly2 (l2_tbnk0_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk_cpu2_hit_l4 (l2_tbnk0_cpu2_hit_l4), + .l2_tbnk_cpu2_l2_inv_l4_dly2 (l2_tbnk0_cpu2_l2_inv_l4_dly2), + .l2_tbnk_cpu2_l2hit_e_l4 (l2_tbnk0_cpu2_l2hit_e_l4), + .l2_tbnk_cpu2_l2hit_s_l4 (l2_tbnk0_cpu2_l2hit_s_l4), + .l2_tbnk_cpu2_rd_access_l4_dly (l2_tbnk0_cpu2_rd_access_l4_dly), + .l2_tbnk_cpu2_self_evict_l4_dly_q (l2_tbnk0_cpu2_self_evict_l4_dly_q), + .l2_tbnk_cpu2_single_ecc_err_l7_q (l2_tbnk0_cpu2_single_ecc_err_l7_q), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu2_vld_nxt_l5 (l2_tbnk0_cpu2_vld_nxt_l5), + .l2_tbnk_cpu2_wr_access_l4_dly (l2_tbnk0_cpu2_wr_access_l4_dly), + .l2_tbnk_cpu3_ccb_xfer_l4_dly2 (l2_tbnk0_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk_cpu3_hit_l4 (l2_tbnk0_cpu3_hit_l4), + .l2_tbnk_cpu3_l2_inv_l4_dly2 (l2_tbnk0_cpu3_l2_inv_l4_dly2), + .l2_tbnk_cpu3_l2hit_e_l4 (l2_tbnk0_cpu3_l2hit_e_l4), + .l2_tbnk_cpu3_l2hit_s_l4 (l2_tbnk0_cpu3_l2hit_s_l4), + .l2_tbnk_cpu3_rd_access_l4_dly (l2_tbnk0_cpu3_rd_access_l4_dly), + .l2_tbnk_cpu3_self_evict_l4_dly_q (l2_tbnk0_cpu3_self_evict_l4_dly_q), + .l2_tbnk_cpu3_single_ecc_err_l7_q (l2_tbnk0_cpu3_single_ecc_err_l7_q), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu3_vld_nxt_l5 (l2_tbnk0_cpu3_vld_nxt_l5), + .l2_tbnk_cpu3_wr_access_l4_dly (l2_tbnk0_cpu3_wr_access_l4_dly), + .l2_tbnk_cpu_rvalid_init_nxt_l5 (l2_tbnk0_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk_cpu_rvalid_nxt_l5 (l2_tbnk0_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk_cpu_snp_hit_e_l4_q (l2_tbnk0_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk_crit_qw_nxt_l5 (l2_tbnk0_crit_qw_nxt_l5), + .l2_tbnk_data_corrected_l7_q (l2_tbnk0_data_corrected_l7_q[143:0]), + .l2_tbnk_data_l6 (l2_tbnk0_data_l6[127:0]), + .l2_tbnk_dbg_ram_acc_l5a (l2_tbnk0_dbg_ram_acc_l5a), + .l2_tbnk_dbg_ram_acc_unit_nxt (l2_tbnk0_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk_dbg_ram_id_nxt_l5 (l2_tbnk0_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk_dirty_l3_q (l2_tbnk0_dirty_l3_q), + .l2_tbnk_double_ecc_err_l7_q (l2_tbnk0_double_ecc_err_l7_q), + .l2_tbnk_early_rvalid_l4_q (l2_tbnk0_early_rvalid_l4_q), + .l2_tbnk_ecc_fixup_blk_arb (l2_tbnk0_ecc_fixup_blk_arb), + .l2_tbnk_ecc_fixup_inprog_dly_q (l2_tbnk0_ecc_fixup_inprog_dly_q), + .l2_tbnk_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk_ecc_syndrome_reg_q (l2_tbnk0_ecc_syndrome_reg_q[31:0]), + .l2_tbnk_evict_special_hazard_l3_q (l2_tbnk0_evict_special_hazard_l3_q), + .l2_tbnk_evict_special_hazard_rwvic_l3_q (l2_tbnk0_evict_special_hazard_rwvic_l3_q), + .l2_tbnk_excl_l4_q (l2_tbnk0_excl_l4_q), + .l2_tbnk_feq_addr_upd (l2_tbnk0_feq_addr_upd[44:6]), + .l2_tbnk_feq_clr_l4 (l2_tbnk0_feq_clr_l4), + .l2_tbnk_full_miss_l4_q (l2_tbnk0_full_miss_l4_q), + .l2_tbnk_hit_l4 (l2_tbnk0_hit_l4), + .l2_tbnk_hit_l7_q (l2_tbnk0_hit_l7_q), + .l2_tbnk_hit_way_l4_q (l2_tbnk0_hit_way_l4_q[3:0]), + .l2_tbnk_id_l6_q (l2_tbnk0_id_l6_q[9:0]), + .l2_tbnk_id_nxt_l5 (l2_tbnk0_id_nxt_l5[9:0]), + .l2_tbnk_idle (l2_tbnk0_idle), + .l2_tbnk_l2hit_e_l4 (l2_tbnk0_l2hit_e_l4), + .l2_tbnk_l2hit_s_l4 (l2_tbnk0_l2hit_s_l4), + .l2_tbnk_l2v_s_q (l2_tbnk0_l2v_s_q), + .l2_tbnk_l2v_vld_q (l2_tbnk0_l2v_vld_q), + .l2_tbnk_last_qw_l6_q (l2_tbnk0_last_qw_l6_q), + .l2_tbnk_last_qw_nxt_l5 (l2_tbnk0_last_qw_nxt_l5), + .l2_tbnk_lock_l4 (l2_tbnk0_lock_l4[2:0]), + .l2_tbnk_merrsr_data (l2_tbnk0_merrsr_data[32:0]), + .l2_tbnk_pf_cnt_dec_l4_dly (l2_tbnk0_pf_cnt_dec_l4_dly), + .l2_tbnk_pf_req_sel_for_fwd_l4 (l2_tbnk0_pf_req_sel_for_fwd_l4), + .l2_tbnk_prfm_nxt_l5 (l2_tbnk0_prfm_nxt_l5), + .l2_tbnk_prot_l4_q (l2_tbnk0_prot_l4_q[3:0]), + .l2_tbnk_qw_cnt_l3_q (l2_tbnk0_qw_cnt_l3_q[1:0]), + .l2_tbnk_raw_hit_l4_q (l2_tbnk0_raw_hit_l4_q), + .l2_tbnk_rbufid_nxt_l5 (l2_tbnk0_rbufid_nxt_l5[2:0]), + .l2_tbnk_rd_en_nxt_l5 (l2_tbnk0_rd_en_nxt_l5), + .l2_tbnk_rwvic_axi_read_err_l3_q (l2_tbnk0_rwvic_axi_read_err_l3_q), + .l2_tbnk_rwvic_ccb_dirty_l6_q (l2_tbnk0_rwvic_ccb_dirty_l6_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l3_q (l2_tbnk0_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l6_q (l2_tbnk0_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk_rwvic_cmo_inv_l7_q (l2_tbnk0_rwvic_cmo_inv_l7_q), + .l2_tbnk_rwvic_cmo_l7_q (l2_tbnk0_rwvic_cmo_l7_q), + .l2_tbnk_rwvic_cmo_pou_l6_q (l2_tbnk0_rwvic_cmo_pou_l6_q), + .l2_tbnk_rwvic_cmo_setway_ls_l6_q (l2_tbnk0_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk_rwvic_ddi_l6_q (l2_tbnk0_rwvic_ddi_l6_q), + .l2_tbnk_rwvic_l2hit_e_l3_q (l2_tbnk0_rwvic_l2hit_e_l3_q), + .l2_tbnk_rwvic_l2hit_e_l7_q (l2_tbnk0_rwvic_l2hit_e_l7_q), + .l2_tbnk_rwvic_l2v_dirty_l7_q (l2_tbnk0_rwvic_l2v_dirty_l7_q), + .l2_tbnk_rwvic_l2v_page_attr_l7_q (l2_tbnk0_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk_rwvic_l2v_vld_l6_q (l2_tbnk0_rwvic_l2v_vld_l6_q), + .l2_tbnk_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk0_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk_rwvic_owner_l7_q (l2_tbnk0_rwvic_owner_l7_q[2:0]), + .l2_tbnk_rwvic_rd_type_l6_q (l2_tbnk0_rwvic_rd_type_l6_q), + .l2_tbnk_rwvic_snp_l3_q (l2_tbnk0_rwvic_snp_l3_q), + .l2_tbnk_rwvic_snp_l6_q (l2_tbnk0_rwvic_snp_l6_q), + .l2_tbnk_rwvic_tag_wr_l0 (l2_tbnk0_rwvic_tag_wr_l0), + .l2_tbnk_rwvic_wa_l6_q (l2_tbnk0_rwvic_wa_l6_q), + .l2_tbnk_size_l4_q (l2_tbnk0_size_l4_q[2:0]), + .l2_tbnk_snp_hit_e_l4_q (l2_tbnk0_snp_hit_e_l4_q), + .l2_tbnk_snp_hit_s_l4_q (l2_tbnk0_snp_hit_s_l4_q), + .l2_tbnk_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk0_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk_snp_tag_wr_l2_hit_state_l1 (l2_tbnk0_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk_snp_tag_wr_l2_hit_way_l1 (l2_tbnk0_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk_special_evict_hazard_l3 (l2_tbnk0_special_evict_hazard_l3), + .l2_tbnk_special_hazard_l3_q (l2_tbnk0_special_hazard_l3_q), + .l2_tbnk_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk0_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk_tag_ecc_err_cpu0_l4 (l2_tbnk0_tag_ecc_err_cpu0_l4), + .l2_tbnk_tag_ecc_err_cpu1_l4 (l2_tbnk0_tag_ecc_err_cpu1_l4), + .l2_tbnk_tag_ecc_err_cpu2_l4 (l2_tbnk0_tag_ecc_err_cpu2_l4), + .l2_tbnk_tag_ecc_err_cpu3_l4 (l2_tbnk0_tag_ecc_err_cpu3_l4), + .l2_tbnk_tag_ecc_err_l4 (l2_tbnk0_tag_ecc_err_l4), + .l2_tbnk_ulen_l4_q (l2_tbnk0_ulen_l4_q[1:0]), + .l2_tbnk_vld_init_l6_q (l2_tbnk0_vld_init_l6_q), + .l2_tbnk_vld_l6_q (l2_tbnk0_vld_l6_q), + .l2_tbnk_way_l4_q (l2_tbnk0_way_l4_q), + .l2_tbnk_way_nxt_l3a (l2_tbnk0_way_nxt_l3a), + .l2_tbnk_wr_data_l3 (l2_tbnk0_wr_data_l3[143:0]), + .l2_tbnk_wr_data_l4_en (l2_tbnk0_wr_data_l4_en), + .l2_tbnk_wr_non_crit_id_l4_q (l2_tbnk0_wr_non_crit_id_l4_q[11:0]), + + // inputs + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ), + .ck_areset_l2 (ck_areset_l2), + .ck_gclkl2 (ck_gclkb0), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_mbist2_snp0_outdata_b2 (l2_mbist2_tbnk0_snp0_outdata_b2[79:0]), + .l2_mbist2_snp0_outdata_vld_b2 (l2_mbist2_tbnk0_snp0_outdata_vld_b2), + .l2_mbist2_snp1_outdata_b2 (l2_mbist2_tbnk0_snp1_outdata_b2[79:0]), + .l2_mbist2_snp1_outdata_vld_b2 (l2_mbist2_tbnk0_snp1_outdata_vld_b2), + .l2_mbist2_snp2_outdata_b2 (l2_mbist2_tbnk0_snp2_outdata_b2[79:0]), + .l2_mbist2_snp2_outdata_vld_b2 (l2_mbist2_tbnk0_snp2_outdata_vld_b2), + .l2_mbist2_snp3_outdata_b2 (l2_mbist2_tbnk0_snp3_outdata_b2[79:0]), + .l2_mbist2_snp3_outdata_vld_b2 (l2_mbist2_tbnk0_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_skyros_intf (1'b0), + .l2_tbnk_addr_l1 (l2_tbnk0_addr_l1[44:0]), + .l2_tbnk_asq_cmp_evict_l3_q (l2_tbnk0_asq_cmp_evict_l3_q), + .l2_tbnk_asq_full_flsh (l2_tbnk0_asq_full_flsh), + .l2_tbnk_asq_nc_so_dev_limit (l2_tbnk0_asq_nc_so_dev_limit), + .l2_tbnk_cache_attr_l1 (l2_tbnk0_cache_attr_l1[2:0]), + .l2_tbnk_cfg_ecc_en (l2_tbnk0_cfg_ecc_en), + .l2_tbnk_cpu0_peq_full_q (l2_tbnk0_cpu0_peq_full_q), + .l2_tbnk_cpu0_peq_hit_q (l2_tbnk0_cpu0_peq_hit_q), + .l2_tbnk_cpu0_peq_self_evict_l3_q (l2_tbnk0_cpu0_peq_self_evict_l3_q), + .l2_tbnk_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu0_snp_hit_e_l3 (l2_tbnk0_cpu0_snp_hit_e_l3), + .l2_tbnk_cpu0_snp_hit_s_l3 (l2_tbnk0_cpu0_snp_hit_s_l3), + .l2_tbnk_cpu0_snp_setway_addr_l3 (l2_tbnk0_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu1_peq_full_q (l2_tbnk0_cpu1_peq_full_q), + .l2_tbnk_cpu1_peq_hit_q (l2_tbnk0_cpu1_peq_hit_q), + .l2_tbnk_cpu1_peq_self_evict_l3_q (l2_tbnk0_cpu1_peq_self_evict_l3_q), + .l2_tbnk_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu1_snp_hit_e_l3 (l2_tbnk0_cpu1_snp_hit_e_l3), + .l2_tbnk_cpu1_snp_hit_s_l3 (l2_tbnk0_cpu1_snp_hit_s_l3), + .l2_tbnk_cpu1_snp_setway_addr_l3 (l2_tbnk0_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu2_peq_full_q (l2_tbnk0_cpu2_peq_full_q), + .l2_tbnk_cpu2_peq_hit_q (l2_tbnk0_cpu2_peq_hit_q), + .l2_tbnk_cpu2_peq_self_evict_l3_q (l2_tbnk0_cpu2_peq_self_evict_l3_q), + .l2_tbnk_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu2_snp_hit_e_l3 (l2_tbnk0_cpu2_snp_hit_e_l3), + .l2_tbnk_cpu2_snp_hit_s_l3 (l2_tbnk0_cpu2_snp_hit_s_l3), + .l2_tbnk_cpu2_snp_setway_addr_l3 (l2_tbnk0_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu3_peq_full_q (l2_tbnk0_cpu3_peq_full_q), + .l2_tbnk_cpu3_peq_hit_q (l2_tbnk0_cpu3_peq_hit_q), + .l2_tbnk_cpu3_peq_self_evict_l3_q (l2_tbnk0_cpu3_peq_self_evict_l3_q), + .l2_tbnk_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu3_snp_hit_e_l3 (l2_tbnk0_cpu3_snp_hit_e_l3), + .l2_tbnk_cpu3_snp_hit_s_l3 (l2_tbnk0_cpu3_snp_hit_s_l3), + .l2_tbnk_cpu3_snp_setway_addr_l3 (l2_tbnk0_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_dirty_l1 (l2_tbnk0_dirty_l1), + .l2_tbnk_dis_ns_dbg_arr_acc_x2 (l2_tbnk0_dis_ns_dbg_arr_acc_x2), + .l2_tbnk_excl_l1 (l2_tbnk0_excl_l1), + .l2_tbnk_feq_alloc_failed_l4 (l2_tbnk0_feq_alloc_failed_l4), + .l2_tbnk_feq_axi_wr_vld_not_popped (l2_tbnk0_feq_axi_wr_vld_not_popped), + .l2_tbnk_feq_frc_incl_l3a (l2_tbnk0_feq_frc_incl_l3a[15:0]), + .l2_tbnk_feq_kill_l3 (l2_tbnk0_feq_kill_l3), + .l2_tbnk_feq_last_id_q (l2_tbnk0_feq_last_id_q[4:0]), + .l2_tbnk_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk_feq_tbnk_id_update_or_l3 (l2_tbnk0_feq_tbnk_id_update_or_l3), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .l2_tbnk_id_l1 (l2_tbnk0_id_l1[9:0]), + .l2_tbnk_init_req_l1 (l2_tbnk0_init_req_l1), + .l2_tbnk_kill_l2 (l2_tbnk0_kill_l2), + .l2_tbnk_l2bb_fake_wr_l1 (l2_tbnk0_l2bb_fake_wr_l1), + .l2_tbnk_l2bb_wr_l1 (l2_tbnk0_l2bb_wr_l1), + .l2_tbnk_last_qw_l1 (l2_tbnk0_last_qw_l1), + .l2_tbnk_lock_l1 (l2_tbnk0_lock_l1[2:0]), + .l2_tbnk_page_attr_l1 (l2_tbnk0_page_attr_l1[9:0]), + .l2_tbnk_partial_dw_wr_l1 (l2_tbnk0_partial_dw_wr_l1), + .l2_tbnk_pf_hazard_l3 (l2_tbnk0_pf_hazard_l3), + .l2_tbnk_prfm_l1 (l2_tbnk0_prfm_l1), + .l2_tbnk_prot_l1 (l2_tbnk0_prot_l1[3:0]), + .l2_tbnk_qw_cnt_l1 (l2_tbnk0_qw_cnt_l1[1:0]), + .l2_tbnk_rd_fail_hazchk_feq_l3 (l2_tbnk0_rd_fail_hazchk_feq_l3), + .l2_tbnk_rwvic_axi_read_err_l1 (l2_tbnk0_rwvic_axi_read_err_l1), + .l2_tbnk_rwvic_ccb_ls_xfer_l1 (l2_tbnk0_rwvic_ccb_ls_xfer_l1), + .l2_tbnk_rwvic_ccb_way_l1 (l2_tbnk0_rwvic_ccb_way_l1[3:0]), + .l2_tbnk_rwvic_cmo_clean_l1 (l2_tbnk0_rwvic_cmo_clean_l1), + .l2_tbnk_rwvic_cmo_inv_l1 (l2_tbnk0_rwvic_cmo_inv_l1), + .l2_tbnk_rwvic_cmo_pou_l1 (l2_tbnk0_rwvic_cmo_pou_l1), + .l2_tbnk_rwvic_cmo_setway_l1 (l2_tbnk0_rwvic_cmo_setway_l1), + .l2_tbnk_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk_rwvic_cpu_fb_id_l1 (l2_tbnk0_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk_rwvic_cpu_id_dcd_l1 (l2_tbnk0_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk_rwvic_feq_cmp_l3_q (l2_tbnk0_rwvic_feq_cmp_l3_q), + .l2_tbnk_rwvic_frc_l2hit_fwd_l1 (l2_tbnk0_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk_rwvic_l2hit_e_l1 (l2_tbnk0_rwvic_l2hit_e_l1), + .l2_tbnk_rwvic_mesi_sh_l1 (l2_tbnk0_rwvic_mesi_sh_l1), + .l2_tbnk_rwvic_owner_l1 (l2_tbnk0_rwvic_owner_l1[2:0]), + .l2_tbnk_rwvic_snp_clr_dirty_l1 (l2_tbnk0_rwvic_snp_clr_dirty_l1), + .l2_tbnk_rwvic_snp_inv_l1 (l2_tbnk0_rwvic_snp_inv_l1), + .l2_tbnk_rwvic_snp_l1 (l2_tbnk0_rwvic_snp_l1), + .l2_tbnk_rwvic_type_l1 (l2_tbnk0_rwvic_type_l1[3:0]), + .l2_tbnk_rwvic_wa_l1 (l2_tbnk0_rwvic_wa_l1), + .l2_tbnk_sel_l1 (l2_tbnk0_sel_l1[13:0]), + .l2_tbnk_size_l1 (l2_tbnk0_size_l1[2:0]), + .l2_tbnk_snp_byp_peq_haz_pending_q (l2_tbnk0_snp_byp_peq_haz_pending_q), + .l2_tbnk_snp_dvm_cmpl_l1 (l2_tbnk0_snp_dvm_cmpl_l1), + .l2_tbnk_snp_hit_feq_evict_l4_dly (l2_tbnk0_snp_hit_feq_evict_l4_dly), + .l2_tbnk_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_sync_l1 (l2_tbnk0_sync_l1), + .l2_tbnk_type_l1 (l2_tbnk0_type_l1[6:0]), + .l2_tbnk_ulen_l1 (l2_tbnk0_ulen_l1[1:0]), + .l2_tbnk_way_l1 (l2_tbnk0_way_l1), + .l2_tbnk_wr_data_l3a_q (l2_tbnk0_wr_data_l3a_q[127:0]), + .l2_tbnk_wr_err_l1 (l2_tbnk0_wr_err_l1), + .l2_tbnk_wr_fail_feq_full_l3 (l2_tbnk0_wr_fail_feq_full_l3), + .l2_tbnk_wr_fail_hazchk_feq_l3 (l2_tbnk0_wr_fail_hazchk_feq_l3), + .l2_tbnk_wr_non_crit_id_l1 (l2_tbnk0_wr_non_crit_id_l1[11:0]), + .l2_tbnk_wr_strb_mask_l3a_q (l2_tbnk0_wr_strb_mask_l3a_q[15:0]) + ); // ul2_tbnk0 + + maia_l2_tbnk ul2_tbnk1( // outputs + .l2_mbist2_addr_b1 (l2_mbist2_tbnk1_addr_b1[16:0]), + .l2_mbist2_array_b1 (l2_mbist2_tbnk1_array_b1[2:0]), + .l2_mbist2_be_b1 (l2_mbist2_tbnk1_be_b1[17:0]), + .l2_mbist2_en_b1 (l2_mbist2_tbnk1_en_b1), + .l2_mbist2_indata_b1 (l2_mbist2_tbnk1_indata_b1[143:0]), + .l2_mbist2_tbnk_all_b1 (l2_mbist2_tbnk1_all_b1), + .l2_mbist2_tbnk_outdata_b3 (l2_mbist2_tbnk1_outdata_b3[143:0]), + .l2_mbist2_tbnk_sel_b1 (l2_mbist2_tbnk1_sel_b1), + .l2_mbist2_tbnk_snp0_sel_b1 (l2_mbist2_tbnk1_snp0_sel_b1), + .l2_mbist2_tbnk_snp1_sel_b1 (l2_mbist2_tbnk1_snp1_sel_b1), + .l2_mbist2_tbnk_snp2_sel_b1 (l2_mbist2_tbnk1_snp2_sel_b1), + .l2_mbist2_tbnk_snp3_sel_b1 (l2_mbist2_tbnk1_snp3_sel_b1), + .l2_mbist2_wr_en_b1 (l2_mbist2_tbnk1_wr_en_b1), + .l2_tbnk_addr44_l3_q (l2_tbnk1_addr44_l3_q), + .l2_tbnk_addr_l6 (l2_tbnk1_addr_l6[5:2]), + .l2_tbnk_all_tag_incl_active_l3 (l2_tbnk1_all_tag_incl_active_l3), + .l2_tbnk_cmo_setway_l2_inv_incl_l4 (l2_tbnk1_cmo_setway_l2_inv_incl_l4), + .l2_tbnk_cpu0_ccb_xfer_l4_dly2 (l2_tbnk1_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk_cpu0_hit_l4 (l2_tbnk1_cpu0_hit_l4), + .l2_tbnk_cpu0_l2_inv_l4_dly2 (l2_tbnk1_cpu0_l2_inv_l4_dly2), + .l2_tbnk_cpu0_l2hit_e_l4 (l2_tbnk1_cpu0_l2hit_e_l4), + .l2_tbnk_cpu0_l2hit_s_l4 (l2_tbnk1_cpu0_l2hit_s_l4), + .l2_tbnk_cpu0_rd_access_l4_dly (l2_tbnk1_cpu0_rd_access_l4_dly), + .l2_tbnk_cpu0_self_evict_l4_dly_q (l2_tbnk1_cpu0_self_evict_l4_dly_q), + .l2_tbnk_cpu0_single_ecc_err_l7_q (l2_tbnk1_cpu0_single_ecc_err_l7_q), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu0_vld_nxt_l5 (l2_tbnk1_cpu0_vld_nxt_l5), + .l2_tbnk_cpu0_wr_access_l4_dly (l2_tbnk1_cpu0_wr_access_l4_dly), + .l2_tbnk_cpu1_ccb_xfer_l4_dly2 (l2_tbnk1_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk_cpu1_hit_l4 (l2_tbnk1_cpu1_hit_l4), + .l2_tbnk_cpu1_l2_inv_l4_dly2 (l2_tbnk1_cpu1_l2_inv_l4_dly2), + .l2_tbnk_cpu1_l2hit_e_l4 (l2_tbnk1_cpu1_l2hit_e_l4), + .l2_tbnk_cpu1_l2hit_s_l4 (l2_tbnk1_cpu1_l2hit_s_l4), + .l2_tbnk_cpu1_rd_access_l4_dly (l2_tbnk1_cpu1_rd_access_l4_dly), + .l2_tbnk_cpu1_self_evict_l4_dly_q (l2_tbnk1_cpu1_self_evict_l4_dly_q), + .l2_tbnk_cpu1_single_ecc_err_l7_q (l2_tbnk1_cpu1_single_ecc_err_l7_q), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu1_vld_nxt_l5 (l2_tbnk1_cpu1_vld_nxt_l5), + .l2_tbnk_cpu1_wr_access_l4_dly (l2_tbnk1_cpu1_wr_access_l4_dly), + .l2_tbnk_cpu2_ccb_xfer_l4_dly2 (l2_tbnk1_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk_cpu2_hit_l4 (l2_tbnk1_cpu2_hit_l4), + .l2_tbnk_cpu2_l2_inv_l4_dly2 (l2_tbnk1_cpu2_l2_inv_l4_dly2), + .l2_tbnk_cpu2_l2hit_e_l4 (l2_tbnk1_cpu2_l2hit_e_l4), + .l2_tbnk_cpu2_l2hit_s_l4 (l2_tbnk1_cpu2_l2hit_s_l4), + .l2_tbnk_cpu2_rd_access_l4_dly (l2_tbnk1_cpu2_rd_access_l4_dly), + .l2_tbnk_cpu2_self_evict_l4_dly_q (l2_tbnk1_cpu2_self_evict_l4_dly_q), + .l2_tbnk_cpu2_single_ecc_err_l7_q (l2_tbnk1_cpu2_single_ecc_err_l7_q), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu2_vld_nxt_l5 (l2_tbnk1_cpu2_vld_nxt_l5), + .l2_tbnk_cpu2_wr_access_l4_dly (l2_tbnk1_cpu2_wr_access_l4_dly), + .l2_tbnk_cpu3_ccb_xfer_l4_dly2 (l2_tbnk1_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk_cpu3_hit_l4 (l2_tbnk1_cpu3_hit_l4), + .l2_tbnk_cpu3_l2_inv_l4_dly2 (l2_tbnk1_cpu3_l2_inv_l4_dly2), + .l2_tbnk_cpu3_l2hit_e_l4 (l2_tbnk1_cpu3_l2hit_e_l4), + .l2_tbnk_cpu3_l2hit_s_l4 (l2_tbnk1_cpu3_l2hit_s_l4), + .l2_tbnk_cpu3_rd_access_l4_dly (l2_tbnk1_cpu3_rd_access_l4_dly), + .l2_tbnk_cpu3_self_evict_l4_dly_q (l2_tbnk1_cpu3_self_evict_l4_dly_q), + .l2_tbnk_cpu3_single_ecc_err_l7_q (l2_tbnk1_cpu3_single_ecc_err_l7_q), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu3_vld_nxt_l5 (l2_tbnk1_cpu3_vld_nxt_l5), + .l2_tbnk_cpu3_wr_access_l4_dly (l2_tbnk1_cpu3_wr_access_l4_dly), + .l2_tbnk_cpu_rvalid_init_nxt_l5 (l2_tbnk1_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk_cpu_rvalid_nxt_l5 (l2_tbnk1_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk_cpu_snp_hit_e_l4_q (l2_tbnk1_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk_crit_qw_nxt_l5 (l2_tbnk1_crit_qw_nxt_l5), + .l2_tbnk_data_corrected_l7_q (l2_tbnk1_data_corrected_l7_q[143:0]), + .l2_tbnk_data_l6 (l2_tbnk1_data_l6[127:0]), + .l2_tbnk_dbg_ram_acc_l5a (l2_tbnk1_dbg_ram_acc_l5a), + .l2_tbnk_dbg_ram_acc_unit_nxt (l2_tbnk1_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk_dbg_ram_id_nxt_l5 (l2_tbnk1_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk_dirty_l3_q (l2_tbnk1_dirty_l3_q), + .l2_tbnk_double_ecc_err_l7_q (l2_tbnk1_double_ecc_err_l7_q), + .l2_tbnk_early_rvalid_l4_q (l2_tbnk1_early_rvalid_l4_q), + .l2_tbnk_ecc_fixup_blk_arb (l2_tbnk1_ecc_fixup_blk_arb), + .l2_tbnk_ecc_fixup_inprog_dly_q (l2_tbnk1_ecc_fixup_inprog_dly_q), + .l2_tbnk_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk_ecc_syndrome_reg_q (l2_tbnk1_ecc_syndrome_reg_q[31:0]), + .l2_tbnk_evict_special_hazard_l3_q (l2_tbnk1_evict_special_hazard_l3_q), + .l2_tbnk_evict_special_hazard_rwvic_l3_q (l2_tbnk1_evict_special_hazard_rwvic_l3_q), + .l2_tbnk_excl_l4_q (l2_tbnk1_excl_l4_q), + .l2_tbnk_feq_addr_upd (l2_tbnk1_feq_addr_upd[44:6]), + .l2_tbnk_feq_clr_l4 (l2_tbnk1_feq_clr_l4), + .l2_tbnk_full_miss_l4_q (l2_tbnk1_full_miss_l4_q), + .l2_tbnk_hit_l4 (l2_tbnk1_hit_l4), + .l2_tbnk_hit_l7_q (l2_tbnk1_hit_l7_q), + .l2_tbnk_hit_way_l4_q (l2_tbnk1_hit_way_l4_q[3:0]), + .l2_tbnk_id_l6_q (l2_tbnk1_id_l6_q[9:0]), + .l2_tbnk_id_nxt_l5 (l2_tbnk1_id_nxt_l5[9:0]), + .l2_tbnk_idle (l2_tbnk1_idle), + .l2_tbnk_l2hit_e_l4 (l2_tbnk1_l2hit_e_l4), + .l2_tbnk_l2hit_s_l4 (l2_tbnk1_l2hit_s_l4), + .l2_tbnk_l2v_s_q (l2_tbnk1_l2v_s_q), + .l2_tbnk_l2v_vld_q (l2_tbnk1_l2v_vld_q), + .l2_tbnk_last_qw_l6_q (l2_tbnk1_last_qw_l6_q), + .l2_tbnk_last_qw_nxt_l5 (l2_tbnk1_last_qw_nxt_l5), + .l2_tbnk_lock_l4 (l2_tbnk1_lock_l4[2:0]), + .l2_tbnk_merrsr_data (l2_tbnk1_merrsr_data[32:0]), + .l2_tbnk_pf_cnt_dec_l4_dly (l2_tbnk1_pf_cnt_dec_l4_dly), + .l2_tbnk_pf_req_sel_for_fwd_l4 (l2_tbnk1_pf_req_sel_for_fwd_l4), + .l2_tbnk_prfm_nxt_l5 (l2_tbnk1_prfm_nxt_l5), + .l2_tbnk_prot_l4_q (l2_tbnk1_prot_l4_q[3:0]), + .l2_tbnk_qw_cnt_l3_q (l2_tbnk1_qw_cnt_l3_q[1:0]), + .l2_tbnk_raw_hit_l4_q (l2_tbnk1_raw_hit_l4_q), + .l2_tbnk_rbufid_nxt_l5 (l2_tbnk1_rbufid_nxt_l5[2:0]), + .l2_tbnk_rd_en_nxt_l5 (l2_tbnk1_rd_en_nxt_l5), + .l2_tbnk_rwvic_axi_read_err_l3_q (l2_tbnk1_rwvic_axi_read_err_l3_q), + .l2_tbnk_rwvic_ccb_dirty_l6_q (l2_tbnk1_rwvic_ccb_dirty_l6_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l3_q (l2_tbnk1_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l6_q (l2_tbnk1_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk_rwvic_cmo_inv_l7_q (l2_tbnk1_rwvic_cmo_inv_l7_q), + .l2_tbnk_rwvic_cmo_l7_q (l2_tbnk1_rwvic_cmo_l7_q), + .l2_tbnk_rwvic_cmo_pou_l6_q (l2_tbnk1_rwvic_cmo_pou_l6_q), + .l2_tbnk_rwvic_cmo_setway_ls_l6_q (l2_tbnk1_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk_rwvic_ddi_l6_q (l2_tbnk1_rwvic_ddi_l6_q), + .l2_tbnk_rwvic_l2hit_e_l3_q (l2_tbnk1_rwvic_l2hit_e_l3_q), + .l2_tbnk_rwvic_l2hit_e_l7_q (l2_tbnk1_rwvic_l2hit_e_l7_q), + .l2_tbnk_rwvic_l2v_dirty_l7_q (l2_tbnk1_rwvic_l2v_dirty_l7_q), + .l2_tbnk_rwvic_l2v_page_attr_l7_q (l2_tbnk1_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk_rwvic_l2v_vld_l6_q (l2_tbnk1_rwvic_l2v_vld_l6_q), + .l2_tbnk_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk1_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk_rwvic_owner_l7_q (l2_tbnk1_rwvic_owner_l7_q[2:0]), + .l2_tbnk_rwvic_rd_type_l6_q (l2_tbnk1_rwvic_rd_type_l6_q), + .l2_tbnk_rwvic_snp_l3_q (l2_tbnk1_rwvic_snp_l3_q), + .l2_tbnk_rwvic_snp_l6_q (l2_tbnk1_rwvic_snp_l6_q), + .l2_tbnk_rwvic_tag_wr_l0 (l2_tbnk1_rwvic_tag_wr_l0), + .l2_tbnk_rwvic_wa_l6_q (l2_tbnk1_rwvic_wa_l6_q), + .l2_tbnk_size_l4_q (l2_tbnk1_size_l4_q[2:0]), + .l2_tbnk_snp_hit_e_l4_q (l2_tbnk1_snp_hit_e_l4_q), + .l2_tbnk_snp_hit_s_l4_q (l2_tbnk1_snp_hit_s_l4_q), + .l2_tbnk_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk1_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk_snp_tag_wr_l2_hit_state_l1 (l2_tbnk1_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk_snp_tag_wr_l2_hit_way_l1 (l2_tbnk1_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk_special_evict_hazard_l3 (l2_tbnk1_special_evict_hazard_l3), + .l2_tbnk_special_hazard_l3_q (l2_tbnk1_special_hazard_l3_q), + .l2_tbnk_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk1_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk_tag_ecc_err_cpu0_l4 (l2_tbnk1_tag_ecc_err_cpu0_l4), + .l2_tbnk_tag_ecc_err_cpu1_l4 (l2_tbnk1_tag_ecc_err_cpu1_l4), + .l2_tbnk_tag_ecc_err_cpu2_l4 (l2_tbnk1_tag_ecc_err_cpu2_l4), + .l2_tbnk_tag_ecc_err_cpu3_l4 (l2_tbnk1_tag_ecc_err_cpu3_l4), + .l2_tbnk_tag_ecc_err_l4 (l2_tbnk1_tag_ecc_err_l4), + .l2_tbnk_ulen_l4_q (l2_tbnk1_ulen_l4_q[1:0]), + .l2_tbnk_vld_init_l6_q (l2_tbnk1_vld_init_l6_q), + .l2_tbnk_vld_l6_q (l2_tbnk1_vld_l6_q), + .l2_tbnk_way_l4_q (l2_tbnk1_way_l4_q), + .l2_tbnk_way_nxt_l3a (l2_tbnk1_way_nxt_l3a), + .l2_tbnk_wr_data_l3 (l2_tbnk1_wr_data_l3[143:0]), + .l2_tbnk_wr_data_l4_en (l2_tbnk1_wr_data_l4_en), + .l2_tbnk_wr_non_crit_id_l4_q (l2_tbnk1_wr_non_crit_id_l4_q[11:0]), + + // inputs + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ), + .ck_areset_l2 (ck_areset_l2), + .ck_gclkl2 (ck_gclkb1), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_mbist2_snp0_outdata_b2 (l2_mbist2_tbnk1_snp0_outdata_b2[79:0]), + .l2_mbist2_snp0_outdata_vld_b2 (l2_mbist2_tbnk1_snp0_outdata_vld_b2), + .l2_mbist2_snp1_outdata_b2 (l2_mbist2_tbnk1_snp1_outdata_b2[79:0]), + .l2_mbist2_snp1_outdata_vld_b2 (l2_mbist2_tbnk1_snp1_outdata_vld_b2), + .l2_mbist2_snp2_outdata_b2 (l2_mbist2_tbnk1_snp2_outdata_b2[79:0]), + .l2_mbist2_snp2_outdata_vld_b2 (l2_mbist2_tbnk1_snp2_outdata_vld_b2), + .l2_mbist2_snp3_outdata_b2 (l2_mbist2_tbnk1_snp3_outdata_b2[79:0]), + .l2_mbist2_snp3_outdata_vld_b2 (l2_mbist2_tbnk1_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_skyros_intf (1'b0), + .l2_tbnk_addr_l1 (l2_tbnk1_addr_l1[44:0]), + .l2_tbnk_asq_cmp_evict_l3_q (l2_tbnk1_asq_cmp_evict_l3_q), + .l2_tbnk_asq_full_flsh (l2_tbnk1_asq_full_flsh), + .l2_tbnk_asq_nc_so_dev_limit (l2_tbnk1_asq_nc_so_dev_limit), + .l2_tbnk_cache_attr_l1 (l2_tbnk1_cache_attr_l1[2:0]), + .l2_tbnk_cfg_ecc_en (l2_tbnk1_cfg_ecc_en), + .l2_tbnk_cpu0_peq_full_q (l2_tbnk1_cpu0_peq_full_q), + .l2_tbnk_cpu0_peq_hit_q (l2_tbnk1_cpu0_peq_hit_q), + .l2_tbnk_cpu0_peq_self_evict_l3_q (l2_tbnk1_cpu0_peq_self_evict_l3_q), + .l2_tbnk_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu0_snp_hit_e_l3 (l2_tbnk1_cpu0_snp_hit_e_l3), + .l2_tbnk_cpu0_snp_hit_s_l3 (l2_tbnk1_cpu0_snp_hit_s_l3), + .l2_tbnk_cpu0_snp_setway_addr_l3 (l2_tbnk1_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu1_peq_full_q (l2_tbnk1_cpu1_peq_full_q), + .l2_tbnk_cpu1_peq_hit_q (l2_tbnk1_cpu1_peq_hit_q), + .l2_tbnk_cpu1_peq_self_evict_l3_q (l2_tbnk1_cpu1_peq_self_evict_l3_q), + .l2_tbnk_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu1_snp_hit_e_l3 (l2_tbnk1_cpu1_snp_hit_e_l3), + .l2_tbnk_cpu1_snp_hit_s_l3 (l2_tbnk1_cpu1_snp_hit_s_l3), + .l2_tbnk_cpu1_snp_setway_addr_l3 (l2_tbnk1_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu2_peq_full_q (l2_tbnk1_cpu2_peq_full_q), + .l2_tbnk_cpu2_peq_hit_q (l2_tbnk1_cpu2_peq_hit_q), + .l2_tbnk_cpu2_peq_self_evict_l3_q (l2_tbnk1_cpu2_peq_self_evict_l3_q), + .l2_tbnk_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu2_snp_hit_e_l3 (l2_tbnk1_cpu2_snp_hit_e_l3), + .l2_tbnk_cpu2_snp_hit_s_l3 (l2_tbnk1_cpu2_snp_hit_s_l3), + .l2_tbnk_cpu2_snp_setway_addr_l3 (l2_tbnk1_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu3_peq_full_q (l2_tbnk1_cpu3_peq_full_q), + .l2_tbnk_cpu3_peq_hit_q (l2_tbnk1_cpu3_peq_hit_q), + .l2_tbnk_cpu3_peq_self_evict_l3_q (l2_tbnk1_cpu3_peq_self_evict_l3_q), + .l2_tbnk_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu3_snp_hit_e_l3 (l2_tbnk1_cpu3_snp_hit_e_l3), + .l2_tbnk_cpu3_snp_hit_s_l3 (l2_tbnk1_cpu3_snp_hit_s_l3), + .l2_tbnk_cpu3_snp_setway_addr_l3 (l2_tbnk1_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_dirty_l1 (l2_tbnk1_dirty_l1), + .l2_tbnk_dis_ns_dbg_arr_acc_x2 (l2_tbnk1_dis_ns_dbg_arr_acc_x2), + .l2_tbnk_excl_l1 (l2_tbnk1_excl_l1), + .l2_tbnk_feq_alloc_failed_l4 (l2_tbnk1_feq_alloc_failed_l4), + .l2_tbnk_feq_axi_wr_vld_not_popped (l2_tbnk1_feq_axi_wr_vld_not_popped), + .l2_tbnk_feq_frc_incl_l3a (l2_tbnk1_feq_frc_incl_l3a[15:0]), + .l2_tbnk_feq_kill_l3 (l2_tbnk1_feq_kill_l3), + .l2_tbnk_feq_last_id_q (l2_tbnk1_feq_last_id_q[4:0]), + .l2_tbnk_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk_feq_tbnk_id_update_or_l3 (l2_tbnk1_feq_tbnk_id_update_or_l3), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .l2_tbnk_id_l1 (l2_tbnk1_id_l1[9:0]), + .l2_tbnk_init_req_l1 (l2_tbnk1_init_req_l1), + .l2_tbnk_kill_l2 (l2_tbnk1_kill_l2), + .l2_tbnk_l2bb_fake_wr_l1 (l2_tbnk1_l2bb_fake_wr_l1), + .l2_tbnk_l2bb_wr_l1 (l2_tbnk1_l2bb_wr_l1), + .l2_tbnk_last_qw_l1 (l2_tbnk1_last_qw_l1), + .l2_tbnk_lock_l1 (l2_tbnk1_lock_l1[2:0]), + .l2_tbnk_page_attr_l1 (l2_tbnk1_page_attr_l1[9:0]), + .l2_tbnk_partial_dw_wr_l1 (l2_tbnk1_partial_dw_wr_l1), + .l2_tbnk_pf_hazard_l3 (l2_tbnk1_pf_hazard_l3), + .l2_tbnk_prfm_l1 (l2_tbnk1_prfm_l1), + .l2_tbnk_prot_l1 (l2_tbnk1_prot_l1[3:0]), + .l2_tbnk_qw_cnt_l1 (l2_tbnk1_qw_cnt_l1[1:0]), + .l2_tbnk_rd_fail_hazchk_feq_l3 (l2_tbnk1_rd_fail_hazchk_feq_l3), + .l2_tbnk_rwvic_axi_read_err_l1 (l2_tbnk1_rwvic_axi_read_err_l1), + .l2_tbnk_rwvic_ccb_ls_xfer_l1 (l2_tbnk1_rwvic_ccb_ls_xfer_l1), + .l2_tbnk_rwvic_ccb_way_l1 (l2_tbnk1_rwvic_ccb_way_l1[3:0]), + .l2_tbnk_rwvic_cmo_clean_l1 (l2_tbnk1_rwvic_cmo_clean_l1), + .l2_tbnk_rwvic_cmo_inv_l1 (l2_tbnk1_rwvic_cmo_inv_l1), + .l2_tbnk_rwvic_cmo_pou_l1 (l2_tbnk1_rwvic_cmo_pou_l1), + .l2_tbnk_rwvic_cmo_setway_l1 (l2_tbnk1_rwvic_cmo_setway_l1), + .l2_tbnk_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk_rwvic_cpu_fb_id_l1 (l2_tbnk1_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk_rwvic_cpu_id_dcd_l1 (l2_tbnk1_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk_rwvic_feq_cmp_l3_q (l2_tbnk1_rwvic_feq_cmp_l3_q), + .l2_tbnk_rwvic_frc_l2hit_fwd_l1 (l2_tbnk1_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk_rwvic_l2hit_e_l1 (l2_tbnk1_rwvic_l2hit_e_l1), + .l2_tbnk_rwvic_mesi_sh_l1 (l2_tbnk1_rwvic_mesi_sh_l1), + .l2_tbnk_rwvic_owner_l1 (l2_tbnk1_rwvic_owner_l1[2:0]), + .l2_tbnk_rwvic_snp_clr_dirty_l1 (l2_tbnk1_rwvic_snp_clr_dirty_l1), + .l2_tbnk_rwvic_snp_inv_l1 (l2_tbnk1_rwvic_snp_inv_l1), + .l2_tbnk_rwvic_snp_l1 (l2_tbnk1_rwvic_snp_l1), + .l2_tbnk_rwvic_type_l1 (l2_tbnk1_rwvic_type_l1[3:0]), + .l2_tbnk_rwvic_wa_l1 (l2_tbnk1_rwvic_wa_l1), + .l2_tbnk_sel_l1 (l2_tbnk1_sel_l1[13:0]), + .l2_tbnk_size_l1 (l2_tbnk1_size_l1[2:0]), + .l2_tbnk_snp_byp_peq_haz_pending_q (l2_tbnk1_snp_byp_peq_haz_pending_q), + .l2_tbnk_snp_dvm_cmpl_l1 (l2_tbnk1_snp_dvm_cmpl_l1), + .l2_tbnk_snp_hit_feq_evict_l4_dly (l2_tbnk1_snp_hit_feq_evict_l4_dly), + .l2_tbnk_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_sync_l1 (l2_tbnk1_sync_l1), + .l2_tbnk_type_l1 (l2_tbnk1_type_l1[6:0]), + .l2_tbnk_ulen_l1 (l2_tbnk1_ulen_l1[1:0]), + .l2_tbnk_way_l1 (l2_tbnk1_way_l1), + .l2_tbnk_wr_data_l3a_q (l2_tbnk1_wr_data_l3a_q[127:0]), + .l2_tbnk_wr_err_l1 (l2_tbnk1_wr_err_l1), + .l2_tbnk_wr_fail_feq_full_l3 (l2_tbnk1_wr_fail_feq_full_l3), + .l2_tbnk_wr_fail_hazchk_feq_l3 (l2_tbnk1_wr_fail_hazchk_feq_l3), + .l2_tbnk_wr_non_crit_id_l1 (l2_tbnk1_wr_non_crit_id_l1[11:0]), + .l2_tbnk_wr_strb_mask_l3a_q (l2_tbnk1_wr_strb_mask_l3a_q[15:0]) + ); // ul2_tbnk1 + + maia_dt_pclk udt_pclk( // outputs + .CTICHINACK (CTICHINACK[3:0]), + .CTICHOUT (CTICHOUT[3:0]), + .CTIIRQ (CTIIRQ[`MAIA_CN:0]), + .DBGPWRUPREQ (DBGPWRUPREQ[`MAIA_CN:0]), + .PMUSNAPSHOTACK (PMUSNAPSHOTACK[`MAIA_CN:0]), + .PRDATADBG (PRDATADBG[31:0]), + .PREADYDBG (PREADYDBG), + .PSLVERRDBG (PSLVERRDBG), + .dt_cpu0_apb_active_pclk (dt_cpu0_apb_active_pclk), + .dt_cpu0_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cpu0_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cpu0_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cpu0_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_cpu0_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_cpu0_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_cpu0_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_cpu0_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_cpu0_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_cpu0_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_cpu0_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_cpu0_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_cpu0_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_cpu0_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_cpu0_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_cpu0_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_cpu0_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_cpu0_poreset_status_ack_pclk (dt_cpu0_poreset_status_ack_pclk), + .dt_cpu0_trcauxctlr_sb_rcg_disable_pclk (dt_cpu0_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_apb_active_pclk (dt_cpu1_apb_active_pclk), + .dt_cpu1_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cpu1_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cpu1_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cpu1_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_cpu1_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_cpu1_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_cpu1_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_cpu1_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_cpu1_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_cpu1_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_cpu1_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_cpu1_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_cpu1_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_cpu1_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_cpu1_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_cpu1_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_cpu1_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_cpu1_poreset_status_ack_pclk (dt_cpu1_poreset_status_ack_pclk), + .dt_cpu1_trcauxctlr_sb_rcg_disable_pclk (dt_cpu1_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_apb_active_pclk (dt_cpu2_apb_active_pclk), + .dt_cpu2_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cpu2_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cpu2_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cpu2_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_cpu2_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_cpu2_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_cpu2_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_cpu2_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_cpu2_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_cpu2_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_cpu2_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_cpu2_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_cpu2_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_cpu2_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_cpu2_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_cpu2_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_cpu2_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_cpu2_poreset_status_ack_pclk (dt_cpu2_poreset_status_ack_pclk), + .dt_cpu2_trcauxctlr_sb_rcg_disable_pclk (dt_cpu2_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_apb_active_pclk (dt_cpu3_apb_active_pclk), + .dt_cpu3_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cpu3_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cpu3_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cpu3_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_cpu3_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_cpu3_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_cpu3_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_cpu3_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_cpu3_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_cpu3_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_cpu3_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_cpu3_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_cpu3_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_cpu3_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_cpu3_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_cpu3_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_cpu3_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_cpu3_poreset_status_ack_pclk (dt_cpu3_poreset_status_ack_pclk), + .dt_cpu3_trcauxctlr_sb_rcg_disable_pclk (dt_cpu3_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + + // inputs + .CIHSBYPASS (CIHSBYPASS[3:0]), + .CISBYPASS (CISBYPASS), + .CLUSTERIDAFF1 (CLUSTERIDAFF1[7:0]), + .CLUSTERIDAFF2 (CLUSTERIDAFF2[7:0]), + .CRYPTODISABLE (CRYPTODISABLE[`MAIA_CN:0]), + .CTICHIN (CTICHIN[3:0]), + .CTICHOUTACK (CTICHOUTACK[3:0]), + .CTIIRQACK (CTIIRQACK[`MAIA_CN:0]), + .DBGEN (DBGEN[`MAIA_CN:0]), + .DBGPWRDUP (DBGPWRDUP[`MAIA_CN:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .EDBGRQ (EDBGRQ[`MAIA_CN:0]), + .GICCDISABLE (GICCDISABLE), + .NIDEN (NIDEN[`MAIA_CN:0]), + .PADDRDBG (PADDRDBG[21:2]), + .PADDRDBG31 (PADDRDBG31), + .PCLKDBG (PCLKDBG), + .PCLKENDBG (PCLKENDBG), + .PENABLEDBG (PENABLEDBG), + .PMUSNAPSHOTREQ (PMUSNAPSHOTREQ[`MAIA_CN:0]), + .PSELDBG (PSELDBG), + .PWDATADBG (PWDATADBG[31:0]), + .PWRITEDBG (PWRITEDBG), + .SPIDEN (SPIDEN[`MAIA_CN:0]), + .SPNIDEN (SPNIDEN[`MAIA_CN:0]), + .ck_cpu0_dt_standbywfx (ck_cpu0_dt_standbywfx), + .ck_cpu0_dt_wfx_ack (ck_cpu0_dt_wfx_ack), + .ck_cpu0_poreset_status (ck_cpu0_poreset_status), + .ck_cpu1_dt_standbywfx (ck_cpu1_dt_standbywfx), + .ck_cpu1_dt_wfx_ack (ck_cpu1_dt_wfx_ack), + .ck_cpu1_poreset_status (ck_cpu1_poreset_status), + .ck_cpu2_dt_standbywfx (ck_cpu2_dt_standbywfx), + .ck_cpu2_dt_wfx_ack (ck_cpu2_dt_wfx_ack), + .ck_cpu2_poreset_status (ck_cpu2_poreset_status), + .ck_cpu3_dt_standbywfx (ck_cpu3_dt_standbywfx), + .ck_cpu3_dt_wfx_ack (ck_cpu3_dt_wfx_ack), + .ck_cpu3_poreset_status (ck_cpu3_poreset_status), + .ck_dt_cpu0_coredbg_in_reset_gclk (ck_dt_cpu0_coredbg_in_reset_gclk), + .ck_dt_cpu0_cti_trigin_1to0_gclk (ck_dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu0_et_oslock_gclk (ck_dt_cpu0_et_oslock_gclk), + .ck_dt_cpu0_hlt_dbgevt_ok_gclk (ck_dt_cpu0_hlt_dbgevt_ok_gclk), + .ck_dt_cpu0_os_double_lock_gclk (ck_dt_cpu0_os_double_lock_gclk), + .ck_dt_cpu0_pmusnapshot_ack_gclk (ck_dt_cpu0_pmusnapshot_ack_gclk), + .ck_dt_cpu0_wfx_dbg_req_gclk (ck_dt_cpu0_wfx_dbg_req_gclk), + .ck_dt_cpu1_coredbg_in_reset_gclk (ck_dt_cpu1_coredbg_in_reset_gclk), + .ck_dt_cpu1_cti_trigin_1to0_gclk (ck_dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu1_et_oslock_gclk (ck_dt_cpu1_et_oslock_gclk), + .ck_dt_cpu1_hlt_dbgevt_ok_gclk (ck_dt_cpu1_hlt_dbgevt_ok_gclk), + .ck_dt_cpu1_os_double_lock_gclk (ck_dt_cpu1_os_double_lock_gclk), + .ck_dt_cpu1_pmusnapshot_ack_gclk (ck_dt_cpu1_pmusnapshot_ack_gclk), + .ck_dt_cpu1_wfx_dbg_req_gclk (ck_dt_cpu1_wfx_dbg_req_gclk), + .ck_dt_cpu2_coredbg_in_reset_gclk (ck_dt_cpu2_coredbg_in_reset_gclk), + .ck_dt_cpu2_cti_trigin_1to0_gclk (ck_dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu2_et_oslock_gclk (ck_dt_cpu2_et_oslock_gclk), + .ck_dt_cpu2_hlt_dbgevt_ok_gclk (ck_dt_cpu2_hlt_dbgevt_ok_gclk), + .ck_dt_cpu2_os_double_lock_gclk (ck_dt_cpu2_os_double_lock_gclk), + .ck_dt_cpu2_pmusnapshot_ack_gclk (ck_dt_cpu2_pmusnapshot_ack_gclk), + .ck_dt_cpu2_wfx_dbg_req_gclk (ck_dt_cpu2_wfx_dbg_req_gclk), + .ck_dt_cpu3_coredbg_in_reset_gclk (ck_dt_cpu3_coredbg_in_reset_gclk), + .ck_dt_cpu3_cti_trigin_1to0_gclk (ck_dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu3_et_oslock_gclk (ck_dt_cpu3_et_oslock_gclk), + .ck_dt_cpu3_hlt_dbgevt_ok_gclk (ck_dt_cpu3_hlt_dbgevt_ok_gclk), + .ck_dt_cpu3_os_double_lock_gclk (ck_dt_cpu3_os_double_lock_gclk), + .ck_dt_cpu3_pmusnapshot_ack_gclk (ck_dt_cpu3_pmusnapshot_ack_gclk), + .ck_dt_cpu3_wfx_dbg_req_gclk (ck_dt_cpu3_wfx_dbg_req_gclk), + .dt_cpu0_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_cpu0_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_cpu0_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_cpu0_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_cpu0_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_cpu1_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_cpu1_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_cpu1_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_cpu1_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_cpu1_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_cpu2_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_cpu2_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_cpu2_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_cpu2_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_cpu2_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_cpu3_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_cpu3_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_cpu3_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_cpu3_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_cpu3_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .nPRESETDBG (nPRESETDBG) + ); // udt_pclk + + maia_intctrl uic( // outputs + .ICCTDATA (ICCTDATA[15:0]), + .ICCTID (ICCTID[1:0]), + .ICCTLAST (ICCTLAST), + .ICCTVALID (ICCTVALID), + .ICDTREADY (ICDTREADY), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr_o[`MAIA_CN:0]), + .ic_cpu0_l2_dsb_block (ic_cpu0_l2_dsb_block), + .ic_cpu0_spr_rd_data (ic_cpu0_spr_rd_data[63:0]), + .ic_cpu1_l2_dsb_block (ic_cpu1_l2_dsb_block), + .ic_cpu1_spr_rd_data (ic_cpu1_spr_rd_data[63:0]), + .ic_cpu2_l2_dsb_block (ic_cpu2_l2_dsb_block), + .ic_cpu2_spr_rd_data (ic_cpu2_spr_rd_data[63:0]), + .ic_cpu3_l2_dsb_block (ic_cpu3_l2_dsb_block), + .ic_cpu3_spr_rd_data (ic_cpu3_spr_rd_data[63:0]), + .ic_el_change_complete_o (ic_el_change_complete_o[`MAIA_CN:0]), + .ic_hcr_change_complete_o (ic_hcr_change_complete_o[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0_o[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1_o[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc_o[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .ic_p_rdata (ic_p_rdata[31:0]), + .ic_p_rdata_valid (ic_p_rdata_valid), + .ic_p_ready (ic_p_ready), + .ic_p_valid (ic_p_valid[`MAIA_CN:0]), + .ic_sample_spr_o (ic_sample_spr_o[`MAIA_CN:0]), + .ic_scr_change_complete_o (ic_scr_change_complete_o[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en_o[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en_o[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en_o[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en_o[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap_o[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap_o[`MAIA_CN:0]), + .nVCPUMNTIRQ (nVCPUMNTIRQ[`MAIA_CN:0]), + + // inputs + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .GICCDISABLE (GICCDISABLE), + .ICCTREADY (ICCTREADY), + .ICDTDATA (ICDTDATA[15:0]), + .ICDTDEST (ICDTDEST[1:0]), + .ICDTLAST (ICDTLAST), + .ICDTVALID (ICDTVALID), + .ck_areset_l2 (ck_areset_l2), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_crcx_clk_en_n_ic (ck_cpu0_crcx_clk_en_n_ic), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_crcx_clk_en_n_ic (ck_cpu1_crcx_clk_en_n_ic), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_crcx_clk_en_n_ic (ck_cpu2_crcx_clk_en_n_ic), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_crcx_clk_en_n_ic (ck_cpu3_crcx_clk_en_n_ic), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_aa64naa32_i (ds_cpu0_ic_aa64naa32_i), + .ds_cpu0_cpsr_mode_i (ds_cpu0_ic_cpsr_mode_i[4:0]), + .ds_cpu0_hcr_change_i (ds_cpu0_ic_hcr_change_i), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu0_sample_spr_i (ds_cpu0_ic_sample_spr_i), + .ds_cpu0_scr_change_i (ds_cpu0_ic_scr_change_i), + .ds_cpu1_aa64naa32_i (ds_cpu1_ic_aa64naa32_i), + .ds_cpu1_cpsr_mode_i (ds_cpu1_ic_cpsr_mode_i[4:0]), + .ds_cpu1_hcr_change_i (ds_cpu1_ic_hcr_change_i), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu1_sample_spr_i (ds_cpu1_ic_sample_spr_i), + .ds_cpu1_scr_change_i (ds_cpu1_ic_scr_change_i), + .ds_cpu2_aa64naa32_i (ds_cpu2_ic_aa64naa32_i), + .ds_cpu2_cpsr_mode_i (ds_cpu2_ic_cpsr_mode_i[4:0]), + .ds_cpu2_hcr_change_i (ds_cpu2_ic_hcr_change_i), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu2_sample_spr_i (ds_cpu2_ic_sample_spr_i), + .ds_cpu2_scr_change_i (ds_cpu2_ic_scr_change_i), + .ds_cpu3_aa64naa32_i (ds_cpu3_ic_aa64naa32_i), + .ds_cpu3_cpsr_mode_i (ds_cpu3_ic_cpsr_mode_i[4:0]), + .ds_cpu3_hcr_change_i (ds_cpu3_ic_hcr_change_i), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_cpu3_sample_spr_i (ds_cpu3_ic_sample_spr_i), + .ds_cpu3_scr_change_i (ds_cpu3_ic_scr_change_i), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_cpu0_wr_decerr_i (l2_cpu0_wr_decerr_q), + .l2_cpu0_wr_slverr_i (l2_cpu0_wr_slverr_q), + .l2_cpu1_wr_decerr_i (l2_cpu1_wr_decerr_q), + .l2_cpu1_wr_slverr_i (l2_cpu1_wr_slverr_q), + .l2_cpu2_wr_decerr_i (l2_cpu2_wr_decerr_q), + .l2_cpu2_wr_slverr_i (l2_cpu2_wr_slverr_q), + .l2_cpu3_wr_decerr_i (l2_cpu3_wr_decerr_q), + .l2_cpu3_wr_slverr_i (l2_cpu3_wr_slverr_q), + .l2_p_addr (l2_p_addr[13:0]), + .l2_p_cpu (l2_p_cpu[1:0]), + .l2_p_nsecure (l2_p_nsecure), + .l2_p_sel (l2_p_sel[2:0]), + .l2_p_wdata (l2_p_wdata[31:0]), + .l2_p_write (l2_p_write), + .ls_cpu0_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_cpu0_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_cpu0_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_cpu0_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_cpu0_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_cpu0_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ls_cpu1_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_cpu1_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_cpu1_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_cpu1_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_cpu1_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_cpu1_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ls_cpu2_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_cpu2_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_cpu2_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_cpu2_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_cpu2_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_cpu2_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ls_cpu3_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_cpu3_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_cpu3_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_cpu3_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_cpu3_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_cpu3_raw_eae_secure (ls_cpu3_raw_eae_secure), + .nFIQ (nFIQ[`MAIA_CN:0]), + .nIRQ (nIRQ[`MAIA_CN:0]), + .nREI (nREI[`MAIA_CN:0]), + .nSEI (nSEI[`MAIA_CN:0]), + .nVFIQ (nVFIQ[`MAIA_CN:0]), + .nVIRQ (nVIRQ[`MAIA_CN:0]), + .nVSEI (nVSEI[`MAIA_CN:0]) + ); // uic + + maia_ck_l2 uck_l2( // outputs + .ck_gclkb0 (ck_gclkb0), + .ck_gclkb1 (ck_gclkb1), + .ck_gclkfr (ck_gclkfr), + .ck_gclkl2 (ck_gclkl2), + + // inputs + .DFTL2CLKDISABLE (DFTL2CLKDISABLE), + .DFTSE (DFTSE), + .ck_gclktl2 (ck_gclktl2), + .ck_l2_logic_clk_en (ck_l2_logic_clk_en), + .ck_l2_tbnk0_clk_en (ck_l2_tbnk0_clk_en), + .ck_l2_tbnk1_clk_en (ck_l2_tbnk1_clk_en), + .l2_reset3 (l2_reset3) + ); // uck_l2 + + maia_ck_top uck_top( // outputs + .ck_gclkt (ck_gclkt[`MAIA_CN:0]), + .ck_gclktl2 (ck_gclktl2), + + // inputs + .CLK (CLK), + .CLKEN (CLKEN), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ) + ); // uck_top + + maia_ck_logic uck_logic( // outputs + .CPUQACCEPTn (CPUQACCEPTn[`MAIA_CN:0]), + .CPUQACTIVE (CPUQACTIVE[`MAIA_CN:0]), + .CPUQDENY (CPUQDENY[`MAIA_CN:0]), + .STANDBYWFE (STANDBYWFE[`MAIA_CN:0]), + .STANDBYWFI (STANDBYWFI[`MAIA_CN:0]), + .STANDBYWFIL2 (STANDBYWFIL2), + .WARMRSTREQ (WARMRSTREQ[`MAIA_CN:0]), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_areset_l2dt (ck_cpu0_areset_l2dt), + .ck_cpu0_commrx (ck_cpu0_commrx), + .ck_cpu0_commtx (ck_cpu0_commtx), + .ck_cpu0_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_cpu0_crcx_clk_en_n_ic (ck_cpu0_crcx_clk_en_n_ic), + .ck_cpu0_dbgnopwrdwn (ck_cpu0_dbgnopwrdwn), + .ck_cpu0_dbgrstreq (ck_cpu0_dbgrstreq), + .ck_cpu0_dt_standbywfx (ck_cpu0_dt_standbywfx), + .ck_cpu0_dt_wfx_ack (ck_cpu0_dt_wfx_ack), + .ck_cpu0_event_reg (ck_cpu0_event_reg), + .ck_cpu0_l2_standbywfi (ck_cpu0_l2_standbywfi), + .ck_cpu0_l2_standbywfx (ck_cpu0_l2_standbywfx), + .ck_cpu0_ncommirq (ck_cpu0_ncommirq), + .ck_cpu0_npmuirq (ck_cpu0_npmuirq), + .ck_cpu0_poreset_status (ck_cpu0_poreset_status), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu0_reset1_n_l2dt (ck_cpu0_reset1_n_l2dt), + .ck_cpu0_wfe_ack (ck_cpu0_wfe_ack), + .ck_cpu0_wfi_ack (ck_cpu0_wfi_ack), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_areset_l2dt (ck_cpu1_areset_l2dt), + .ck_cpu1_commrx (ck_cpu1_commrx), + .ck_cpu1_commtx (ck_cpu1_commtx), + .ck_cpu1_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_cpu1_crcx_clk_en_n_ic (ck_cpu1_crcx_clk_en_n_ic), + .ck_cpu1_dbgnopwrdwn (ck_cpu1_dbgnopwrdwn), + .ck_cpu1_dbgrstreq (ck_cpu1_dbgrstreq), + .ck_cpu1_dt_standbywfx (ck_cpu1_dt_standbywfx), + .ck_cpu1_dt_wfx_ack (ck_cpu1_dt_wfx_ack), + .ck_cpu1_event_reg (ck_cpu1_event_reg), + .ck_cpu1_l2_standbywfi (ck_cpu1_l2_standbywfi), + .ck_cpu1_l2_standbywfx (ck_cpu1_l2_standbywfx), + .ck_cpu1_ncommirq (ck_cpu1_ncommirq), + .ck_cpu1_npmuirq (ck_cpu1_npmuirq), + .ck_cpu1_poreset_status (ck_cpu1_poreset_status), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu1_reset1_n_l2dt (ck_cpu1_reset1_n_l2dt), + .ck_cpu1_wfe_ack (ck_cpu1_wfe_ack), + .ck_cpu1_wfi_ack (ck_cpu1_wfi_ack), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_areset_l2dt (ck_cpu2_areset_l2dt), + .ck_cpu2_commrx (ck_cpu2_commrx), + .ck_cpu2_commtx (ck_cpu2_commtx), + .ck_cpu2_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_cpu2_crcx_clk_en_n_ic (ck_cpu2_crcx_clk_en_n_ic), + .ck_cpu2_dbgnopwrdwn (ck_cpu2_dbgnopwrdwn), + .ck_cpu2_dbgrstreq (ck_cpu2_dbgrstreq), + .ck_cpu2_dt_standbywfx (ck_cpu2_dt_standbywfx), + .ck_cpu2_dt_wfx_ack (ck_cpu2_dt_wfx_ack), + .ck_cpu2_event_reg (ck_cpu2_event_reg), + .ck_cpu2_l2_standbywfi (ck_cpu2_l2_standbywfi), + .ck_cpu2_l2_standbywfx (ck_cpu2_l2_standbywfx), + .ck_cpu2_ncommirq (ck_cpu2_ncommirq), + .ck_cpu2_npmuirq (ck_cpu2_npmuirq), + .ck_cpu2_poreset_status (ck_cpu2_poreset_status), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu2_reset1_n_l2dt (ck_cpu2_reset1_n_l2dt), + .ck_cpu2_wfe_ack (ck_cpu2_wfe_ack), + .ck_cpu2_wfi_ack (ck_cpu2_wfi_ack), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_areset_l2dt (ck_cpu3_areset_l2dt), + .ck_cpu3_commrx (ck_cpu3_commrx), + .ck_cpu3_commtx (ck_cpu3_commtx), + .ck_cpu3_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_cpu3_crcx_clk_en_n_ic (ck_cpu3_crcx_clk_en_n_ic), + .ck_cpu3_dbgnopwrdwn (ck_cpu3_dbgnopwrdwn), + .ck_cpu3_dbgrstreq (ck_cpu3_dbgrstreq), + .ck_cpu3_dt_standbywfx (ck_cpu3_dt_standbywfx), + .ck_cpu3_dt_wfx_ack (ck_cpu3_dt_wfx_ack), + .ck_cpu3_event_reg (ck_cpu3_event_reg), + .ck_cpu3_l2_standbywfi (ck_cpu3_l2_standbywfi), + .ck_cpu3_l2_standbywfx (ck_cpu3_l2_standbywfx), + .ck_cpu3_ncommirq (ck_cpu3_ncommirq), + .ck_cpu3_npmuirq (ck_cpu3_npmuirq), + .ck_cpu3_poreset_status (ck_cpu3_poreset_status), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_cpu3_reset1_n_l2dt (ck_cpu3_reset1_n_l2dt), + .ck_cpu3_wfe_ack (ck_cpu3_wfe_ack), + .ck_cpu3_wfi_ack (ck_cpu3_wfi_ack), + .ck_dt_cpu0_coredbg_in_reset_gclk (ck_dt_cpu0_coredbg_in_reset_gclk), + .ck_dt_cpu0_cti_trigin_1to0_gclk (ck_dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu0_et_oslock_gclk (ck_dt_cpu0_et_oslock_gclk), + .ck_dt_cpu0_hlt_dbgevt_ok_gclk (ck_dt_cpu0_hlt_dbgevt_ok_gclk), + .ck_dt_cpu0_os_double_lock_gclk (ck_dt_cpu0_os_double_lock_gclk), + .ck_dt_cpu0_pmusnapshot_ack_gclk (ck_dt_cpu0_pmusnapshot_ack_gclk), + .ck_dt_cpu0_wfx_dbg_req_gclk (ck_dt_cpu0_wfx_dbg_req_gclk), + .ck_dt_cpu1_coredbg_in_reset_gclk (ck_dt_cpu1_coredbg_in_reset_gclk), + .ck_dt_cpu1_cti_trigin_1to0_gclk (ck_dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu1_et_oslock_gclk (ck_dt_cpu1_et_oslock_gclk), + .ck_dt_cpu1_hlt_dbgevt_ok_gclk (ck_dt_cpu1_hlt_dbgevt_ok_gclk), + .ck_dt_cpu1_os_double_lock_gclk (ck_dt_cpu1_os_double_lock_gclk), + .ck_dt_cpu1_pmusnapshot_ack_gclk (ck_dt_cpu1_pmusnapshot_ack_gclk), + .ck_dt_cpu1_wfx_dbg_req_gclk (ck_dt_cpu1_wfx_dbg_req_gclk), + .ck_dt_cpu2_coredbg_in_reset_gclk (ck_dt_cpu2_coredbg_in_reset_gclk), + .ck_dt_cpu2_cti_trigin_1to0_gclk (ck_dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu2_et_oslock_gclk (ck_dt_cpu2_et_oslock_gclk), + .ck_dt_cpu2_hlt_dbgevt_ok_gclk (ck_dt_cpu2_hlt_dbgevt_ok_gclk), + .ck_dt_cpu2_os_double_lock_gclk (ck_dt_cpu2_os_double_lock_gclk), + .ck_dt_cpu2_pmusnapshot_ack_gclk (ck_dt_cpu2_pmusnapshot_ack_gclk), + .ck_dt_cpu2_wfx_dbg_req_gclk (ck_dt_cpu2_wfx_dbg_req_gclk), + .ck_dt_cpu3_coredbg_in_reset_gclk (ck_dt_cpu3_coredbg_in_reset_gclk), + .ck_dt_cpu3_cti_trigin_1to0_gclk (ck_dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu3_et_oslock_gclk (ck_dt_cpu3_et_oslock_gclk), + .ck_dt_cpu3_hlt_dbgevt_ok_gclk (ck_dt_cpu3_hlt_dbgevt_ok_gclk), + .ck_dt_cpu3_os_double_lock_gclk (ck_dt_cpu3_os_double_lock_gclk), + .ck_dt_cpu3_pmusnapshot_ack_gclk (ck_dt_cpu3_pmusnapshot_ack_gclk), + .ck_dt_cpu3_wfx_dbg_req_gclk (ck_dt_cpu3_wfx_dbg_req_gclk), + .ck_l2_ace_inactive (ck_l2_ace_inactive), + .ck_l2_acp_inactive (ck_l2_acp_inactive), + .ck_l2_sky_link_deactivate (ck_l2_sky_link_deactivate), + + // inputs + .ACINACTM (ACINACTM), + .AINACTS (AINACTS), + .CPUQREQn (CPUQREQn[`MAIA_CN:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .ck_gclkfr (ck_gclkfr), + .clrexmon_c1 (clrexmon_c1), + .commrx_cpu0_i (commrx_cpu0_i), + .commrx_cpu1_i (commrx_cpu1_i), + .commrx_cpu2_i (commrx_cpu2_i), + .commrx_cpu3_i (commrx_cpu3_i), + .commtx_cpu0_i (commtx_cpu0_i), + .commtx_cpu1_i (commtx_cpu1_i), + .commtx_cpu2_i (commtx_cpu2_i), + .commtx_cpu3_i (commtx_cpu3_i), + .dbgnopwrdwn_cpu0_i (dbgnopwrdwn_cpu0_i), + .dbgnopwrdwn_cpu1_i (dbgnopwrdwn_cpu1_i), + .dbgnopwrdwn_cpu2_i (dbgnopwrdwn_cpu2_i), + .dbgnopwrdwn_cpu3_i (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu0_i (dbgrstreq_cpu0_i), + .dbgrstreq_cpu1_i (dbgrstreq_cpu1_i), + .dbgrstreq_cpu2_i (dbgrstreq_cpu2_i), + .dbgrstreq_cpu3_i (dbgrstreq_cpu3_i), + .ds_cpu0_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpu0_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_cpu0_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_cpu0_flush (ds_cpu0_flush), + .ds_cpu0_flush_type (ds_cpu0_flush_type[5:0]), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_hcr_vf (ds_cpu0_hcr_vf), + .ds_cpu0_hcr_vi (ds_cpu0_hcr_vi), + .ds_cpu0_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_cpu0_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_cpu0_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_cpu0_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_cpu0_reset_req (ds_cpu0_reset_req), + .ds_cpu0_sevl_req (ds_cpu0_sevl_req), + .ds_cpu0_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_cpu0_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_cpu0_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_cpu0_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_cpu0_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_cpu0_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_cpu0_wfe_req (ds_cpu0_wfe_req), + .ds_cpu0_wfi_req (ds_cpu0_wfi_req), + .ds_cpu1_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpu1_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_cpu1_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_cpu1_flush (ds_cpu1_flush), + .ds_cpu1_flush_type (ds_cpu1_flush_type[5:0]), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_hcr_vf (ds_cpu1_hcr_vf), + .ds_cpu1_hcr_vi (ds_cpu1_hcr_vi), + .ds_cpu1_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_cpu1_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_cpu1_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_cpu1_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_cpu1_reset_req (ds_cpu1_reset_req), + .ds_cpu1_sevl_req (ds_cpu1_sevl_req), + .ds_cpu1_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_cpu1_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_cpu1_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_cpu1_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_cpu1_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_cpu1_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_cpu1_wfe_req (ds_cpu1_wfe_req), + .ds_cpu1_wfi_req (ds_cpu1_wfi_req), + .ds_cpu2_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpu2_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_cpu2_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_cpu2_flush (ds_cpu2_flush), + .ds_cpu2_flush_type (ds_cpu2_flush_type[5:0]), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_hcr_vf (ds_cpu2_hcr_vf), + .ds_cpu2_hcr_vi (ds_cpu2_hcr_vi), + .ds_cpu2_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_cpu2_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_cpu2_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_cpu2_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_cpu2_reset_req (ds_cpu2_reset_req), + .ds_cpu2_sevl_req (ds_cpu2_sevl_req), + .ds_cpu2_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_cpu2_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_cpu2_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_cpu2_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_cpu2_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_cpu2_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_cpu2_wfe_req (ds_cpu2_wfe_req), + .ds_cpu2_wfi_req (ds_cpu2_wfi_req), + .ds_cpu3_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpu3_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_cpu3_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_cpu3_flush (ds_cpu3_flush), + .ds_cpu3_flush_type (ds_cpu3_flush_type[5:0]), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_hcr_vf (ds_cpu3_hcr_vf), + .ds_cpu3_hcr_vi (ds_cpu3_hcr_vi), + .ds_cpu3_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_cpu3_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_cpu3_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_cpu3_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_cpu3_reset_req (ds_cpu3_reset_req), + .ds_cpu3_sevl_req (ds_cpu3_sevl_req), + .ds_cpu3_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_cpu3_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_cpu3_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_cpu3_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_cpu3_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_cpu3_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_cpu3_wfe_req (ds_cpu3_wfe_req), + .ds_cpu3_wfi_req (ds_cpu3_wfi_req), + .dt_cpu0_apb_active_pclk (dt_cpu0_apb_active_pclk), + .dt_cpu0_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cpu0_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cpu0_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_cpu0_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_cpu0_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_cpu0_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_cpu0_poreset_status_ack_pclk (dt_cpu0_poreset_status_ack_pclk), + .dt_cpu0_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_apb_active_pclk (dt_cpu1_apb_active_pclk), + .dt_cpu1_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cpu1_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cpu1_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_cpu1_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_cpu1_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_cpu1_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_cpu1_poreset_status_ack_pclk (dt_cpu1_poreset_status_ack_pclk), + .dt_cpu1_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_apb_active_pclk (dt_cpu2_apb_active_pclk), + .dt_cpu2_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cpu2_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cpu2_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_cpu2_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_cpu2_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_cpu2_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_cpu2_poreset_status_ack_pclk (dt_cpu2_poreset_status_ack_pclk), + .dt_cpu2_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_apb_active_pclk (dt_cpu3_apb_active_pclk), + .dt_cpu3_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cpu3_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cpu3_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_cpu3_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_cpu3_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_cpu3_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_cpu3_poreset_status_ack_pclk (dt_cpu3_poreset_status_ack_pclk), + .dt_cpu3_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_cpu0_snp_active (l2_cpu0_snp_active), + .l2_cpu1_snp_active (l2_cpu1_snp_active), + .l2_cpu2_snp_active (l2_cpu2_snp_active), + .l2_cpu3_snp_active (l2_cpu3_snp_active), + .l2_idle (l2_idle), + .l2_mbist1_en_b1 (l2_mbist1_en_b1[`MAIA_CN:0]), + .l2_reset3 (l2_reset3), + .l2_sky_link_stopped (1'b1), + .ls_cpu0_clrexmon (ls_cpu0_clrexmon), + .ls_cpu1_clrexmon (ls_cpu1_clrexmon), + .ls_cpu2_clrexmon (ls_cpu2_clrexmon), + .ls_cpu3_clrexmon (ls_cpu3_clrexmon), + .nCORERESET (nCORERESET[`MAIA_CN:0]), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .ncommirq_cpu0_i (ncommirq_cpu0_i), + .ncommirq_cpu1_i (ncommirq_cpu1_i), + .ncommirq_cpu2_i (ncommirq_cpu2_i), + .ncommirq_cpu3_i (ncommirq_cpu3_i), + .npmuirq_cpu0_i (npmuirq_cpu0_i), + .npmuirq_cpu1_i (npmuirq_cpu1_i), + .npmuirq_cpu2_i (npmuirq_cpu2_i), + .npmuirq_cpu3_i (npmuirq_cpu3_i), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_event_sev (tm_cpu0_event_sev), + .tm_cpu1_event_sev (tm_cpu1_event_sev), + .tm_cpu2_event_sev (tm_cpu2_event_sev), + .tm_cpu3_event_sev (tm_cpu3_event_sev) + ); // uck_logic + + maia_cpu_io ucpu_io( // outputs + .aa64naa32_cpu0_o (aa64naa32_cpu0_o), + .aa64naa32_cpu1_o (aa64naa32_cpu1_o), + .aa64naa32_cpu2_o (aa64naa32_cpu2_o), + .aa64naa32_cpu3_o (aa64naa32_cpu3_o), + .cfgend_cpu0_o (cfgend_cpu0_o), + .cfgend_cpu1_o (cfgend_cpu1_o), + .cfgend_cpu2_o (cfgend_cpu2_o), + .cfgend_cpu3_o (cfgend_cpu3_o), + .cfgte_cpu0_o (cfgte_cpu0_o), + .cfgte_cpu1_o (cfgte_cpu1_o), + .cfgte_cpu2_o (cfgte_cpu2_o), + .cfgte_cpu3_o (cfgte_cpu3_o), + .clrexmon_c1 (clrexmon_c1), + .clrexmonack_o (CLREXMONACK), + .clusteridaff1_cpu0_o (clusteridaff1_cpu0_o[7:0]), + .clusteridaff1_cpu1_o (clusteridaff1_cpu1_o[7:0]), + .clusteridaff1_cpu2_o (clusteridaff1_cpu2_o[7:0]), + .clusteridaff1_cpu3_o (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu0_o (clusteridaff2_cpu0_o[7:0]), + .clusteridaff2_cpu1_o (clusteridaff2_cpu1_o[7:0]), + .clusteridaff2_cpu2_o (clusteridaff2_cpu2_o[7:0]), + .clusteridaff2_cpu3_o (clusteridaff2_cpu3_o[7:0]), + .commrx_o (COMMRX[`MAIA_CN:0]), + .commtx_o (COMMTX[`MAIA_CN:0]), + .cp15sdisable_cpu0_o (cp15sdisable_cpu0_o), + .cp15sdisable_cpu1_o (cp15sdisable_cpu1_o), + .cp15sdisable_cpu2_o (cp15sdisable_cpu2_o), + .cp15sdisable_cpu3_o (cp15sdisable_cpu3_o), + .cpuid_cpu0_o (cpuid_cpu0_o[1:0]), + .cpuid_cpu1_o (cpuid_cpu1_o[1:0]), + .cpuid_cpu2_o (cpuid_cpu2_o[1:0]), + .cpuid_cpu3_o (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu0_o (cryptodisable_cpu0_o), + .cryptodisable_cpu1_o (cryptodisable_cpu1_o), + .cryptodisable_cpu2_o (cryptodisable_cpu2_o), + .cryptodisable_cpu3_o (cryptodisable_cpu3_o), + .dbgack_o (DBGACK[`MAIA_CN:0]), + .dbgen_cpu0_o (dbgen_cpu0_o), + .dbgen_cpu1_o (dbgen_cpu1_o), + .dbgen_cpu2_o (dbgen_cpu2_o), + .dbgen_cpu3_o (dbgen_cpu3_o), + .dbgl1rstdisable_cpu0_o (dbgl1rstdisable_cpu0_o), + .dbgl1rstdisable_cpu1_o (dbgl1rstdisable_cpu1_o), + .dbgl1rstdisable_cpu2_o (dbgl1rstdisable_cpu2_o), + .dbgl1rstdisable_cpu3_o (dbgl1rstdisable_cpu3_o), + .dbgnopwrdwn_o (DBGNOPWRDWN[`MAIA_CN:0]), + .dbgromaddr_cpu0_o (dbgromaddr_cpu0_o[43:12]), + .dbgromaddr_cpu1_o (dbgromaddr_cpu1_o[43:12]), + .dbgromaddr_cpu2_o (dbgromaddr_cpu2_o[43:12]), + .dbgromaddr_cpu3_o (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu0_o (dbgromaddrv_cpu0_o), + .dbgromaddrv_cpu1_o (dbgromaddrv_cpu1_o), + .dbgromaddrv_cpu2_o (dbgromaddrv_cpu2_o), + .dbgromaddrv_cpu3_o (dbgromaddrv_cpu3_o), + .dbgrstreq_o (DBGRSTREQ[`MAIA_CN:0]), + .dftcrclkdisable_cpu0_o (dftcrclkdisable_cpu0_o), + .dftcrclkdisable_cpu1_o (dftcrclkdisable_cpu1_o), + .dftcrclkdisable_cpu2_o (dftcrclkdisable_cpu2_o), + .dftcrclkdisable_cpu3_o (dftcrclkdisable_cpu3_o), + .dftramhold_cpu0_o (dftramhold_cpu0_o), + .dftramhold_cpu1_o (dftramhold_cpu1_o), + .dftramhold_cpu2_o (dftramhold_cpu2_o), + .dftramhold_cpu3_o (dftramhold_cpu3_o), + .dftrstdisable_cpu0_o (dftrstdisable_cpu0_o), + .dftrstdisable_cpu1_o (dftrstdisable_cpu1_o), + .dftrstdisable_cpu2_o (dftrstdisable_cpu2_o), + .dftrstdisable_cpu3_o (dftrstdisable_cpu3_o), + .dftse_cpu0_o (dftse_cpu0_o), + .dftse_cpu1_o (dftse_cpu1_o), + .dftse_cpu2_o (dftse_cpu2_o), + .dftse_cpu3_o (dftse_cpu3_o), + .eventi_sev (eventi_sev), + .evento_o (EVENTO), + .giccdisable_cpu0_o (giccdisable_cpu0_o), + .giccdisable_cpu1_o (giccdisable_cpu1_o), + .giccdisable_cpu2_o (giccdisable_cpu2_o), + .giccdisable_cpu3_o (giccdisable_cpu3_o), + .ncommirq_o (nCOMMIRQ[`MAIA_CN:0]), + .ncorereset_cpu0_o (ncorereset_cpu0_o), + .ncorereset_cpu1_o (ncorereset_cpu1_o), + .ncorereset_cpu2_o (ncorereset_cpu2_o), + .ncorereset_cpu3_o (ncorereset_cpu3_o), + .ncpuporeset_cpu0_o (ncpuporeset_cpu0_o), + .ncpuporeset_cpu1_o (ncpuporeset_cpu1_o), + .ncpuporeset_cpu2_o (ncpuporeset_cpu2_o), + .ncpuporeset_cpu3_o (ncpuporeset_cpu3_o), + .niden_cpu0_o (niden_cpu0_o), + .niden_cpu1_o (niden_cpu1_o), + .niden_cpu2_o (niden_cpu2_o), + .niden_cpu3_o (niden_cpu3_o), + .nmbistreset_cpu0_o (nmbistreset_cpu0_o), + .nmbistreset_cpu1_o (nmbistreset_cpu1_o), + .nmbistreset_cpu2_o (nmbistreset_cpu2_o), + .nmbistreset_cpu3_o (nmbistreset_cpu3_o), + .npmuirq_o (nPMUIRQ[`MAIA_CN:0]), + .pmuevent0_o (PMUEVENT0[24:0]), + .pmuevent1_o (PMUEVENT1[24:0]), + .pmuevent2_o (PMUEVENT2[24:0]), + .pmuevent3_o (PMUEVENT3[24:0]), + .rvbaraddr_cpu0_o (rvbaraddr_cpu0_o[43:2]), + .rvbaraddr_cpu1_o (rvbaraddr_cpu1_o[43:2]), + .rvbaraddr_cpu2_o (rvbaraddr_cpu2_o[43:2]), + .rvbaraddr_cpu3_o (rvbaraddr_cpu3_o[43:2]), + .smpen_o (SMPEN[`MAIA_CN:0]), + .spiden_cpu0_o (spiden_cpu0_o), + .spiden_cpu1_o (spiden_cpu1_o), + .spiden_cpu2_o (spiden_cpu2_o), + .spiden_cpu3_o (spiden_cpu3_o), + .spniden_cpu0_o (spniden_cpu0_o), + .spniden_cpu1_o (spniden_cpu1_o), + .spniden_cpu2_o (spniden_cpu2_o), + .spniden_cpu3_o (spniden_cpu3_o), + .vinithi_cpu0_o (vinithi_cpu0_o), + .vinithi_cpu1_o (vinithi_cpu1_o), + .vinithi_cpu2_o (vinithi_cpu2_o), + .vinithi_cpu3_o (vinithi_cpu3_o), + + // inputs + .aa64naa32_i (AA64nAA32[`MAIA_CN:0]), + .cfgend_i (CFGEND[`MAIA_CN:0]), + .cfgte_i (CFGTE[`MAIA_CN:0]), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_areset_l2dt (ck_cpu0_areset_l2dt), + .ck_cpu0_commrx (ck_cpu0_commrx), + .ck_cpu0_commtx (ck_cpu0_commtx), + .ck_cpu0_dbgnopwrdwn (ck_cpu0_dbgnopwrdwn), + .ck_cpu0_dbgrstreq (ck_cpu0_dbgrstreq), + .ck_cpu0_ncommirq (ck_cpu0_ncommirq), + .ck_cpu0_npmuirq (ck_cpu0_npmuirq), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu0_reset1_n_l2dt (ck_cpu0_reset1_n_l2dt), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_areset_l2dt (ck_cpu1_areset_l2dt), + .ck_cpu1_commrx (ck_cpu1_commrx), + .ck_cpu1_commtx (ck_cpu1_commtx), + .ck_cpu1_dbgnopwrdwn (ck_cpu1_dbgnopwrdwn), + .ck_cpu1_dbgrstreq (ck_cpu1_dbgrstreq), + .ck_cpu1_ncommirq (ck_cpu1_ncommirq), + .ck_cpu1_npmuirq (ck_cpu1_npmuirq), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu1_reset1_n_l2dt (ck_cpu1_reset1_n_l2dt), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_areset_l2dt (ck_cpu2_areset_l2dt), + .ck_cpu2_commrx (ck_cpu2_commrx), + .ck_cpu2_commtx (ck_cpu2_commtx), + .ck_cpu2_dbgnopwrdwn (ck_cpu2_dbgnopwrdwn), + .ck_cpu2_dbgrstreq (ck_cpu2_dbgrstreq), + .ck_cpu2_ncommirq (ck_cpu2_ncommirq), + .ck_cpu2_npmuirq (ck_cpu2_npmuirq), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu2_reset1_n_l2dt (ck_cpu2_reset1_n_l2dt), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_areset_l2dt (ck_cpu3_areset_l2dt), + .ck_cpu3_commrx (ck_cpu3_commrx), + .ck_cpu3_commtx (ck_cpu3_commtx), + .ck_cpu3_dbgnopwrdwn (ck_cpu3_dbgnopwrdwn), + .ck_cpu3_dbgrstreq (ck_cpu3_dbgrstreq), + .ck_cpu3_ncommirq (ck_cpu3_ncommirq), + .ck_cpu3_npmuirq (ck_cpu3_npmuirq), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_cpu3_reset1_n_l2dt (ck_cpu3_reset1_n_l2dt), + .ck_gclkfr (ck_gclkfr), + .clrexmonreq_i (CLREXMONREQ), + .clusteridaff1_i (CLUSTERIDAFF1[7:0]), + .clusteridaff2_i (CLUSTERIDAFF2[7:0]), + .cp15sdisable_i (CP15SDISABLE[`MAIA_CN:0]), + .cryptodisable_i (CRYPTODISABLE[`MAIA_CN:0]), + .dbgack_cpu0_i (dbgack_cpu0_i), + .dbgack_cpu1_i (dbgack_cpu1_i), + .dbgack_cpu2_i (dbgack_cpu2_i), + .dbgack_cpu3_i (dbgack_cpu3_i), + .dbgen_i (DBGEN[`MAIA_CN:0]), + .dbgl1rstdisable_i (DBGL1RSTDISABLE), + .dbgromaddr_i (DBGROMADDR[43:12]), + .dbgromaddrv_i (DBGROMADDRV), + .dftcrclkdisable_i (DFTCRCLKDISABLE[`MAIA_CN:0]), + .dftramhold_i (DFTRAMHOLD), + .dftrstdisable_i (DFTRSTDISABLE), + .dftse_i (DFTSE), + .ds_cpu0_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_cpu0_sev_req (ds_cpu0_sev_req), + .ds_cpu1_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_cpu1_sev_req (ds_cpu1_sev_req), + .ds_cpu2_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_cpu2_sev_req (ds_cpu2_sev_req), + .ds_cpu3_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_cpu3_sev_req (ds_cpu3_sev_req), + .eventi_i (EVENTI), + .giccdisable_i (GICCDISABLE), + .l2_reset3 (l2_reset3), + .ncorereset_i (nCORERESET[`MAIA_CN:0]), + .ncpuporeset_i (nCPUPORESET[`MAIA_CN:0]), + .niden_i (NIDEN[`MAIA_CN:0]), + .nmbistreset_i (nMBISTRESET), + .pm_export_cpu0_i (pm_export_cpu0_i), + .pm_export_cpu1_i (pm_export_cpu1_i), + .pm_export_cpu2_i (pm_export_cpu2_i), + .pm_export_cpu3_i (pm_export_cpu3_i), + .pmuevent_cpu0_i (pmuevent_cpu0_i[24:0]), + .pmuevent_cpu1_i (pmuevent_cpu1_i[24:0]), + .pmuevent_cpu2_i (pmuevent_cpu2_i[24:0]), + .pmuevent_cpu3_i (pmuevent_cpu3_i[24:0]), + .rvbaraddr0_i (RVBARADDR0[43:2]), + .rvbaraddr1_i (RVBARADDR1[43:2]), + .rvbaraddr2_i (RVBARADDR2[43:2]), + .rvbaraddr3_i (RVBARADDR3[43:2]), + .spiden_i (SPIDEN[`MAIA_CN:0]), + .spniden_i (SPNIDEN[`MAIA_CN:0]), + .vinithi_i (VINITHI[`MAIA_CN:0]) + ); // ucpu_io + + maia_dt_sb udt_sb( // outputs + .afreadym0_o (AFREADYM0), + .afreadym1_o (AFREADYM1), + .afreadym2_o (AFREADYM2), + .afreadym3_o (AFREADYM3), + .afvalidm_cpu0_o (afvalidm_cpu0_o), + .afvalidm_cpu1_o (afvalidm_cpu1_o), + .afvalidm_cpu2_o (afvalidm_cpu2_o), + .afvalidm_cpu3_o (afvalidm_cpu3_o), + .atbytesm0_o (ATBYTESM0[1:0]), + .atbytesm1_o (ATBYTESM1[1:0]), + .atbytesm2_o (ATBYTESM2[1:0]), + .atbytesm3_o (ATBYTESM3[1:0]), + .atclken_cpu0_o (atclken_cpu0_o), + .atclken_cpu1_o (atclken_cpu1_o), + .atclken_cpu2_o (atclken_cpu2_o), + .atclken_cpu3_o (atclken_cpu3_o), + .atdatam0_o (ATDATAM0[31:0]), + .atdatam1_o (ATDATAM1[31:0]), + .atdatam2_o (ATDATAM2[31:0]), + .atdatam3_o (ATDATAM3[31:0]), + .atidm0_o (ATIDM0[6:0]), + .atidm1_o (ATIDM1[6:0]), + .atidm2_o (ATIDM2[6:0]), + .atidm3_o (ATIDM3[6:0]), + .atreadym_cpu0_o (atreadym_cpu0_o), + .atreadym_cpu1_o (atreadym_cpu1_o), + .atreadym_cpu2_o (atreadym_cpu2_o), + .atreadym_cpu3_o (atreadym_cpu3_o), + .atvalidm0_o (ATVALIDM0), + .atvalidm1_o (ATVALIDM1), + .atvalidm2_o (ATVALIDM2), + .atvalidm3_o (ATVALIDM3), + .syncreqm_cpu0_o (syncreqm_cpu0_o), + .syncreqm_cpu1_o (syncreqm_cpu1_o), + .syncreqm_cpu2_o (syncreqm_cpu2_o), + .syncreqm_cpu3_o (syncreqm_cpu3_o), + .tsvalueb_cpu0_o (tsvalueb_cpu0_o[63:0]), + .tsvalueb_cpu1_o (tsvalueb_cpu1_o[63:0]), + .tsvalueb_cpu2_o (tsvalueb_cpu2_o[63:0]), + .tsvalueb_cpu3_o (tsvalueb_cpu3_o[63:0]), + + // inputs + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .TSVALUEB (TSVALUEB[63:0]), + .afreadym_cpu0_i (afreadym_cpu0_i), + .afreadym_cpu1_i (afreadym_cpu1_i), + .afreadym_cpu2_i (afreadym_cpu2_i), + .afreadym_cpu3_i (afreadym_cpu3_i), + .afvalidm0_i (AFVALIDM0), + .afvalidm1_i (AFVALIDM1), + .afvalidm2_i (AFVALIDM2), + .afvalidm3_i (AFVALIDM3), + .atbytesm_cpu0_i (atbytesm_cpu0_i[1:0]), + .atbytesm_cpu1_i (atbytesm_cpu1_i[1:0]), + .atbytesm_cpu2_i (atbytesm_cpu2_i[1:0]), + .atbytesm_cpu3_i (atbytesm_cpu3_i[1:0]), + .atclken_i (ATCLKEN), + .atdatam_cpu0_i (atdatam_cpu0_i[31:0]), + .atdatam_cpu1_i (atdatam_cpu1_i[31:0]), + .atdatam_cpu2_i (atdatam_cpu2_i[31:0]), + .atdatam_cpu3_i (atdatam_cpu3_i[31:0]), + .atidm_cpu0_i (atidm_cpu0_i[6:0]), + .atidm_cpu1_i (atidm_cpu1_i[6:0]), + .atidm_cpu2_i (atidm_cpu2_i[6:0]), + .atidm_cpu3_i (atidm_cpu3_i[6:0]), + .atreadym0_i (ATREADYM0), + .atreadym1_i (ATREADYM1), + .atreadym2_i (ATREADYM2), + .atreadym3_i (ATREADYM3), + .atvalidm_cpu0_i (atvalidm_cpu0_i), + .atvalidm_cpu1_i (atvalidm_cpu1_i), + .atvalidm_cpu2_i (atvalidm_cpu2_i), + .atvalidm_cpu3_i (atvalidm_cpu3_i), + .ck_gclkfr (ck_gclkfr), + .dt_cpu0_trcauxctlr_sb_rcg_disable_pclk (dt_cpu0_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu1_trcauxctlr_sb_rcg_disable_pclk (dt_cpu1_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu2_trcauxctlr_sb_rcg_disable_pclk (dt_cpu2_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu3_trcauxctlr_sb_rcg_disable_pclk (dt_cpu3_trcauxctlr_sb_rcg_disable_pclk), + .etclken_cpu0_i (etclken_cpu0_i), + .etclken_cpu1_i (etclken_cpu1_i), + .etclken_cpu2_i (etclken_cpu2_i), + .etclken_cpu3_i (etclken_cpu3_i), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nMBISTRESET (nMBISTRESET), + .syncreqm0_i (SYNCREQM0), + .syncreqm1_i (SYNCREQM1), + .syncreqm2_i (SYNCREQM2), + .syncreqm3_i (SYNCREQM3) + ); // udt_sb + + maia_ncpu_reg_rep uncpu_reg_rep( // outputs + .ds_cpu0_ic_aa64naa32_reg_o (ds_cpu0_ic_aa64naa32_i), + .ds_cpu0_ic_cpsr_mode_reg_o (ds_cpu0_ic_cpsr_mode_i[4:0]), + .ds_cpu0_ic_hcr_change_reg_o (ds_cpu0_ic_hcr_change_i), + .ds_cpu0_ic_sample_spr_reg_o (ds_cpu0_ic_sample_spr_i), + .ds_cpu0_ic_scr_change_reg_o (ds_cpu0_ic_scr_change_i), + .ds_cpu1_ic_aa64naa32_reg_o (ds_cpu1_ic_aa64naa32_i), + .ds_cpu1_ic_cpsr_mode_reg_o (ds_cpu1_ic_cpsr_mode_i[4:0]), + .ds_cpu1_ic_hcr_change_reg_o (ds_cpu1_ic_hcr_change_i), + .ds_cpu1_ic_sample_spr_reg_o (ds_cpu1_ic_sample_spr_i), + .ds_cpu1_ic_scr_change_reg_o (ds_cpu1_ic_scr_change_i), + .ds_cpu2_ic_aa64naa32_reg_o (ds_cpu2_ic_aa64naa32_i), + .ds_cpu2_ic_cpsr_mode_reg_o (ds_cpu2_ic_cpsr_mode_i[4:0]), + .ds_cpu2_ic_hcr_change_reg_o (ds_cpu2_ic_hcr_change_i), + .ds_cpu2_ic_sample_spr_reg_o (ds_cpu2_ic_sample_spr_i), + .ds_cpu2_ic_scr_change_reg_o (ds_cpu2_ic_scr_change_i), + .ds_cpu3_ic_aa64naa32_reg_o (ds_cpu3_ic_aa64naa32_i), + .ds_cpu3_ic_cpsr_mode_reg_o (ds_cpu3_ic_cpsr_mode_i[4:0]), + .ds_cpu3_ic_hcr_change_reg_o (ds_cpu3_ic_hcr_change_i), + .ds_cpu3_ic_sample_spr_reg_o (ds_cpu3_ic_sample_spr_i), + .ds_cpu3_ic_scr_change_reg_o (ds_cpu3_ic_scr_change_i), + .ic_block_eoi_sgi_wr_reg_o (ic_block_eoi_sgi_wr[`MAIA_CN:0]), + .ic_el_change_complete_reg_o (ic_el_change_complete[`MAIA_CN:0]), + .ic_hcr_change_complete_reg_o (ic_hcr_change_complete[`MAIA_CN:0]), + .ic_ich_el2_tall0_reg_o (ic_ich_el2_tall0[`MAIA_CN:0]), + .ic_ich_el2_tall1_reg_o (ic_ich_el2_tall1[`MAIA_CN:0]), + .ic_ich_el2_tc_reg_o (ic_ich_el2_tc[`MAIA_CN:0]), + .ic_nfiq_reg_o (ic_nfiq[`MAIA_CN:0]), + .ic_nirq_reg_o (ic_nirq[`MAIA_CN:0]), + .ic_nsei_reg_o (ic_nsei[`MAIA_CN:0]), + .ic_nvfiq_reg_o (ic_nvfiq[`MAIA_CN:0]), + .ic_nvirq_reg_o (ic_nvirq[`MAIA_CN:0]), + .ic_nvsei_reg_o (ic_nvsei[`MAIA_CN:0]), + .ic_sample_spr_reg_o (ic_sample_spr[`MAIA_CN:0]), + .ic_scr_change_complete_reg_o (ic_scr_change_complete[`MAIA_CN:0]), + .ic_sra_el1ns_en_reg_o (ic_sra_el1ns_en[`MAIA_CN:0]), + .ic_sra_el1s_en_reg_o (ic_sra_el1s_en[`MAIA_CN:0]), + .ic_sra_el2_en_reg_o (ic_sra_el2_en[`MAIA_CN:0]), + .ic_sra_el3_en_reg_o (ic_sra_el3_en[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap_reg_o (ic_sre_el1ns_hyp_trap[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap_reg_o (ic_sre_el1ns_mon_trap[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap_reg_o (ic_sre_el1s_mon_trap[`MAIA_CN:0]), + .ic_sre_el2_mon_trap_reg_o (ic_sre_el2_mon_trap[`MAIA_CN:0]), + + // inputs + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_cpu0_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_cpu0_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_cpu0_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_cpu0_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_cpu1_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_cpu1_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_cpu1_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_cpu1_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_cpu1_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_cpu2_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_cpu2_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_cpu2_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_cpu2_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_cpu2_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_cpu3_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_cpu3_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_cpu3_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_cpu3_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_cpu3_ic_scr_change (ds_cpu3_ic_scr_change), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr_o[`MAIA_CN:0]), + .ic_el_change_complete (ic_el_change_complete_o[`MAIA_CN:0]), + .ic_hcr_change_complete (ic_hcr_change_complete_o[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0_o[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1_o[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc_o[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .ic_sample_spr (ic_sample_spr_o[`MAIA_CN:0]), + .ic_scr_change_complete (ic_scr_change_complete_o[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en_o[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en_o[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en_o[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en_o[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap_o[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap_o[`MAIA_CN:0]) + ); // uncpu_reg_rep + +//----------------------------------------------------------------------------- +// OVL Assertions +//----------------------------------------------------------------------------- +`ifdef ARM_ASSERT_ON + `include "maia_noncpu_val.v" +`endif + +endmodule // maia_noncpu + +//ARMAUTO UNDEF START +`define MAIA_UNDEFINE +`include "maia_header.v" +`undef MAIA_UNDEFINE +//ARMAUTO UNDEF END diff --git a/Security Algo Accelerator/logical/maia/verilog/maia_noncpu_feq20.v b/Security Algo Accelerator/logical/maia/verilog/maia_noncpu_feq20.v new file mode 100644 index 0000000000..84a47bdbe3 --- /dev/null +++ b/Security Algo Accelerator/logical/maia/verilog/maia_noncpu_feq20.v @@ -0,0 +1,7934 @@ +//----------------------------------------------------------------------------- +// The confidential and proprietary information contained in this file may +// only be used by a person authorised under and to the extent permitted +// by a subsisting licensing agreement from ARM Limited. +// +// (C) COPYRIGHT 2013-2014 ARM Limited. +// ALL RIGHTS RESERVED +// +// This entire notice must be reproduced on all copies of this file +// and copies of this file may only be made by a person if such person is +// permitted to do so under the terms of a subsisting license agreement +// from ARM Limited. +// +// Filename : $RCSfile: maia_noncpu_feq20.v $ +// Checked In : $Date: 2015-05-06 10:47:09 -0500 (Wed, 06 May 2015) $ +// Revision : $Revision: 73443 $ +// Release Information : Cortex-A72-r1p0-00rel0 +// +//----------------------------------------------------------------------------- +// Verilog-2001 (IEEE Std 1364-2001) +//----------------------------------------------------------------------------- + +//# +//# Overview +//# ======== +//# + +// +// This is top-level interconnect layer for the non-CPU blocks at the Maia top-level. +// + +//# +//# Module Declaration +//# ================== +//# + +`include "maia_header.v" + +`define MAIA_CN 3 + +module maia_noncpu_feq20 ( + CLK, + CLKEN, + nCPUPORESET, + nCORERESET, + nL2RESET, + L2RSTDISABLE, + WARMRSTREQ, + CFGEND, + VINITHI, + CFGTE, + CP15SDISABLE, + CLUSTERIDAFF1, + CLUSTERIDAFF2, + AA64nAA32, + RVBARADDR0, +// BEGIN INCLUDE FOR CPU1 + RVBARADDR1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + RVBARADDR2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + RVBARADDR3, +// END INCLUDE FOR CPU3 + CRYPTODISABLE, + nFIQ, + nIRQ, + nSEI, + nREI, + nVFIQ, + nVIRQ, + nVSEI, +// BEGIN NO-GIC pins + nVCPUMNTIRQ, +// END NO-GIC pins + PERIPHBASE, +// BEGIN NO-GIC pins + GICCDISABLE, + ICDTVALID, + ICDTREADY, + ICDTDATA, + ICDTLAST, + ICDTDEST, + ICCTVALID, + ICCTREADY, + ICCTDATA, + ICCTLAST, + ICCTID, +// END NO-GIC pins + CNTVALUEB, + CNTCLKEN, + nCNTPNSIRQ, + nCNTPSIRQ, + nCNTVIRQ, + nCNTHPIRQ, + CLREXMONREQ, + CLREXMONACK, + EVENTI, + EVENTO, + STANDBYWFI, + STANDBYWFE, + STANDBYWFIL2, + SMPEN, + CPUQACTIVE, + CPUQREQn, + CPUQACCEPTn, + CPUQDENY, + L2QACTIVE, + L2QREQn, + L2QACCEPTn, + L2QDENY, + L2FLUSHREQ, + L2FLUSHDONE, + nINTERRIRQ, + nEXTERRIRQ, + SYSBARDISABLE, + BROADCASTINNER, + BROADCASTOUTER, + BROADCASTCACHEMAINT, + ACLKENM, + ACINACTM, + AWREADYM, + AWVALIDM, + AWIDM, + AWADDRM, + AWLENM, + AWSIZEM, + AWBURSTM, + AWBARM, + AWDOMAINM, + AWLOCKM, + AWCACHEM, + AWPROTM, + AWSNOOPM, + AWUNIQUEM, + WRMEMATTR, + WREADYM, + WVALIDM, + WDATAM, + WSTRBM, + WIDM, + WLASTM, + BREADYM, + BVALIDM, + BIDM, + BRESPM, + ARREADYM, + ARVALIDM, + ARIDM, + ARADDRM, + ARLENM, + ARSIZEM, + ARBURSTM, + ARBARM, + ARDOMAINM, + ARLOCKM, + ARCACHEM, + ARPROTM, + ARSNOOPM, + RDMEMATTR, + RREADYM, + RVALIDM, + RIDM, + RDATAM, + RRESPM, + RLASTM, + ACREADYM, + ACVALIDM, + ACADDRM, + ACPROTM, + ACSNOOPM, + CRREADYM, + CRVALIDM, + CRRESPM, + CDREADYM, + CDVALIDM, + CDDATAM, + CDLASTM, + RACKM, + WACKM, + ACLKENS, + AINACTS, +// BEGIN NO-ACP pins + AWREADYS, + AWVALIDS, + AWIDS, + AWADDRS, + AWLENS, + AWCACHES, + AWUSERS, + AWPROTS, + WREADYS, + WVALIDS, + WDATAS, + WSTRBS, + WLASTS, + BREADYS, + BVALIDS, + BIDS, + BRESPS, + ARREADYS, + ARVALIDS, + ARIDS, + ARADDRS, + ARLENS, + ARCACHES, + ARUSERS, + ARPROTS, + RREADYS, + RVALIDS, + RIDS, + RDATAS, + RRESPS, + RLASTS, +// END NO-ACP pins + DBGROMADDR, + DBGROMADDRV, + DBGACK, + nCOMMIRQ, + COMMRX, + COMMTX, + DBGRSTREQ, + DBGNOPWRDWN, + DBGL1RSTDISABLE, + nPMUIRQ, + PMUEVENT0, +// BEGIN INCLUDE FOR CPU1 + PMUEVENT1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + PMUEVENT2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + PMUEVENT3, +// END INCLUDE FOR CPU3 + ATCLKEN, + TSVALUEB, + ATREADYM0, + AFVALIDM0, + ATDATAM0, + ATVALIDM0, + ATBYTESM0, + AFREADYM0, + ATIDM0, + SYNCREQM0, +// BEGIN INCLUDE FOR CPU1 + ATREADYM1, + AFVALIDM1, + ATDATAM1, + ATVALIDM1, + ATBYTESM1, + AFREADYM1, + ATIDM1, + SYNCREQM1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ATREADYM2, + AFVALIDM2, + ATDATAM2, + ATVALIDM2, + ATBYTESM2, + AFREADYM2, + ATIDM2, + SYNCREQM2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ATREADYM3, + AFVALIDM3, + ATDATAM3, + ATVALIDM3, + ATBYTESM3, + AFREADYM3, + ATIDM3, + SYNCREQM3, +// END INCLUDE FOR CPU3 + PCLKDBG, + PCLKENDBG, + nPRESETDBG, + PSELDBG, + PADDRDBG, + PADDRDBG31, + PENABLEDBG, + PWRITEDBG, + PWDATADBG, + PRDATADBG, + PREADYDBG, + PSLVERRDBG, + EDBGRQ, + PMUSNAPSHOTREQ, + PMUSNAPSHOTACK, + DBGPWRDUP, + DBGPWRUPREQ, + CTICHIN, + CTICHOUTACK, + CTICHOUT, + CTICHINACK, + CISBYPASS, + CIHSBYPASS, + CTIIRQ, + CTIIRQACK, + DBGEN, + NIDEN, + SPIDEN, + SPNIDEN, + DFTSE, + DFTRSTDISABLE, + DFTCRCLKDISABLE, + DFTL2CLKDISABLE, + DFTRAMHOLD, + DFTCLKBYPASS, + DFTMCPHOLD, + nMBISTRESET, + MBISTREQ, + +//----------------------------------------------------------------------------- +// Signals from maia -> maia_cpu_io -> maia_cpu +//----------------------------------------------------------------------------- +// Outputs to maia_cpu + ncpuporeset_cpu0_o, + ncorereset_cpu0_o, + + cfgend_cpu0_o, + cfgte_cpu0_o, + cp15sdisable_cpu0_o, + vinithi_cpu0_o, + clusteridaff1_cpu0_o, + clusteridaff2_cpu0_o, + cpuid_cpu0_o, + aa64naa32_cpu0_o, + rvbaraddr_cpu0_o, + cryptodisable_cpu0_o, + giccdisable_cpu0_o, + + dbgromaddr_cpu0_o, + dbgromaddrv_cpu0_o, + dbgl1rstdisable_cpu0_o, + + dbgen_cpu0_o, + niden_cpu0_o, + spiden_cpu0_o, + spniden_cpu0_o, + + tsvalueb_cpu0_o, + + atclken_cpu0_o, + afvalidm_cpu0_o, + atreadym_cpu0_o, + syncreqm_cpu0_o, + + dftse_cpu0_o, + dftrstdisable_cpu0_o, + dftcrclkdisable_cpu0_o, + dftramhold_cpu0_o, + + nmbistreset_cpu0_o, + +// BEGIN INCLUDE FOR CPU1 + ncpuporeset_cpu1_o, + ncorereset_cpu1_o, + + cfgend_cpu1_o, + cfgte_cpu1_o, + cp15sdisable_cpu1_o, + vinithi_cpu1_o, + clusteridaff1_cpu1_o, + clusteridaff2_cpu1_o, + cpuid_cpu1_o, + aa64naa32_cpu1_o, + rvbaraddr_cpu1_o, + cryptodisable_cpu1_o, + giccdisable_cpu1_o, + + dbgromaddr_cpu1_o, + dbgromaddrv_cpu1_o, + dbgl1rstdisable_cpu1_o, + + dbgen_cpu1_o, + niden_cpu1_o, + spiden_cpu1_o, + spniden_cpu1_o, + + tsvalueb_cpu1_o, + + atclken_cpu1_o, + afvalidm_cpu1_o, + atreadym_cpu1_o, + syncreqm_cpu1_o, + + dftse_cpu1_o, + dftrstdisable_cpu1_o, + dftcrclkdisable_cpu1_o, + dftramhold_cpu1_o, + + nmbistreset_cpu1_o, +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + ncpuporeset_cpu2_o, + ncorereset_cpu2_o, + + cfgend_cpu2_o, + cfgte_cpu2_o, + cp15sdisable_cpu2_o, + vinithi_cpu2_o, + clusteridaff1_cpu2_o, + clusteridaff2_cpu2_o, + cpuid_cpu2_o, + aa64naa32_cpu2_o, + rvbaraddr_cpu2_o, + cryptodisable_cpu2_o, + giccdisable_cpu2_o, + + dbgromaddr_cpu2_o, + dbgromaddrv_cpu2_o, + dbgl1rstdisable_cpu2_o, + + dbgen_cpu2_o, + niden_cpu2_o, + spiden_cpu2_o, + spniden_cpu2_o, + + tsvalueb_cpu2_o, + + atclken_cpu2_o, + afvalidm_cpu2_o, + atreadym_cpu2_o, + syncreqm_cpu2_o, + + dftse_cpu2_o, + dftrstdisable_cpu2_o, + dftcrclkdisable_cpu2_o, + dftramhold_cpu2_o, + + nmbistreset_cpu2_o, +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + ncpuporeset_cpu3_o, + ncorereset_cpu3_o, + + cfgend_cpu3_o, + cfgte_cpu3_o, + cp15sdisable_cpu3_o, + vinithi_cpu3_o, + clusteridaff1_cpu3_o, + clusteridaff2_cpu3_o, + cpuid_cpu3_o, + aa64naa32_cpu3_o, + rvbaraddr_cpu3_o, + cryptodisable_cpu3_o, + giccdisable_cpu3_o, + + dbgromaddr_cpu3_o, + dbgromaddrv_cpu3_o, + dbgl1rstdisable_cpu3_o, + + dbgen_cpu3_o, + niden_cpu3_o, + spiden_cpu3_o, + spniden_cpu3_o, + + tsvalueb_cpu3_o, + + atclken_cpu3_o, + afvalidm_cpu3_o, + atreadym_cpu3_o, + syncreqm_cpu3_o, + + dftse_cpu3_o, + dftrstdisable_cpu3_o, + dftcrclkdisable_cpu3_o, + dftramhold_cpu3_o, + + nmbistreset_cpu3_o, +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Signals from maia_cpu -> maia_cpu_io -> maia +//----------------------------------------------------------------------------- +// Inputs from maia_cpu + ds_cpu0_sev_req, + ds_cpu0_sevl_req, + ds_cpu0_cpuectlr_smp, + + ncommirq_cpu0_i, + commrx_cpu0_i, + commtx_cpu0_i, + dbgack_cpu0_i, + dbgrstreq_cpu0_i, + dbgnopwrdwn_cpu0_i, + + npmuirq_cpu0_i, + pmuevent_cpu0_i, + pm_export_cpu0_i, + + etclken_cpu0_i, + afreadym_cpu0_i, + atbytesm_cpu0_i, + atdatam_cpu0_i, + atidm_cpu0_i, + atvalidm_cpu0_i, + +// BEGIN INCLUDE FOR CPU1 + ds_cpu1_sev_req, + ds_cpu1_sevl_req, + ds_cpu1_cpuectlr_smp, + + ncommirq_cpu1_i, + commrx_cpu1_i, + commtx_cpu1_i, + dbgack_cpu1_i, + dbgrstreq_cpu1_i, + dbgnopwrdwn_cpu1_i, + + npmuirq_cpu1_i, + pmuevent_cpu1_i, + pm_export_cpu1_i, + + etclken_cpu1_i, + afreadym_cpu1_i, + atbytesm_cpu1_i, + atdatam_cpu1_i, + atidm_cpu1_i, + atvalidm_cpu1_i, +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + ds_cpu2_sev_req, + ds_cpu2_sevl_req, + ds_cpu2_cpuectlr_smp, + + ncommirq_cpu2_i, + commrx_cpu2_i, + commtx_cpu2_i, + dbgack_cpu2_i, + dbgrstreq_cpu2_i, + dbgnopwrdwn_cpu2_i, + + npmuirq_cpu2_i, + pmuevent_cpu2_i, + pm_export_cpu2_i, + + etclken_cpu2_i, + afreadym_cpu2_i, + atbytesm_cpu2_i, + atdatam_cpu2_i, + atidm_cpu2_i, + atvalidm_cpu2_i, +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + ds_cpu3_sev_req, + ds_cpu3_sevl_req, + ds_cpu3_cpuectlr_smp, + + ncommirq_cpu3_i, + commrx_cpu3_i, + commtx_cpu3_i, + dbgack_cpu3_i, + dbgrstreq_cpu3_i, + dbgnopwrdwn_cpu3_i, + + npmuirq_cpu3_i, + pmuevent_cpu3_i, + pm_export_cpu3_i, + + etclken_cpu3_i, + afreadym_cpu3_i, + atbytesm_cpu3_i, + atdatam_cpu3_i, + atidm_cpu3_i, + atvalidm_cpu3_i, +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// L2 interface +//----------------------------------------------------------------------------- + l2_cpu0_mbist1_addr_b1, + l2_cpu0_mbist1_array_b1, + l2_cpu0_mbist1_be_b1, + l2_cpu0_mbist1_en_b1, + l2_cpu0_mbist1_rd_en_b1, + l2_cpu0_mbist1_wr_en_b1, + l2_cpu0_mbist1_all_b1, +// BEGIN INCLUDE FOR CPU1 + l2_cpu1_mbist1_addr_b1, + l2_cpu1_mbist1_array_b1, + l2_cpu1_mbist1_be_b1, + l2_cpu1_mbist1_en_b1, + l2_cpu1_mbist1_rd_en_b1, + l2_cpu1_mbist1_wr_en_b1, + l2_cpu1_mbist1_all_b1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + l2_cpu2_mbist1_addr_b1, + l2_cpu2_mbist1_array_b1, + l2_cpu2_mbist1_be_b1, + l2_cpu2_mbist1_en_b1, + l2_cpu2_mbist1_rd_en_b1, + l2_cpu2_mbist1_wr_en_b1, + l2_cpu2_mbist1_all_b1, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + l2_cpu3_mbist1_addr_b1, + l2_cpu3_mbist1_array_b1, + l2_cpu3_mbist1_be_b1, + l2_cpu3_mbist1_en_b1, + l2_cpu3_mbist1_rd_en_b1, + l2_cpu3_mbist1_wr_en_b1, + l2_cpu3_mbist1_all_b1, +// END INCLUDE FOR CPU3 + +// BEGIN L2-CPU interface + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + l2_cpu0_cfg_ecc_en, + l2_cpu0_arb_thrshld_timeout_en, + l2_cpu0_disable_clean_evict_opt, + l2_cpu0_dext_err_r2, + l2_cpu0_dext_err_type_r2, + l2_cpu0_dsngl_ecc_err_r3, + l2_cpu0_ddbl_ecc_err_r3, + l2_cpu0_ddata_r2, + l2_cpu0_barrier_done, + l2_cpu0_spec_valid, + l2_cpu0_spec_bufid, + l2_cpu0_rvalid, + l2_cpu0_rstate, + l2_cpu0_rexfail, + l2_cpu0_rbufid, + l2_cpu0_dvalid_r1, + l2_cpu0_dlast_r1, + l2_cpu0_dbufid_r1, + l2_cpu0_iext_err_r2, + l2_cpu0_iext_err_type_r2, + l2_cpu0_isngl_ecc_err_r3, + l2_cpu0_idbl_ecc_err_r3, + l2_cpu0_idata_r2, + l2_cpu0_ivalid_r1, + l2_cpu0_ibufid_r1, + l2_cpu0_ls_sync_req, + l2_cpu0_ccb_req_addr_c3, + l2_cpu0_ccb_dbg_req_c3, + l2_cpu0_ls_ccb_clken_c3, + l2_cpu0_ls_ccb_req_c3, + l2_cpu0_ccb_req_id_c3, + l2_cpu0_ccb_req_type_c3, + l2_cpu0_ccb_req_info_c3, + l2_cpu0_if_ccb_clken_c3, + l2_cpu0_if_ccb_req_c3, + l2_cpu0_if_sync_req, + l2_cpu0_tlb_ccb_clken_c3, + l2_cpu0_tlb_ccb_req_c3, + l2_cpu0_tlb_sync_req, + l2_cpu0_tlb_sync_complete, + l2_cpu0_tbw_desc_vld, + l2_cpu0_tbw_ext_err, + l2_cpu0_tbw_ext_err_type, + l2_cpu0_tbw_dbl_ecc_err, + l2_cpu0_tbw_desc_data, + l2_cpu0_spr_rd_data, + l2_cpu0_l2_cache_size, + l2_cpu0_pf_throttle_q, + + l2_cpu0_wr_ex_resp, + l2_cpu0_wr_ex_fail, + + l2_cpu0_ic_base, + l2_cpu0_no_intctrl, + + + l2_cpu0_pmu_events, + + ds_cpu0_l2_spr_en, + ds_cpu0_l2_spr_rd, + ds_cpu0_l2_spr_wr, + ds_cpu0_l2_spr_addr, + ds_cpu0_l2_spr_dw, + ds_cpu0_l2_spr_wr_data, + + l2_cpu0_wr_data_vld_x1_q, + l2_cpu0_wr_evict_x1_q, + l2_cpu0_wr_data, + l2_cpu0_ls_rd_haz_vld_arb_q, + l2_cpu0_ls_wr_haz_vld_arb_q, + l2_cpu0_dt_pmu_evt_en, + + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + l2_cpu1_cfg_ecc_en, + l2_cpu1_arb_thrshld_timeout_en, + l2_cpu1_disable_clean_evict_opt, + l2_cpu1_dext_err_r2, + l2_cpu1_dext_err_type_r2, + l2_cpu1_dsngl_ecc_err_r3, + l2_cpu1_ddbl_ecc_err_r3, + l2_cpu1_ddata_r2, + l2_cpu1_barrier_done, + l2_cpu1_spec_valid, + l2_cpu1_spec_bufid, + l2_cpu1_rvalid, + l2_cpu1_rstate, + l2_cpu1_rexfail, + l2_cpu1_rbufid, + l2_cpu1_dvalid_r1, + l2_cpu1_dlast_r1, + l2_cpu1_dbufid_r1, + l2_cpu1_iext_err_r2, + l2_cpu1_iext_err_type_r2, + l2_cpu1_isngl_ecc_err_r3, + l2_cpu1_idbl_ecc_err_r3, + l2_cpu1_idata_r2, + l2_cpu1_ivalid_r1, + l2_cpu1_ibufid_r1, + l2_cpu1_ls_sync_req, + l2_cpu1_ccb_req_addr_c3, + l2_cpu1_ccb_dbg_req_c3, + l2_cpu1_ls_ccb_clken_c3, + l2_cpu1_ls_ccb_req_c3, + l2_cpu1_ccb_req_id_c3, + l2_cpu1_ccb_req_type_c3, + l2_cpu1_ccb_req_info_c3, + l2_cpu1_if_ccb_clken_c3, + l2_cpu1_if_ccb_req_c3, + l2_cpu1_if_sync_req, + l2_cpu1_tlb_ccb_clken_c3, + l2_cpu1_tlb_ccb_req_c3, + l2_cpu1_tlb_sync_req, + l2_cpu1_tlb_sync_complete, + l2_cpu1_tbw_desc_vld, + l2_cpu1_tbw_ext_err, + l2_cpu1_tbw_ext_err_type, + l2_cpu1_tbw_dbl_ecc_err, + l2_cpu1_tbw_desc_data, + l2_cpu1_spr_rd_data, + l2_cpu1_l2_cache_size, + l2_cpu1_pf_throttle_q, + + l2_cpu1_wr_ex_resp, + l2_cpu1_wr_ex_fail, + + l2_cpu1_ic_base, + l2_cpu1_no_intctrl, + + l2_cpu1_pmu_events, + + ds_cpu1_l2_spr_en, + ds_cpu1_l2_spr_rd, + ds_cpu1_l2_spr_wr, + ds_cpu1_l2_spr_addr, + ds_cpu1_l2_spr_dw, + ds_cpu1_l2_spr_wr_data, + + l2_cpu1_wr_data_vld_x1_q, + l2_cpu1_wr_evict_x1_q, + l2_cpu1_wr_data, + l2_cpu1_ls_rd_haz_vld_arb_q, + l2_cpu1_ls_wr_haz_vld_arb_q, + l2_cpu1_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + l2_cpu2_cfg_ecc_en, + l2_cpu2_arb_thrshld_timeout_en, + l2_cpu2_disable_clean_evict_opt, + l2_cpu2_dext_err_r2, + l2_cpu2_dext_err_type_r2, + l2_cpu2_dsngl_ecc_err_r3, + l2_cpu2_ddbl_ecc_err_r3, + l2_cpu2_ddata_r2, + l2_cpu2_barrier_done, + l2_cpu2_spec_valid, + l2_cpu2_spec_bufid, + l2_cpu2_rvalid, + l2_cpu2_rstate, + l2_cpu2_rexfail, + l2_cpu2_rbufid, + l2_cpu2_dvalid_r1, + l2_cpu2_dlast_r1, + l2_cpu2_dbufid_r1, + l2_cpu2_iext_err_r2, + l2_cpu2_iext_err_type_r2, + l2_cpu2_isngl_ecc_err_r3, + l2_cpu2_idbl_ecc_err_r3, + l2_cpu2_idata_r2, + l2_cpu2_ivalid_r1, + l2_cpu2_ibufid_r1, + l2_cpu2_ls_sync_req, + l2_cpu2_ccb_req_addr_c3, + l2_cpu2_ccb_dbg_req_c3, + l2_cpu2_ls_ccb_clken_c3, + l2_cpu2_ls_ccb_req_c3, + l2_cpu2_ccb_req_id_c3, + l2_cpu2_ccb_req_type_c3, + l2_cpu2_ccb_req_info_c3, + l2_cpu2_if_ccb_clken_c3, + l2_cpu2_if_ccb_req_c3, + l2_cpu2_if_sync_req, + l2_cpu2_tlb_ccb_clken_c3, + l2_cpu2_tlb_ccb_req_c3, + l2_cpu2_tlb_sync_req, + l2_cpu2_tlb_sync_complete, + l2_cpu2_tbw_desc_vld, + l2_cpu2_tbw_ext_err, + l2_cpu2_tbw_ext_err_type, + l2_cpu2_tbw_dbl_ecc_err, + l2_cpu2_tbw_desc_data, + l2_cpu2_spr_rd_data, + l2_cpu2_l2_cache_size, + l2_cpu2_pf_throttle_q, + + l2_cpu2_wr_ex_resp, + l2_cpu2_wr_ex_fail, + + l2_cpu2_ic_base, + l2_cpu2_no_intctrl, + + l2_cpu2_pmu_events, + + ds_cpu2_l2_spr_en, + ds_cpu2_l2_spr_rd, + ds_cpu2_l2_spr_wr, + ds_cpu2_l2_spr_addr, + ds_cpu2_l2_spr_dw, + ds_cpu2_l2_spr_wr_data, + + l2_cpu2_wr_data_vld_x1_q, + l2_cpu2_wr_evict_x1_q, + l2_cpu2_wr_data, + l2_cpu2_ls_rd_haz_vld_arb_q, + l2_cpu2_ls_wr_haz_vld_arb_q, + l2_cpu2_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + l2_cpu3_cfg_ecc_en, + l2_cpu3_arb_thrshld_timeout_en, + l2_cpu3_disable_clean_evict_opt, + l2_cpu3_dext_err_r2, + l2_cpu3_dext_err_type_r2, + l2_cpu3_dsngl_ecc_err_r3, + l2_cpu3_ddbl_ecc_err_r3, + l2_cpu3_ddata_r2, + l2_cpu3_barrier_done, + l2_cpu3_spec_valid, + l2_cpu3_spec_bufid, + l2_cpu3_rvalid, + l2_cpu3_rstate, + l2_cpu3_rexfail, + l2_cpu3_rbufid, + l2_cpu3_dvalid_r1, + l2_cpu3_dlast_r1, + l2_cpu3_dbufid_r1, + l2_cpu3_iext_err_r2, + l2_cpu3_iext_err_type_r2, + l2_cpu3_isngl_ecc_err_r3, + l2_cpu3_idbl_ecc_err_r3, + l2_cpu3_idata_r2, + l2_cpu3_ivalid_r1, + l2_cpu3_ibufid_r1, + l2_cpu3_ls_sync_req, + l2_cpu3_ccb_req_addr_c3, + l2_cpu3_ccb_dbg_req_c3, + l2_cpu3_ls_ccb_clken_c3, + l2_cpu3_ls_ccb_req_c3, + l2_cpu3_ccb_req_id_c3, + l2_cpu3_ccb_req_type_c3, + l2_cpu3_ccb_req_info_c3, + l2_cpu3_if_ccb_clken_c3, + l2_cpu3_if_ccb_req_c3, + l2_cpu3_if_sync_req, + l2_cpu3_tlb_ccb_clken_c3, + l2_cpu3_tlb_ccb_req_c3, + l2_cpu3_tlb_sync_req, + l2_cpu3_tlb_sync_complete, + l2_cpu3_tbw_desc_vld, + l2_cpu3_tbw_ext_err, + l2_cpu3_tbw_ext_err_type, + l2_cpu3_tbw_dbl_ecc_err, + l2_cpu3_tbw_desc_data, + l2_cpu3_spr_rd_data, + l2_cpu3_l2_cache_size, + l2_cpu3_pf_throttle_q, + + l2_cpu3_wr_ex_resp, + l2_cpu3_wr_ex_fail, + + l2_cpu3_ic_base, + l2_cpu3_no_intctrl, + + l2_cpu3_pmu_events, + + ds_cpu3_l2_spr_en, + ds_cpu3_l2_spr_rd, + ds_cpu3_l2_spr_wr, + ds_cpu3_l2_spr_addr, + ds_cpu3_l2_spr_dw, + ds_cpu3_l2_spr_wr_data, + + l2_cpu3_wr_data_vld_x1_q, + l2_cpu3_wr_evict_x1_q, + l2_cpu3_wr_data, + l2_cpu3_ls_rd_haz_vld_arb_q, + l2_cpu3_ls_wr_haz_vld_arb_q, + l2_cpu3_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// tag_pipe / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_flsh_ls_rd_l2_dly, + l2_cpu0_flsh_ls_wr_l2_dly, + + l2_cpu0_wr_data_stall, + + l2_cpu1_flsh_ls_rd_l2_dly, + l2_cpu1_flsh_ls_wr_l2_dly, + + l2_cpu1_wr_data_stall, + + l2_cpu2_flsh_ls_rd_l2_dly, + l2_cpu2_flsh_ls_wr_l2_dly, + + l2_cpu2_wr_data_stall, + + l2_cpu3_flsh_ls_rd_l2_dly, + l2_cpu3_flsh_ls_wr_l2_dly, + + l2_cpu3_wr_data_stall, + + l2_cpu0_flsh_ls_rd_id_l2_dly, + l2_cpu0_flsh_ls_wr_id_l2_dly, + + l2_cpu1_flsh_ls_rd_id_l2_dly, + l2_cpu1_flsh_ls_wr_id_l2_dly, + + l2_cpu2_flsh_ls_rd_id_l2_dly, + l2_cpu2_flsh_ls_wr_id_l2_dly, + + l2_cpu3_flsh_ls_rd_id_l2_dly, + l2_cpu3_flsh_ls_wr_id_l2_dly, + + l2_cpu0_flsh_ls_rd_l4_dly, + l2_cpu0_flsh_if_rd_l4_dly, + l2_cpu0_flsh_tw_rd_l4_dly, + l2_cpu0_flsh_ls_wr_l4_dly, + + l2_cpu1_flsh_ls_rd_l4_dly, + l2_cpu1_flsh_if_rd_l4_dly, + l2_cpu1_flsh_tw_rd_l4_dly, + l2_cpu1_flsh_ls_wr_l4_dly, + + l2_cpu2_flsh_ls_rd_l4_dly, + l2_cpu2_flsh_if_rd_l4_dly, + l2_cpu2_flsh_tw_rd_l4_dly, + l2_cpu2_flsh_ls_wr_l4_dly, + + l2_cpu3_flsh_ls_rd_l4_dly, + l2_cpu3_flsh_if_rd_l4_dly, + l2_cpu3_flsh_tw_rd_l4_dly, + l2_cpu3_flsh_ls_wr_l4_dly, + + l2_cpu0_flsh_ls_rd_id_l4_dly, + l2_cpu0_flsh_if_rd_id_l4_dly, + l2_cpu0_flsh_ls_wr_id_l4_dly, + l2_cpu0_flsh_ls_wr_evict_l4_dly, + + l2_cpu1_flsh_ls_rd_id_l4_dly, + l2_cpu1_flsh_if_rd_id_l4_dly, + l2_cpu1_flsh_ls_wr_id_l4_dly, + l2_cpu1_flsh_ls_wr_evict_l4_dly, + + l2_cpu2_flsh_ls_rd_id_l4_dly, + l2_cpu2_flsh_if_rd_id_l4_dly, + l2_cpu2_flsh_ls_wr_id_l4_dly, + l2_cpu2_flsh_ls_wr_evict_l4_dly, + + l2_cpu3_flsh_ls_rd_id_l4_dly, + l2_cpu3_flsh_if_rd_id_l4_dly, + l2_cpu3_flsh_ls_wr_id_l4_dly, + l2_cpu3_flsh_ls_wr_evict_l4_dly, + + l2_cpu0_lrq_haz_pending, + l2_cpu1_lrq_haz_pending, + l2_cpu2_lrq_haz_pending, + l2_cpu3_lrq_haz_pending, + + l2_cpu0_ifq_haz_pending, + l2_cpu1_ifq_haz_pending, + l2_cpu2_ifq_haz_pending, + l2_cpu3_ifq_haz_pending, + + l2_cpu0_trq_haz_pending, + l2_cpu1_trq_haz_pending, + l2_cpu2_trq_haz_pending, + l2_cpu3_trq_haz_pending, + + l2_cpu0_wrq_haz_pending, + l2_cpu1_wrq_haz_pending, + l2_cpu2_wrq_haz_pending, + l2_cpu3_wrq_haz_pending, + + l2_cpu0_idle_block_reqs_q, + l2_cpu1_idle_block_reqs_q, + l2_cpu2_idle_block_reqs_q, + l2_cpu3_idle_block_reqs_q, + + l2_cpu0_ls_peq_coll_l4_dly, + l2_cpu1_ls_peq_coll_l4_dly, + l2_cpu2_ls_peq_coll_l4_dly, + l2_cpu3_ls_peq_coll_l4_dly, + +//----------------------------------------------------------------------------- +// tag_pipe +//----------------------------------------------------------------------------- + l2_tbnk0_cpu0_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu1_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu2_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu3_lrq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu1_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu2_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu3_lrq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu1_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu2_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu3_ifq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu1_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu2_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu3_ifq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_trq_clr_l4_dly2_q, + l2_tbnk0_cpu1_trq_clr_l4_dly2_q, + l2_tbnk0_cpu2_trq_clr_l4_dly2_q, + l2_tbnk0_cpu3_trq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_trq_clr_l4_dly2_q, + l2_tbnk1_cpu1_trq_clr_l4_dly2_q, + l2_tbnk1_cpu2_trq_clr_l4_dly2_q, + l2_tbnk1_cpu3_trq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu1_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu2_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu3_wrq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu1_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu2_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu3_wrq_clr_l4_dly2_q, + + +//----------------------------------------------------------------------------- +// cpu_logic / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly, + + +//----------------------------------------------------------------------------- +// feq / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_dsq_rd_data_q, + l2_cpu0_dsq_rd_byte_strb_q, + l2_cpu1_dsq_rd_data_q, + l2_cpu1_dsq_rd_byte_strb_q, + l2_cpu2_dsq_rd_data_q, + l2_cpu2_dsq_rd_byte_strb_q, + l2_cpu3_dsq_rd_data_q, + l2_cpu3_dsq_rd_byte_strb_q, + + l2_cpu0_dsq_clr_vld_q, + l2_cpu0_dsq_clr_id_q, + l2_cpu0_dsq_rd_en, + l2_cpu0_dsq_rd_en_x2, + l2_cpu0_dsq_rd_buf_id, + l2_cpu1_dsq_clr_vld_q, + l2_cpu1_dsq_clr_id_q, + l2_cpu1_dsq_rd_en, + l2_cpu1_dsq_rd_en_x2, + l2_cpu1_dsq_rd_buf_id, + l2_cpu2_dsq_clr_vld_q, + l2_cpu2_dsq_clr_id_q, + l2_cpu2_dsq_rd_en, + l2_cpu2_dsq_rd_en_x2, + l2_cpu2_dsq_rd_buf_id, + l2_cpu3_dsq_clr_vld_q, + l2_cpu3_dsq_rd_en, + l2_cpu3_dsq_rd_en_x2, + l2_cpu3_dsq_clr_id_q, + l2_cpu3_dsq_rd_buf_id, + +//----------------------------------------------------------------------------- +// arbitration +//----------------------------------------------------------------------------- + l2_cpu0_rd_vld_skid, + l2_cpu1_rd_vld_skid, + l2_cpu2_rd_vld_skid, + l2_cpu3_rd_vld_skid, + + l2_cpu0_pf_rd_vld_skid_popped, + l2_cpu1_pf_rd_vld_skid_popped, + l2_cpu2_pf_rd_vld_skid_popped, + l2_cpu3_pf_rd_vld_skid_popped, + + l2_cpu0_rd_arb, + l2_cpu1_rd_arb, + l2_cpu2_rd_arb, + l2_cpu3_rd_arb, + + l2_cpu0_wr_vld_skid, + l2_cpu1_wr_vld_skid, + l2_cpu2_wr_vld_skid, + l2_cpu3_wr_vld_skid, + + l2_cpu0_wr_arb, + l2_cpu1_wr_arb, + l2_cpu2_wr_arb, + l2_cpu3_wr_arb, + + l2_cpu0_ic_vld_skid, + l2_cpu1_ic_vld_skid, + l2_cpu2_ic_vld_skid, + l2_cpu3_ic_vld_skid, + + l2_cpu0_ic_barrier_stall_q, + l2_cpu1_ic_barrier_stall_q, + l2_cpu2_ic_barrier_stall_q, + l2_cpu3_ic_barrier_stall_q, + + l2_cpu0_blk_non_evict_wr, + l2_cpu1_blk_non_evict_wr, + l2_cpu2_blk_non_evict_wr, + l2_cpu3_blk_non_evict_wr, + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + l2_cpu0_idle_wakeup_q, + l2_cpu0_rd_arb_fast, + l2_cpu0_rd_id_arb_set, + l2_cpu0_rd_lrq_id_arb_set, + l2_cpu0_rd_type_arb_set, + l2_cpu0_rd_cache_attr_arb_set, + l2_cpu0_rd_page_attr_arb_set, + l2_cpu0_rd_elem_size_arb_set, + l2_cpu0_rd_way_arb_set, + l2_cpu0_rd_replayed_arb_set, + l2_cpu0_rd_excl_arb_set, + l2_cpu0_rd_priv_arb_set, + l2_cpu0_rd_shared_arb_set, + l2_cpu0_rd_va48_arb_set, + l2_cpu0_rd_aarch64_arb_set, + l2_cpu0_rd_asid_arb_set, + l2_cpu0_rd_prfm_arb_set, + l2_cpu0_rd_addr_arb_set, + l2_cpu0_rd_bypass_arb_set, + l2_cpu0_rd_bypass_req_can_e5, + l2_cpu0_early_rd_reqe4_e5_q, + l2_cpu0_rd_bypass_way_e5, + l2_cpu0_rd_bypass_bufid_e5, + l2_cpu0_rd_bypass_lrq_id_e5, + + l2_cpu0_wr_arb_fast, + l2_cpu0_wr_id_arb_set, + l2_cpu0_wr_partial_dw_arb_set, + l2_cpu0_wr_cache_attr_arb_set, + l2_cpu0_wr_page_attr_arb_set, + l2_cpu0_wr_elem_size_arb_set, + l2_cpu0_wr_type_arb_set, + l2_cpu0_wr_cl_id_arb_set, + l2_cpu0_wr_priv_arb_set, + l2_cpu0_wr_shared_arb_set, + l2_cpu0_wr_last_arb_set, + l2_cpu0_wr_clean_evict_arb_set, + l2_cpu0_wr_err_arb_set, + l2_cpu0_wr_way_arb_set, + l2_cpu0_wr_dirty_arb_set, + l2_cpu0_wr_1st_replayed_arb_set, + l2_cpu0_wr_addr_arb_set, + l2_cpu0_ic_arb_fast, + l2_cpu0_ic_id_arb_set, + l2_cpu0_ic_write_arb_set, + l2_cpu0_ic_excl_arb_set, + l2_cpu0_ic_elem_size_arb_set, + l2_cpu0_ic_ns_arb_set, + l2_cpu0_ic_addr_arb_set, + l2_cpu0_ic_data_arb_set, + + l2_cpu0_wrq_almost_full, + + l2_cpu0_ls_wr_req_w2a, + l2_cpu0_ls_wr_last_w2a, + l2_cpu0_ls_wr_dirty_w2a, + l2_cpu0_ls_wr_err_w2a, + l2_cpu0_ls_wr_type_w2a, + l2_cpu0_ls_wr_ccb_id_w2a, + l2_cpu0_ls_wr_data_w2a, + + l2_cpu0_ls_ccb_resp, + l2_cpu0_ls_ccb_resp_id, + l2_cpu0_ls_ccb_data_wr, + + l2_cpu0_if_ccb_resp, + l2_cpu0_if_ccb_resp_id, + + l2_cpu0_tw_ccb_resp, + l2_cpu0_tw_ccb_resp_id, + + l2_cpu0_if_sync_done_q, + l2_cpu0_tlb_sync_done_q, + + l2_cpu0_lrq_haz_clr_id_dcd_q, + l2_cpu0_wrq_haz_clr_id_dcd_q, + l2_cpu0_ls_rd_haz_id_arb_q, + l2_cpu0_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + l2_cpu1_idle_wakeup_q, + l2_cpu1_rd_arb_fast, + l2_cpu1_rd_id_arb_set, + l2_cpu1_rd_lrq_id_arb_set, + l2_cpu1_rd_type_arb_set, + l2_cpu1_rd_cache_attr_arb_set, + l2_cpu1_rd_page_attr_arb_set, + l2_cpu1_rd_elem_size_arb_set, + l2_cpu1_rd_way_arb_set, + l2_cpu1_rd_replayed_arb_set, + l2_cpu1_rd_excl_arb_set, + l2_cpu1_rd_priv_arb_set, + l2_cpu1_rd_shared_arb_set, + l2_cpu1_rd_va48_arb_set, + l2_cpu1_rd_aarch64_arb_set, + l2_cpu1_rd_asid_arb_set, + l2_cpu1_rd_prfm_arb_set, + l2_cpu1_rd_addr_arb_set, + l2_cpu1_rd_bypass_arb_set, + l2_cpu1_rd_bypass_req_can_e5, + l2_cpu1_early_rd_reqe4_e5_q, + l2_cpu1_rd_bypass_way_e5, + l2_cpu1_rd_bypass_bufid_e5, + l2_cpu1_rd_bypass_lrq_id_e5, + + l2_cpu1_wr_arb_fast, + l2_cpu1_wr_id_arb_set, + l2_cpu1_wr_partial_dw_arb_set, + l2_cpu1_wr_cache_attr_arb_set, + l2_cpu1_wr_page_attr_arb_set, + l2_cpu1_wr_elem_size_arb_set, + l2_cpu1_wr_type_arb_set, + l2_cpu1_wr_cl_id_arb_set, + l2_cpu1_wr_priv_arb_set, + l2_cpu1_wr_shared_arb_set, + l2_cpu1_wr_last_arb_set, + l2_cpu1_wr_clean_evict_arb_set, + l2_cpu1_wr_err_arb_set, + l2_cpu1_wr_way_arb_set, + l2_cpu1_wr_dirty_arb_set, + l2_cpu1_wr_1st_replayed_arb_set, + l2_cpu1_wr_addr_arb_set, + l2_cpu1_ic_arb_fast, + l2_cpu1_ic_id_arb_set, + l2_cpu1_ic_write_arb_set, + l2_cpu1_ic_excl_arb_set, + l2_cpu1_ic_elem_size_arb_set, + l2_cpu1_ic_ns_arb_set, + l2_cpu1_ic_addr_arb_set, + l2_cpu1_ic_data_arb_set, + + l2_cpu1_wrq_almost_full, + + l2_cpu1_ls_wr_req_w2a, + l2_cpu1_ls_wr_last_w2a, + l2_cpu1_ls_wr_dirty_w2a, + l2_cpu1_ls_wr_err_w2a, + l2_cpu1_ls_wr_type_w2a, + l2_cpu1_ls_wr_ccb_id_w2a, + l2_cpu1_ls_wr_data_w2a, + + l2_cpu1_ls_ccb_resp, + l2_cpu1_ls_ccb_resp_id, + l2_cpu1_ls_ccb_data_wr, + + l2_cpu1_if_ccb_resp, + l2_cpu1_if_ccb_resp_id, + + l2_cpu1_tw_ccb_resp, + l2_cpu1_tw_ccb_resp_id, + + l2_cpu1_if_sync_done_q, + l2_cpu1_tlb_sync_done_q, + + l2_cpu1_lrq_haz_clr_id_dcd_q, + l2_cpu1_wrq_haz_clr_id_dcd_q, + l2_cpu1_ls_rd_haz_id_arb_q, + l2_cpu1_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + l2_cpu2_idle_wakeup_q, + l2_cpu2_rd_arb_fast, + l2_cpu2_rd_id_arb_set, + l2_cpu2_rd_lrq_id_arb_set, + l2_cpu2_rd_type_arb_set, + l2_cpu2_rd_cache_attr_arb_set, + l2_cpu2_rd_page_attr_arb_set, + l2_cpu2_rd_elem_size_arb_set, + l2_cpu2_rd_way_arb_set, + l2_cpu2_rd_replayed_arb_set, + l2_cpu2_rd_excl_arb_set, + l2_cpu2_rd_priv_arb_set, + l2_cpu2_rd_shared_arb_set, + l2_cpu2_rd_va48_arb_set, + l2_cpu2_rd_aarch64_arb_set, + l2_cpu2_rd_asid_arb_set, + l2_cpu2_rd_prfm_arb_set, + l2_cpu2_rd_addr_arb_set, + l2_cpu2_rd_bypass_arb_set, + l2_cpu2_rd_bypass_req_can_e5, + l2_cpu2_early_rd_reqe4_e5_q, + l2_cpu2_rd_bypass_way_e5, + l2_cpu2_rd_bypass_bufid_e5, + l2_cpu2_rd_bypass_lrq_id_e5, + + l2_cpu2_wr_arb_fast, + l2_cpu2_wr_id_arb_set, + l2_cpu2_wr_partial_dw_arb_set, + l2_cpu2_wr_cache_attr_arb_set, + l2_cpu2_wr_page_attr_arb_set, + l2_cpu2_wr_elem_size_arb_set, + l2_cpu2_wr_type_arb_set, + l2_cpu2_wr_cl_id_arb_set, + l2_cpu2_wr_priv_arb_set, + l2_cpu2_wr_shared_arb_set, + l2_cpu2_wr_last_arb_set, + l2_cpu2_wr_clean_evict_arb_set, + l2_cpu2_wr_err_arb_set, + l2_cpu2_wr_way_arb_set, + l2_cpu2_wr_dirty_arb_set, + l2_cpu2_wr_1st_replayed_arb_set, + l2_cpu2_wr_addr_arb_set, + l2_cpu2_ic_arb_fast, + l2_cpu2_ic_id_arb_set, + l2_cpu2_ic_write_arb_set, + l2_cpu2_ic_excl_arb_set, + l2_cpu2_ic_elem_size_arb_set, + l2_cpu2_ic_ns_arb_set, + l2_cpu2_ic_addr_arb_set, + l2_cpu2_ic_data_arb_set, + + l2_cpu2_wrq_almost_full, + + l2_cpu2_ls_wr_req_w2a, + l2_cpu2_ls_wr_last_w2a, + l2_cpu2_ls_wr_dirty_w2a, + l2_cpu2_ls_wr_err_w2a, + l2_cpu2_ls_wr_type_w2a, + l2_cpu2_ls_wr_ccb_id_w2a, + l2_cpu2_ls_wr_data_w2a, + + l2_cpu2_ls_ccb_resp, + l2_cpu2_ls_ccb_resp_id, + l2_cpu2_ls_ccb_data_wr, + + l2_cpu2_if_ccb_resp, + l2_cpu2_if_ccb_resp_id, + + l2_cpu2_tw_ccb_resp, + l2_cpu2_tw_ccb_resp_id, + + l2_cpu2_if_sync_done_q, + l2_cpu2_tlb_sync_done_q, + + l2_cpu2_lrq_haz_clr_id_dcd_q, + l2_cpu2_wrq_haz_clr_id_dcd_q, + l2_cpu2_ls_rd_haz_id_arb_q, + l2_cpu2_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + l2_cpu3_idle_wakeup_q, + l2_cpu3_rd_arb_fast, + l2_cpu3_rd_id_arb_set, + l2_cpu3_rd_lrq_id_arb_set, + l2_cpu3_rd_type_arb_set, + l2_cpu3_rd_cache_attr_arb_set, + l2_cpu3_rd_page_attr_arb_set, + l2_cpu3_rd_elem_size_arb_set, + l2_cpu3_rd_way_arb_set, + l2_cpu3_rd_replayed_arb_set, + l2_cpu3_rd_excl_arb_set, + l2_cpu3_rd_priv_arb_set, + l2_cpu3_rd_shared_arb_set, + l2_cpu3_rd_va48_arb_set, + l2_cpu3_rd_aarch64_arb_set, + l2_cpu3_rd_asid_arb_set, + l2_cpu3_rd_prfm_arb_set, + l2_cpu3_rd_addr_arb_set, + l2_cpu3_rd_bypass_arb_set, + l2_cpu3_rd_bypass_req_can_e5, + l2_cpu3_early_rd_reqe4_e5_q, + l2_cpu3_rd_bypass_way_e5, + l2_cpu3_rd_bypass_bufid_e5, + l2_cpu3_rd_bypass_lrq_id_e5, + + l2_cpu3_wr_arb_fast, + l2_cpu3_wr_id_arb_set, + l2_cpu3_wr_partial_dw_arb_set, + l2_cpu3_wr_cache_attr_arb_set, + l2_cpu3_wr_page_attr_arb_set, + l2_cpu3_wr_elem_size_arb_set, + l2_cpu3_wr_type_arb_set, + l2_cpu3_wr_cl_id_arb_set, + l2_cpu3_wr_priv_arb_set, + l2_cpu3_wr_shared_arb_set, + l2_cpu3_wr_last_arb_set, + l2_cpu3_wr_clean_evict_arb_set, + l2_cpu3_wr_err_arb_set, + l2_cpu3_wr_way_arb_set, + l2_cpu3_wr_dirty_arb_set, + l2_cpu3_wr_1st_replayed_arb_set, + l2_cpu3_wr_addr_arb_set, + l2_cpu3_ic_arb_fast, + l2_cpu3_ic_id_arb_set, + l2_cpu3_ic_write_arb_set, + l2_cpu3_ic_excl_arb_set, + l2_cpu3_ic_elem_size_arb_set, + l2_cpu3_ic_ns_arb_set, + l2_cpu3_ic_addr_arb_set, + l2_cpu3_ic_data_arb_set, + + l2_cpu3_wrq_almost_full, + + l2_cpu3_ls_wr_req_w2a, + l2_cpu3_ls_wr_last_w2a, + l2_cpu3_ls_wr_dirty_w2a, + l2_cpu3_ls_wr_err_w2a, + l2_cpu3_ls_wr_type_w2a, + l2_cpu3_ls_wr_ccb_id_w2a, + l2_cpu3_ls_wr_data_w2a, + + l2_cpu3_ls_ccb_resp, + l2_cpu3_ls_ccb_resp_id, + l2_cpu3_ls_ccb_data_wr, + + l2_cpu3_if_ccb_resp, + l2_cpu3_if_ccb_resp_id, + + l2_cpu3_tw_ccb_resp, + l2_cpu3_tw_ccb_resp_id, + + l2_cpu3_if_sync_done_q, + l2_cpu3_tlb_sync_done_q, + + l2_cpu3_lrq_haz_clr_id_dcd_q, + l2_cpu3_wrq_haz_clr_id_dcd_q, + l2_cpu3_ls_rd_haz_id_arb_q, + l2_cpu3_ls_wr_haz_id_arb_q, + +// END L2-CPU interface + +//------------------------------------------------------------------- +// TM interface +//------------------------------------------------------------------- +// BEGIN TIMER-CPU interface + tm_cpu0_cntkctl_usr, + tm_cpu0_cnthctl_kernel, + + tm_cpu1_cntkctl_usr, + tm_cpu1_cnthctl_kernel, + + tm_cpu2_cntkctl_usr, + tm_cpu2_cnthctl_kernel, + + tm_cpu3_cntkctl_usr, + tm_cpu3_cnthctl_kernel, +// END TIMER-CPU interface + +//----------------------------------------------------------------------------- +// IC interface +//----------------------------------------------------------------------------- + ls_cpu0_imp_abort_slv, + ls_cpu0_imp_abort_ecc, + ls_cpu0_imp_abort_dec, + ls_cpu0_imp_abort_containable, + ls_cpu0_raw_eae_nonsec, + ls_cpu0_raw_eae_secure, + + ds_cpu0_ic_cpsr_mode, + ds_cpu0_ic_sample_spr, + ds_cpu0_ic_aa64naa32, + ds_cpu0_ic_hcr_change, + ds_cpu0_ic_scr_change, +// BEGIN INCLUDE FOR CPU1 + ds_cpu1_ic_cpsr_mode, + ds_cpu1_ic_sample_spr, + ds_cpu1_ic_aa64naa32, + ds_cpu1_ic_hcr_change, + ds_cpu1_ic_scr_change, + ls_cpu1_imp_abort_slv, + ls_cpu1_imp_abort_ecc, + ls_cpu1_imp_abort_dec, + ls_cpu1_imp_abort_containable, + ls_cpu1_raw_eae_nonsec, + ls_cpu1_raw_eae_secure, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ds_cpu2_ic_cpsr_mode, + ds_cpu2_ic_sample_spr, + ds_cpu2_ic_aa64naa32, + ds_cpu2_ic_hcr_change, + ds_cpu2_ic_scr_change, + ls_cpu2_imp_abort_slv, + ls_cpu2_imp_abort_ecc, + ls_cpu2_imp_abort_dec, + ls_cpu2_imp_abort_containable, + ls_cpu2_raw_eae_nonsec, + ls_cpu2_raw_eae_secure, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ds_cpu3_ic_cpsr_mode, + ds_cpu3_ic_sample_spr, + ds_cpu3_ic_aa64naa32, + ds_cpu3_ic_hcr_change, + ds_cpu3_ic_scr_change, + ls_cpu3_imp_abort_slv, + ls_cpu3_imp_abort_ecc, + ls_cpu3_imp_abort_dec, + ls_cpu3_imp_abort_containable, + ls_cpu3_raw_eae_nonsec, + ls_cpu3_raw_eae_secure, +// END INCLUDE FOR CPU3 + + ic_nfiq, + ic_nirq, + ic_nsei, + ic_nvfiq, + ic_nvirq, + ic_nvsei, + ic_p_valid, + + ic_sample_spr, + ic_hcr_change_complete, + ic_scr_change_complete, + ic_el_change_complete, + ic_ich_el2_tc, + ic_ich_el2_tall0, + ic_ich_el2_tall1, + ic_sra_el3_en, + ic_sra_el1s_en, + ic_sra_el2_en, + ic_sra_el1ns_en, + ic_sre_el1ns_hyp_trap, + ic_sre_el1ns_mon_trap, + ic_sre_el1s_mon_trap, + ic_sre_el2_mon_trap, + ic_block_eoi_sgi_wr, + +//----------------------------------------------------------------------------- +// DT interface +//----------------------------------------------------------------------------- +// BEGIN DT-CPU interface +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + dt_cpu0_et_oslock_gclk, + dt_cpu0_os_double_lock_gclk, + dt_cpu0_halt_ack_gclk, + dt_cpu0_coredbg_in_reset_gclk, + dt_cpu0_wfx_dbg_req_gclk, + dt_cpu0_hlt_dbgevt_ok_gclk, + dt_cpu0_dbif_ack_gclk, + dt_cpu0_dbif_err_gclk, + dt_cpu0_dbif_rddata_gclk, + + dt_cpu0_dbif_addr_pclk, + dt_cpu0_dbif_locked_pclk, + dt_cpu0_dbif_req_pclk, + dt_cpu0_dbif_wrdata_pclk, + dt_cpu0_dbif_write_pclk, + dt_cpu0_edecr_osuce_pclk, + dt_cpu0_edecr_rce_pclk, + dt_cpu0_edecr_ss_pclk, + dt_cpu0_edbgrq_pclk, + dt_cpu0_edacr_frc_idleack_pclk, + dt_cpu0_edprcr_corepurq_pclk, + + dt_cpu0_pmusnapshot_ack_gclk, + dt_cpu0_pmusnapshot_req_pclk, + + dt_cpu0_cti_trigin_7to4_gclk, + dt_cpu0_cti_trigin_1to0_gclk, + dt_cpu0_cti_trigoutack_7to4_gclk, + dt_cpu0_cti_trigoutack_bit1_gclk, + + dt_cpu0_cti_trigout_7to4_pclk, + dt_cpu0_cti_trigout_1to0_pclk, + dt_cpu0_cti_triginack_7to4_pclk, + dt_cpu0_cti_triginack_1to0_pclk, + + dt_cpu0_wfx_wakeup_pclk, + dt_cpu0_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + dt_cpu1_et_oslock_gclk, + dt_cpu1_os_double_lock_gclk, + dt_cpu1_halt_ack_gclk, + dt_cpu1_coredbg_in_reset_gclk, + dt_cpu1_wfx_dbg_req_gclk, + dt_cpu1_hlt_dbgevt_ok_gclk, + dt_cpu1_dbif_ack_gclk, + dt_cpu1_dbif_err_gclk, + dt_cpu1_dbif_rddata_gclk, + + dt_cpu1_dbif_addr_pclk, + dt_cpu1_dbif_locked_pclk, + dt_cpu1_dbif_req_pclk, + dt_cpu1_dbif_wrdata_pclk, + dt_cpu1_dbif_write_pclk, + dt_cpu1_edecr_osuce_pclk, + dt_cpu1_edecr_rce_pclk, + dt_cpu1_edecr_ss_pclk, + dt_cpu1_edbgrq_pclk, + dt_cpu1_edacr_frc_idleack_pclk, + dt_cpu1_edprcr_corepurq_pclk, + + dt_cpu1_pmusnapshot_ack_gclk, + dt_cpu1_pmusnapshot_req_pclk, + + dt_cpu1_cti_trigin_7to4_gclk, + dt_cpu1_cti_trigin_1to0_gclk, + dt_cpu1_cti_trigoutack_7to4_gclk, + dt_cpu1_cti_trigoutack_bit1_gclk, + + dt_cpu1_cti_trigout_7to4_pclk, + dt_cpu1_cti_trigout_1to0_pclk, + dt_cpu1_cti_triginack_7to4_pclk, + dt_cpu1_cti_triginack_1to0_pclk, + + dt_cpu1_wfx_wakeup_pclk, + dt_cpu1_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + dt_cpu2_et_oslock_gclk, + dt_cpu2_os_double_lock_gclk, + dt_cpu2_halt_ack_gclk, + dt_cpu2_coredbg_in_reset_gclk, + dt_cpu2_wfx_dbg_req_gclk, + dt_cpu2_hlt_dbgevt_ok_gclk, + dt_cpu2_dbif_ack_gclk, + dt_cpu2_dbif_err_gclk, + dt_cpu2_dbif_rddata_gclk, + + dt_cpu2_dbif_addr_pclk, + dt_cpu2_dbif_locked_pclk, + dt_cpu2_dbif_req_pclk, + dt_cpu2_dbif_wrdata_pclk, + dt_cpu2_dbif_write_pclk, + dt_cpu2_edecr_osuce_pclk, + dt_cpu2_edecr_rce_pclk, + dt_cpu2_edecr_ss_pclk, + dt_cpu2_edbgrq_pclk, + dt_cpu2_edacr_frc_idleack_pclk, + dt_cpu2_edprcr_corepurq_pclk, + + dt_cpu2_pmusnapshot_ack_gclk, + dt_cpu2_pmusnapshot_req_pclk, + + dt_cpu2_cti_trigin_7to4_gclk, + dt_cpu2_cti_trigin_1to0_gclk, + dt_cpu2_cti_trigoutack_7to4_gclk, + dt_cpu2_cti_trigoutack_bit1_gclk, + + dt_cpu2_cti_trigout_7to4_pclk, + dt_cpu2_cti_trigout_1to0_pclk, + dt_cpu2_cti_triginack_7to4_pclk, + dt_cpu2_cti_triginack_1to0_pclk, + + dt_cpu2_wfx_wakeup_pclk, + dt_cpu2_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + dt_cpu3_et_oslock_gclk, + dt_cpu3_os_double_lock_gclk, + dt_cpu3_halt_ack_gclk, + dt_cpu3_coredbg_in_reset_gclk, + dt_cpu3_wfx_dbg_req_gclk, + dt_cpu3_hlt_dbgevt_ok_gclk, + dt_cpu3_dbif_ack_gclk, + dt_cpu3_dbif_err_gclk, + dt_cpu3_dbif_rddata_gclk, + + dt_cpu3_dbif_addr_pclk, + dt_cpu3_dbif_locked_pclk, + dt_cpu3_dbif_req_pclk, + dt_cpu3_dbif_wrdata_pclk, + dt_cpu3_dbif_write_pclk, + dt_cpu3_edecr_osuce_pclk, + dt_cpu3_edecr_rce_pclk, + dt_cpu3_edecr_ss_pclk, + dt_cpu3_edbgrq_pclk, + dt_cpu3_edacr_frc_idleack_pclk, + dt_cpu3_edprcr_corepurq_pclk, + + dt_cpu3_pmusnapshot_ack_gclk, + dt_cpu3_pmusnapshot_req_pclk, + + dt_cpu3_cti_trigin_7to4_gclk, + dt_cpu3_cti_trigin_1to0_gclk, + dt_cpu3_cti_trigoutack_7to4_gclk, + dt_cpu3_cti_trigoutack_bit1_gclk, + + dt_cpu3_cti_trigout_7to4_pclk, + dt_cpu3_cti_trigout_1to0_pclk, + dt_cpu3_cti_triginack_7to4_pclk, + dt_cpu3_cti_triginack_1to0_pclk, + + dt_cpu3_wfx_wakeup_pclk, + dt_cpu3_noclkstop_pclk, +// END DT-CPU interface + +//----------------------------------------------------------------------------- +// CK interface +//----------------------------------------------------------------------------- +// BEGIN CK-CPU interface + ds_cpu0_reset_req, + ds_cpu0_wfi_req, + ds_cpu0_wfe_req, + ds_cpu0_flush, + ds_cpu0_flush_type, + ds_cpu0_imp_abrt_wfi_qual, + ds_cpu0_irq_wfi_qual, + ds_cpu0_fiq_wfi_qual, + ds_cpu0_vimp_abrt_wfi_qual, + ds_cpu0_virq_wfi_qual, + ds_cpu0_vfiq_wfi_qual, + ds_cpu0_imp_abrt_wfe_qual, + ds_cpu0_irq_wfe_qual, + ds_cpu0_fiq_wfe_qual, + ds_cpu0_vimp_abrt_wfe_qual, + ds_cpu0_virq_wfe_qual, + ds_cpu0_vfiq_wfe_qual, + ds_cpu0_hcr_va, + ds_cpu0_hcr_vi, + ds_cpu0_hcr_vf, + ds_cpu0_cpuectlr_ret, + ck_cpu0_event_reg, + ck_cpu0_wfi_ack, + ck_cpu0_wfe_ack, + ck_cpu0_crcx_clk_en_n, + + ds_cpu1_reset_req, + ds_cpu1_wfi_req, + ds_cpu1_wfe_req, + ds_cpu1_flush, + ds_cpu1_flush_type, + ds_cpu1_imp_abrt_wfi_qual, + ds_cpu1_irq_wfi_qual, + ds_cpu1_fiq_wfi_qual, + ds_cpu1_vimp_abrt_wfi_qual, + ds_cpu1_virq_wfi_qual, + ds_cpu1_vfiq_wfi_qual, + ds_cpu1_imp_abrt_wfe_qual, + ds_cpu1_irq_wfe_qual, + ds_cpu1_fiq_wfe_qual, + ds_cpu1_vimp_abrt_wfe_qual, + ds_cpu1_virq_wfe_qual, + ds_cpu1_vfiq_wfe_qual, + ds_cpu1_hcr_va, + ds_cpu1_hcr_vi, + ds_cpu1_hcr_vf, + ds_cpu1_cpuectlr_ret, + ck_cpu1_event_reg, + ck_cpu1_wfi_ack, + ck_cpu1_wfe_ack, + ck_cpu1_crcx_clk_en_n, + + ds_cpu2_reset_req, + ds_cpu2_wfi_req, + ds_cpu2_wfe_req, + ds_cpu2_flush, + ds_cpu2_flush_type, + ds_cpu2_imp_abrt_wfi_qual, + ds_cpu2_irq_wfi_qual, + ds_cpu2_fiq_wfi_qual, + ds_cpu2_vimp_abrt_wfi_qual, + ds_cpu2_virq_wfi_qual, + ds_cpu2_vfiq_wfi_qual, + ds_cpu2_imp_abrt_wfe_qual, + ds_cpu2_irq_wfe_qual, + ds_cpu2_fiq_wfe_qual, + ds_cpu2_vimp_abrt_wfe_qual, + ds_cpu2_virq_wfe_qual, + ds_cpu2_vfiq_wfe_qual, + ds_cpu2_hcr_va, + ds_cpu2_hcr_vi, + ds_cpu2_hcr_vf, + ds_cpu2_cpuectlr_ret, + ck_cpu2_event_reg, + ck_cpu2_wfi_ack, + ck_cpu2_wfe_ack, + ck_cpu2_crcx_clk_en_n, + + ds_cpu3_reset_req, + ds_cpu3_wfi_req, + ds_cpu3_wfe_req, + ds_cpu3_flush, + ds_cpu3_flush_type, + ds_cpu3_imp_abrt_wfi_qual, + ds_cpu3_irq_wfi_qual, + ds_cpu3_fiq_wfi_qual, + ds_cpu3_vimp_abrt_wfi_qual, + ds_cpu3_virq_wfi_qual, + ds_cpu3_vfiq_wfi_qual, + ds_cpu3_imp_abrt_wfe_qual, + ds_cpu3_irq_wfe_qual, + ds_cpu3_fiq_wfe_qual, + ds_cpu3_vimp_abrt_wfe_qual, + ds_cpu3_virq_wfe_qual, + ds_cpu3_vfiq_wfe_qual, + ds_cpu3_hcr_va, + ds_cpu3_hcr_vi, + ds_cpu3_hcr_vf, + ds_cpu3_cpuectlr_ret, + ck_cpu3_event_reg, + ck_cpu3_wfi_ack, + ck_cpu3_wfe_ack, + ck_cpu3_crcx_clk_en_n, + + ls_cpu0_clrexmon, + ls_cpu1_clrexmon, + ls_cpu2_clrexmon, + ls_cpu3_clrexmon, +// END CK-CPU interface + + ck_gclkt +); + +//# +//# Interface Signals +//# ================= +//# + +//----------------------------------------------------------------------------- +// Clock and Reset Signals +//----------------------------------------------------------------------------- + input CLK; // Fast Clock + input CLKEN; // Fast Clock Enable + + input [`MAIA_CN:0] nCPUPORESET; // CPU Power-on reset + input [`MAIA_CN:0] nCORERESET; // CPU reset (excluding DBG & ETM) + input nL2RESET; // L2 reset + input L2RSTDISABLE; // L2 RAMs hardware reset disable + output [`MAIA_CN:0] WARMRSTREQ; // CPU Warm reset request +//See also nPRESETDBG; // Debug APB reset (PCLK) + +//----------------------------------------------------------------------------- +// Static Configuration Signals +//----------------------------------------------------------------------------- +// Static configuration signals that should be tied off and not change dynamically. +// Many of the initial values specified by these inputs +// may be overridden in software using CP15 registers. + + input [`MAIA_CN:0] CFGEND; // Endianness EE bit (1:big endian) + input [`MAIA_CN:0] VINITHI; // 1: start up using high vectors + input [`MAIA_CN:0] CFGTE; // Exception handling state (0:ARM/1:Thumb) + input [`MAIA_CN:0] CP15SDISABLE; // Disable write access to some secure CP15 registers + + input [7:0] CLUSTERIDAFF1; // Value read in ClusterID Affinity1 field, MPIDR bits[15:8] + input [7:0] CLUSTERIDAFF2; // Value read in ClusterID Affinity2 field, MPIDR bits[23:16] + + input [`MAIA_CN:0] AA64nAA32; // Register Width (1:AArch64/0:AArch32) + input [43:2] RVBARADDR0; // RVBAR address +// BEGIN INCLUDE FOR CPU1 + input [43:2] RVBARADDR1; // RVBAR address +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input [43:2] RVBARADDR2; // RVBAR address +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input [43:2] RVBARADDR3; // RVBAR address +// END INCLUDE FOR CPU3 + input [`MAIA_CN:0] CRYPTODISABLE; // Disable Cryptography Extension + +//----------------------------------------------------------------------------- +// Interrupt Controller Signals +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] nFIQ; // Fast Interrupt request + input [`MAIA_CN:0] nIRQ; // Interrupt request + input [`MAIA_CN:0] nSEI; // System Error Interrupt + input [`MAIA_CN:0] nREI; // RAM Error Interrupt + input [`MAIA_CN:0] nVFIQ; // Virtual Fast Interrupt request + input [`MAIA_CN:0] nVIRQ; // Virtual Interrupt request + input [`MAIA_CN:0] nVSEI; // Virtual System Error Interrupt + +// BEGIN NO-GIC pins + output [`MAIA_CN:0] nVCPUMNTIRQ; // Virtual Maintenance Interrupt output +// END NO-GIC pins + + input [43:18] PERIPHBASE; // Base address for IC memory-mapped registers +// BEGIN NO-GIC pins + input GICCDISABLE; // Put GIC into bypass mode + + input ICDTVALID; // Distrubuter AXI4 SP Message Valid + output ICDTREADY; // GIC Ready for Distrubuter AXI4 SP Message + input [15:0] ICDTDATA; // Distrubuter AXI4 SP Message Data + input ICDTLAST; // Distrubuter AXI4 SP Message Last Packet + input [1:0] ICDTDEST; // Distrubuter AXI4 SP Message CPU ID + + output ICCTVALID; // GIC to Distributer AXI4 SP Message Valid + input ICCTREADY; // Distributer Ready for GIC AXI4 SP Message + output [15:0] ICCTDATA; // GIC to Distributer AXI4 SP Message Data + output ICCTLAST; // GIC to Distributer AXI4 SP Message Last Packet + output [1:0] ICCTID; // GIC to Distributer AXI4 SP Message CPU ID +// END NO-GIC pins + +//----------------------------------------------------------------------------- +// Timer Signals +//----------------------------------------------------------------------------- + input [63:0] CNTVALUEB; // Counter value in binary + input CNTCLKEN; // Counter clock enable + output [`MAIA_CN:0] nCNTPNSIRQ; // NS Physical Timer event + output [`MAIA_CN:0] nCNTPSIRQ; // S Physical Timer event + output [`MAIA_CN:0] nCNTVIRQ; // Virtual Timer event + output [`MAIA_CN:0] nCNTHPIRQ; // Hyp Physical Timer event + +//----------------------------------------------------------------------------- +// Power Management Signals +//----------------------------------------------------------------------------- + input CLREXMONREQ; // Clearing of external global exclusive monitor (REQ) + output CLREXMONACK; // Clearing of external global exclusive monitor (ACK) + input EVENTI; // Event input for processor wake-up from WFE state + output EVENTO; // Event output, signal is active when SEV instruction is executed + output [`MAIA_CN:0] STANDBYWFI; // WFI mode + output [`MAIA_CN:0] STANDBYWFE; // WFE mode + output STANDBYWFIL2; // WFI mode for L2 + output [`MAIA_CN:0] SMPEN; // CPU SMP bit + + output [`MAIA_CN:0] CPUQACTIVE; // CPU Q-channel QACTIVE + input [`MAIA_CN:0] CPUQREQn; // CPU Q-channel QREQn + output [`MAIA_CN:0] CPUQACCEPTn; // CPU Q-channel QACCEPTn + output [`MAIA_CN:0] CPUQDENY; // CPU Q-channel QDENY + + output L2QACTIVE; // L2 Q-channel QACTIVE + input L2QREQn; // L2 Q-channel QREQn + output L2QACCEPTn; // L2 Q-channel QACCEPTn + output L2QDENY; // L2 Q-channel QDENY + + input L2FLUSHREQ; // L2 hardware flush request + output L2FLUSHDONE; // L2 hardware flush done + +//----------------------------------------------------------------------------- +// Asynchronous Error Signals +//----------------------------------------------------------------------------- + output nINTERRIRQ; // L2 RAM dbl-bit ECC error + output nEXTERRIRQ; // Write transaction error + +//----------------------------------------------------------------------------- +// Bus Configuration Signals +//----------------------------------------------------------------------------- + input SYSBARDISABLE; // Disable broadcast of barriers + input BROADCASTINNER; // Extend Inner Shared Domain + input BROADCASTOUTER; // Extend Outer Shared Domain + input BROADCASTCACHEMAINT; // Broadcast cache maint ops + +//----------------------------------------------------------------------------- +// AMBA4 ACE Master (AXI with Coherency extensions) +//----------------------------------------------------------------------------- + input ACLKENM; // AXI Master clock enable + input ACINACTM; // ACE Snoop interface no longer active or accepting requests + +// Write Address channel signals + input AWREADYM; // Write Address ready (slave ready to accept write address) + output AWVALIDM; // Write Address valid + output [6:0] AWIDM; // Write Address ID + output [43:0] AWADDRM; // Write Address + output [7:0] AWLENM; // Write Burst Length + output [2:0] AWSIZEM; // Write Burst Size + output [1:0] AWBURSTM; // Write Burst type + output [1:0] AWBARM; // Barrier + output [1:0] AWDOMAINM; // Domain + output AWLOCKM; // Write Lock type + output [3:0] AWCACHEM; // Write Cache type + output [2:0] AWPROTM; // Write Protection type + output [2:0] AWSNOOPM; // Write Snoop Request type + output AWUNIQUEM; // Write Unique state + output [7:0] WRMEMATTR; // Write raw memory attributes + +// Write Data channel signals + input WREADYM; // Write Data ready (slave ready to accept data) + output WVALIDM; // Write Data valid + output [127:0] WDATAM; // Write Data + output [15:0] WSTRBM; // Write byte-lane strobes + output [6:0] WIDM; // Write id + output WLASTM; // Write Data last transfer indicator + +// Write Response channel signals + output BREADYM; // Write Response ready (master ready to accept response) + input BVALIDM; // Write Response Valid + input [6:0] BIDM; // Write Response ID + input [1:0] BRESPM; // Write Response + +// Read Address channel signals + input ARREADYM; // Read Address ready (slave ready to accept read address) + output ARVALIDM; // Read Address valid + output [6:0] ARIDM; // Read Address ID + output [43:0] ARADDRM; // Read Address + output [7:0] ARLENM; // Read Burst Length + output [2:0] ARSIZEM; // Read Burst Size + output [1:0] ARBURSTM; // Read Burst type + output [1:0] ARBARM; // Barrier + output [1:0] ARDOMAINM; // Domain + output ARLOCKM; // Read Lock type + output [3:0] ARCACHEM; // Read Cache type + output [2:0] ARPROTM; // Read Protection type + output [3:0] ARSNOOPM; // Read Snoop Request type + output [7:0] RDMEMATTR; // Read raw memory attributes + +// Read Data channel signals + output RREADYM; // Read Data ready (master ready to accept data) + input RVALIDM; // Read Data valid + input [6:0] RIDM; // Read Data ID + input [127:0] RDATAM; // Read Data + input [3:0] RRESPM; // Read Data response + input RLASTM; // Read Data last transfer indicator + +// Coherency Address channel signals + output ACREADYM; // master ready to accept snoop address + input ACVALIDM; // Snoop Address valid + input [43:0] ACADDRM; // Snoop Address + input [2:0] ACPROTM; // Snoop Protection type + input [3:0] ACSNOOPM; // Snoop Request type + +// Coherency Response channel signals + input CRREADYM; // slave ready to accept snoop response + output CRVALIDM; // Snoop Response valid + output [4:0] CRRESPM; // Snoop Response + +// Coherency Data handshake channel signals + input CDREADYM; // slave ready to accept snoop data + output CDVALIDM; // Snoop Data valid + output [127:0] CDDATAM; // Snoop Data + output CDLASTM; // Snoop Data last transfer indicator + +// Read/Write Acknowledge signals + output RACKM; // Read Acknowledge + output WACKM; // Write Acknowledge + +//----------------------------------------------------------------------------- +// ACP AXI Slave +//----------------------------------------------------------------------------- + input ACLKENS; // AXI slave clock enable + input AINACTS; // AXI slave interface no longer active or accepting requests + +// Write Address channel signals + output AWREADYS; // Write Address ready (slave ready to accept write address) + input AWVALIDS; // Write Address valid + input [4:0] AWIDS; // Write Address ID + input [43:0] AWADDRS; // Write Address + input [7:0] AWLENS; // Write Burst Length + input [3:0] AWCACHES; // Write Cache type + input [1:0] AWUSERS; // Write inner & outer shareability + input [2:0] AWPROTS; // Write Protection type + +// Write Data channel signals + output WREADYS; // Write Data ready (slave ready to accept data) + input WVALIDS; // Write Data valid + input [127:0] WDATAS; // Write Data + input [15:0] WSTRBS; // Write byte-lane strobes + input WLASTS; // Write Data last transfer indicator + +// Write Response channel signals + input BREADYS; // Write Response ready (master ready to accept response) + output BVALIDS; // Write Response Valid + output [4:0] BIDS; // Write Response ID tag + output [1:0] BRESPS; // Write Response + +// Read Address channel signals + output ARREADYS; // Read Address ready (slave ready to accept read address) + input ARVALIDS; // Read Address valid + input [4:0] ARIDS; // Read Address ID + input [43:0] ARADDRS; // Read Address + input [7:0] ARLENS; // Read Burst Length + input [3:0] ARCACHES; // Read Cache type + input [1:0] ARUSERS; // Read inner & outer shareability + input [2:0] ARPROTS; // Read Protection type + +// Read Data channel signals + input RREADYS; // Read Data ready (master ready to accept data) + output RVALIDS; // Read Data valid + output [4:0] RIDS; // Read Data ID + output [127:0] RDATAS; // Read Data + output [1:0] RRESPS; // Read Data response + output RLASTS; // Read Data last transfer indicator + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (CLK) +//----------------------------------------------------------------------------- +// Debug CLK interface + input [43:12] DBGROMADDR; // Debug ROM base address + input DBGROMADDRV; // Debug ROM base address valid + + output [`MAIA_CN:0] DBGACK; // Debug acknowledge + output [`MAIA_CN:0] nCOMMIRQ; // Comms channel receive/transmit interrupt + output [`MAIA_CN:0] COMMRX; // Comms channel receive + output [`MAIA_CN:0] COMMTX; // Comms channel transmit + + output [`MAIA_CN:0] DBGRSTREQ; // Warm reset request + output [`MAIA_CN:0] DBGNOPWRDWN; // No power-down request + + input DBGL1RSTDISABLE; // L1 DCache hardware reset disable + +// PMU CLK interface + output [`MAIA_CN:0] nPMUIRQ; // PMU IRQ request + output [24:0] PMUEVENT0; // PMU Event bus +// BEGIN INCLUDE FOR CPU1 + output [24:0] PMUEVENT1; // PMU Event bus +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + output [24:0] PMUEVENT2; // PMU Event bus +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + output [24:0] PMUEVENT3; // PMU Event bus +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (ATCLK) +//----------------------------------------------------------------------------- +// ETM ATB interface and Misc signals + input ATCLKEN; // ATB Clock Enable + input [63:0] TSVALUEB; // ATB Timestamp in binary + + input ATREADYM0; // ATDATA can be accepted + input AFVALIDM0; // ATB Fifo Flush Request + output [31:0] ATDATAM0; // ATB Data + output ATVALIDM0; // ATB Data Valid + output [1:0] ATBYTESM0; // ATB Data Size + output AFREADYM0; // ATB Fifo Flush Finished + output [6:0] ATIDM0; // ATB Trace Source ID + input SYNCREQM0; // ATB External synchronization request + +// BEGIN INCLUDE FOR CPU1 + input ATREADYM1; // ATDATA can be accepted + input AFVALIDM1; // ATB Fifo Flush Request + output [31:0] ATDATAM1; // ATB Data + output ATVALIDM1; // ATB Data Valid + output [1:0] ATBYTESM1; // ATB Data Size + output AFREADYM1; // ATB Fifo Flush Finished + output [6:0] ATIDM1; // ATB Trace Source ID + input SYNCREQM1; // ATB External synchronization request +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ATREADYM2; // ATDATA can be accepted + input AFVALIDM2; // ATB Fifo Flush Request + output [31:0] ATDATAM2; // ATB Data + output ATVALIDM2; // ATB Data Valid + output [1:0] ATBYTESM2; // ATB Data Size + output AFREADYM2; // ATB Fifo Flush Finished + output [6:0] ATIDM2; // ATB Trace Source ID + input SYNCREQM2; // ATB External synchronization request +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ATREADYM3; // ATDATA can be accepted + input AFVALIDM3; // ATB Fifo Flush Request + output [31:0] ATDATAM3; // ATB Data + output ATVALIDM3; // ATB Data Valid + output [1:0] ATBYTESM3; // ATB Data Size + output AFREADYM3; // ATB Fifo Flush Finished + output [6:0] ATIDM3; // ATB Trace Source ID + input SYNCREQM3; // ATB External synchronization request +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (PCLK) +//----------------------------------------------------------------------------- +// Debug-APBv3 port (APB) + input PCLKDBG; // APB Clock + input PCLKENDBG; // APB Clock Enable + input nPRESETDBG; // APB Reset + input PSELDBG; // Debug bus access + input [21:2] PADDRDBG; // APB address + input PADDRDBG31; // APB address bit[31] + input PENABLEDBG; // APB transfer complete flag + input PWRITEDBG; // APB read/write indicator + input [31:0] PWDATADBG; // APB write data + output [31:0] PRDATADBG; // APB read data + output PREADYDBG; // APB slave ready, used to extend a transfer + output PSLVERRDBG; // APB slave transfer error + +// Misc interface + input [`MAIA_CN:0] EDBGRQ; // External debug request + +// PMU Snapshot interface + input [`MAIA_CN:0] PMUSNAPSHOTREQ; // PMU snapshot trigger request + output [`MAIA_CN:0] PMUSNAPSHOTACK; // PMU snapshot trigger acknowledge + +// Power-related interface + input [`MAIA_CN:0] DBGPWRDUP; // Processor power-up status + output [`MAIA_CN:0] DBGPWRUPREQ; // Processor power-up request + +// CTI interface + input [3:0] CTICHIN; // Channel In + input [3:0] CTICHOUTACK; // Channel Out acknowledge + output [3:0] CTICHOUT; // Channel Out + output [3:0] CTICHINACK; // Channel In acknowledge + input CISBYPASS; // Channel interface sync bypass + input [3:0] CIHSBYPASS; // Channel interface H/S bypass + output [`MAIA_CN:0] CTIIRQ; // CTI Interrupt + input [`MAIA_CN:0] CTIIRQACK; // CTI Interrupt acknowledge + +//----------------------------------------------------------------------------- +// Debug Authentication Interface (CLK & PCLK) +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] DBGEN; // Invasive debug enable + input [`MAIA_CN:0] NIDEN; // Non-invasive debug enable + input [`MAIA_CN:0] SPIDEN; // Secure Priviledge invasive debug enable + input [`MAIA_CN:0] SPNIDEN; // Secure Priviledge non-invasive debug enable + +//----------------------------------------------------------------------------- +// DFT Signals +//----------------------------------------------------------------------------- + input DFTSE; // Scan enable + input DFTRSTDISABLE; // Disable reset to cells during scan shift + input [`MAIA_CN:0] DFTCRCLKDISABLE; // Clock grid control for ck_gclkcr + input DFTL2CLKDISABLE; // Clock grid control for ck_gclkl2 + input DFTRAMHOLD; // Holds data in RAMs + input DFTCLKBYPASS; // L2 RAM strobe clock bypass + input DFTMCPHOLD; // Disable multi-cycle RAM paths + +//----------------------------------------------------------------------------- +// MBIST Interface +//----------------------------------------------------------------------------- + input nMBISTRESET; // MBIST reset + input MBISTREQ; // MBIST mode request + +//----------------------------------------------------------------------------- +// Signals from maia -> maia_cpu_io -> maia_cpu +//----------------------------------------------------------------------------- +// Outputs to maia_cpu + output ncpuporeset_cpu0_o; + output ncorereset_cpu0_o; + + output cfgend_cpu0_o; + output cfgte_cpu0_o; + output cp15sdisable_cpu0_o; + output vinithi_cpu0_o; + output [7:0] clusteridaff1_cpu0_o; + output [7:0] clusteridaff2_cpu0_o; + output [1:0] cpuid_cpu0_o; + output aa64naa32_cpu0_o; + output [43:2] rvbaraddr_cpu0_o; + output cryptodisable_cpu0_o; + output giccdisable_cpu0_o; + + output [43:12] dbgromaddr_cpu0_o; + output dbgromaddrv_cpu0_o; + output dbgl1rstdisable_cpu0_o; + + output dbgen_cpu0_o; + output niden_cpu0_o; + output spiden_cpu0_o; + output spniden_cpu0_o; + + output [63:0] tsvalueb_cpu0_o; + + output atclken_cpu0_o; + output afvalidm_cpu0_o; + output atreadym_cpu0_o; + output syncreqm_cpu0_o; + + output dftse_cpu0_o; + output dftrstdisable_cpu0_o; + output dftcrclkdisable_cpu0_o; + output dftramhold_cpu0_o; + output nmbistreset_cpu0_o; + +// BEGIN INCLUDE FOR CPU1 + output ncpuporeset_cpu1_o; + output ncorereset_cpu1_o; + + output cfgend_cpu1_o; + output cfgte_cpu1_o; + output cp15sdisable_cpu1_o; + output vinithi_cpu1_o; + output [7:0] clusteridaff1_cpu1_o; + output [7:0] clusteridaff2_cpu1_o; + output [1:0] cpuid_cpu1_o; + output aa64naa32_cpu1_o; + output [43:2] rvbaraddr_cpu1_o; + output cryptodisable_cpu1_o; + output giccdisable_cpu1_o; + + output [43:12] dbgromaddr_cpu1_o; + output dbgromaddrv_cpu1_o; + output dbgl1rstdisable_cpu1_o; + + output dbgen_cpu1_o; + output niden_cpu1_o; + output spiden_cpu1_o; + output spniden_cpu1_o; + + output [63:0] tsvalueb_cpu1_o; + + output atclken_cpu1_o; + output afvalidm_cpu1_o; + output atreadym_cpu1_o; + output syncreqm_cpu1_o; + + output dftse_cpu1_o; + output dftrstdisable_cpu1_o; + output dftcrclkdisable_cpu1_o; + output dftramhold_cpu1_o; + output nmbistreset_cpu1_o; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + output ncpuporeset_cpu2_o; + output ncorereset_cpu2_o; + + output cfgend_cpu2_o; + output cfgte_cpu2_o; + output cp15sdisable_cpu2_o; + output vinithi_cpu2_o; + output [7:0] clusteridaff1_cpu2_o; + output [7:0] clusteridaff2_cpu2_o; + output [1:0] cpuid_cpu2_o; + output aa64naa32_cpu2_o; + output [43:2] rvbaraddr_cpu2_o; + output cryptodisable_cpu2_o; + output giccdisable_cpu2_o; + + output [43:12] dbgromaddr_cpu2_o; + output dbgromaddrv_cpu2_o; + output dbgl1rstdisable_cpu2_o; + + output dbgen_cpu2_o; + output niden_cpu2_o; + output spiden_cpu2_o; + output spniden_cpu2_o; + + output [63:0] tsvalueb_cpu2_o; + + output atclken_cpu2_o; + output afvalidm_cpu2_o; + output atreadym_cpu2_o; + output syncreqm_cpu2_o; + + output dftse_cpu2_o; + output dftrstdisable_cpu2_o; + output dftcrclkdisable_cpu2_o; + output dftramhold_cpu2_o; + output nmbistreset_cpu2_o; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + output ncpuporeset_cpu3_o; + output ncorereset_cpu3_o; + + output cfgend_cpu3_o; + output cfgte_cpu3_o; + output cp15sdisable_cpu3_o; + output vinithi_cpu3_o; + output [7:0] clusteridaff1_cpu3_o; + output [7:0] clusteridaff2_cpu3_o; + output [1:0] cpuid_cpu3_o; + output aa64naa32_cpu3_o; + output [43:2] rvbaraddr_cpu3_o; + output cryptodisable_cpu3_o; + output giccdisable_cpu3_o; + + output [43:12] dbgromaddr_cpu3_o; + output dbgromaddrv_cpu3_o; + output dbgl1rstdisable_cpu3_o; + + output dbgen_cpu3_o; + output niden_cpu3_o; + output spiden_cpu3_o; + output spniden_cpu3_o; + + output [63:0] tsvalueb_cpu3_o; + + output atclken_cpu3_o; + output afvalidm_cpu3_o; + output atreadym_cpu3_o; + output syncreqm_cpu3_o; + + output dftse_cpu3_o; + output dftrstdisable_cpu3_o; + output dftcrclkdisable_cpu3_o; + output dftramhold_cpu3_o; + output nmbistreset_cpu3_o; +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Signals from maia_cpu -> maia_cpu_io -> maia +//----------------------------------------------------------------------------- +// Inputs from maia_cpu + input ds_cpu0_sev_req; + input ds_cpu0_sevl_req; + input ds_cpu0_cpuectlr_smp; + + input ncommirq_cpu0_i; + input commrx_cpu0_i; + input commtx_cpu0_i; + input dbgack_cpu0_i; + input dbgrstreq_cpu0_i; + input dbgnopwrdwn_cpu0_i; + + input npmuirq_cpu0_i; + input [24:0] pmuevent_cpu0_i; + input pm_export_cpu0_i; + + input etclken_cpu0_i; + input afreadym_cpu0_i; + input [1:0] atbytesm_cpu0_i; + input [31:0] atdatam_cpu0_i; + input [6:0] atidm_cpu0_i; + input atvalidm_cpu0_i; + +// BEGIN INCLUDE FOR CPU1 + input ds_cpu1_sev_req; + input ds_cpu1_sevl_req; + input ds_cpu1_cpuectlr_smp; + + input ncommirq_cpu1_i; + input commrx_cpu1_i; + input commtx_cpu1_i; + input dbgack_cpu1_i; + input dbgrstreq_cpu1_i; + input dbgnopwrdwn_cpu1_i; + + input npmuirq_cpu1_i; + input [24:0] pmuevent_cpu1_i; + input pm_export_cpu1_i; + + input etclken_cpu1_i; + input afreadym_cpu1_i; + input [1:0] atbytesm_cpu1_i; + input [31:0] atdatam_cpu1_i; + input [6:0] atidm_cpu1_i; + input atvalidm_cpu1_i; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ds_cpu2_sev_req; + input ds_cpu2_sevl_req; + input ds_cpu2_cpuectlr_smp; + + input ncommirq_cpu2_i; + input commrx_cpu2_i; + input commtx_cpu2_i; + input dbgack_cpu2_i; + input dbgrstreq_cpu2_i; + input dbgnopwrdwn_cpu2_i; + + input npmuirq_cpu2_i; + input [24:0] pmuevent_cpu2_i; + input pm_export_cpu2_i; + + input etclken_cpu2_i; + input afreadym_cpu2_i; + input [1:0] atbytesm_cpu2_i; + input [31:0] atdatam_cpu2_i; + input [6:0] atidm_cpu2_i; + input atvalidm_cpu2_i; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ds_cpu3_sev_req; + input ds_cpu3_sevl_req; + input ds_cpu3_cpuectlr_smp; + + input ncommirq_cpu3_i; + input commrx_cpu3_i; + input commtx_cpu3_i; + input dbgack_cpu3_i; + input dbgrstreq_cpu3_i; + input dbgnopwrdwn_cpu3_i; + + input npmuirq_cpu3_i; + input [24:0] pmuevent_cpu3_i; + input pm_export_cpu3_i; + + input etclken_cpu3_i; + input afreadym_cpu3_i; + input [1:0] atbytesm_cpu3_i; + input [31:0] atdatam_cpu3_i; + input [6:0] atidm_cpu3_i; + input atvalidm_cpu3_i; +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// L2 interface +//----------------------------------------------------------------------------- + output [12:0] l2_cpu0_mbist1_addr_b1; + output [3:0] l2_cpu0_mbist1_array_b1; + output [7:0] l2_cpu0_mbist1_be_b1; + output l2_cpu0_mbist1_en_b1; + output l2_cpu0_mbist1_rd_en_b1; + output l2_cpu0_mbist1_wr_en_b1; + output l2_cpu0_mbist1_all_b1; + +// BEGIN INCLUDE FOR CPU1 + output [12:0] l2_cpu1_mbist1_addr_b1; + output [3:0] l2_cpu1_mbist1_array_b1; + output [7:0] l2_cpu1_mbist1_be_b1; + output l2_cpu1_mbist1_en_b1; + output l2_cpu1_mbist1_rd_en_b1; + output l2_cpu1_mbist1_wr_en_b1; + output l2_cpu1_mbist1_all_b1; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + output [12:0] l2_cpu2_mbist1_addr_b1; + output [3:0] l2_cpu2_mbist1_array_b1; + output [7:0] l2_cpu2_mbist1_be_b1; + output l2_cpu2_mbist1_en_b1; + output l2_cpu2_mbist1_rd_en_b1; + output l2_cpu2_mbist1_wr_en_b1; + output l2_cpu2_mbist1_all_b1; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + output [12:0] l2_cpu3_mbist1_addr_b1; + output [3:0] l2_cpu3_mbist1_array_b1; + output [7:0] l2_cpu3_mbist1_be_b1; + output l2_cpu3_mbist1_en_b1; + output l2_cpu3_mbist1_rd_en_b1; + output l2_cpu3_mbist1_wr_en_b1; + output l2_cpu3_mbist1_all_b1; +// END INCLUDE FOR CPU3 + +// BEGIN L2-CPU interface + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + output l2_cpu0_cfg_ecc_en; + output l2_cpu0_arb_thrshld_timeout_en; + output l2_cpu0_disable_clean_evict_opt; + output l2_cpu0_dext_err_r2; // LS external error + output l2_cpu0_dext_err_type_r2; // LS external error type + output l2_cpu0_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu0_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu0_ddata_r2; // LS read data + output l2_cpu0_barrier_done; // LS barrier complete + output l2_cpu0_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu0_spec_bufid; // LS read speculative response buffer id + output l2_cpu0_rvalid; // LS read response valid + output [1:0] l2_cpu0_rstate; // LS read response state + output l2_cpu0_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu0_rbufid; // LS read response buffer id + output l2_cpu0_dvalid_r1; // LS read data valid + output l2_cpu0_dlast_r1; // LS read last indicator + output [2:0] l2_cpu0_dbufid_r1; // LS read data fill buffer id + output l2_cpu0_iext_err_r2; // IF external error + output l2_cpu0_iext_err_type_r2; // IF external error type + output l2_cpu0_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu0_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu0_idata_r2; // IF read data + output l2_cpu0_ivalid_r1; // IF read data valid + output [1:0] l2_cpu0_ibufid_r1; // IF read data fill buffer id + output l2_cpu0_ls_sync_req; // LS sync req + output [48:0] l2_cpu0_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu0_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu0_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu0_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu0_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu0_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu0_ccb_req_info_c3; // LS ccb req info + output l2_cpu0_if_ccb_clken_c3; // IF ccb clken + output l2_cpu0_if_ccb_req_c3; // IF ccb req + output l2_cpu0_if_sync_req; // IF sync req + output l2_cpu0_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu0_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu0_tlb_sync_req; // TLB sync req + output l2_cpu0_tlb_sync_complete; // TLB sync complete + output l2_cpu0_tbw_desc_vld; // TBW descriptor valid + output l2_cpu0_tbw_ext_err; // TBW descriptor external error + output l2_cpu0_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu0_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu0_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu0_spr_rd_data; // DS spr read data + output [1:0] l2_cpu0_l2_cache_size; // DS L2 cache size + output l2_cpu0_pf_throttle_q; // PF throttling + + output l2_cpu0_wr_ex_resp; // store exclusive response + output l2_cpu0_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu0_ic_base; // PERIPHBASE + output l2_cpu0_no_intctrl; // INTCTLR not present + + + output [33:0] l2_cpu0_pmu_events; // L2 PMU events + + input ds_cpu0_l2_spr_en; // cpu0 early spr req for clk enables + input ds_cpu0_l2_spr_rd; // cpu0 spr read op + input ds_cpu0_l2_spr_wr; // cpu0 spr write op + input [8:0] ds_cpu0_l2_spr_addr; // cpu0 spr address + input ds_cpu0_l2_spr_dw; // cpu0 spr access dw + input [63:0] ds_cpu0_l2_spr_wr_data; // cpu0 spr write data + + input l2_cpu0_wr_data_vld_x1_q; // cpu0 write data vld x1 stage + input l2_cpu0_wr_evict_x1_q; // cpu0 write evict x1 stage + input [143:0] l2_cpu0_wr_data; + input l2_cpu0_ls_rd_haz_vld_arb_q; + input l2_cpu0_ls_wr_haz_vld_arb_q; + input l2_cpu0_dt_pmu_evt_en; // PMU enabled. + + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + output l2_cpu1_cfg_ecc_en; + output l2_cpu1_arb_thrshld_timeout_en; + output l2_cpu1_disable_clean_evict_opt; + output l2_cpu1_dext_err_r2; // LS external error + output l2_cpu1_dext_err_type_r2; // LS external error type + output l2_cpu1_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu1_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu1_ddata_r2; // LS read data + output l2_cpu1_barrier_done; // LS barrier complete + output l2_cpu1_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu1_spec_bufid; // LS read speculative response buffer id + output l2_cpu1_rvalid; // LS read response valid + output [1:0] l2_cpu1_rstate; // LS read response state + output l2_cpu1_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu1_rbufid; // LS read response buffer id + output l2_cpu1_dvalid_r1; // LS read data valid + output l2_cpu1_dlast_r1; // LS read last indicator + output [2:0] l2_cpu1_dbufid_r1; // LS read data fill buffer id + output l2_cpu1_iext_err_r2; // IF external error + output l2_cpu1_iext_err_type_r2; // IF external error type + output l2_cpu1_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu1_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu1_idata_r2; // IF read data + output l2_cpu1_ivalid_r1; // IF read data valid + output [1:0] l2_cpu1_ibufid_r1; // IF read data fill buffer id + output l2_cpu1_ls_sync_req; // LS sync req + output [48:0] l2_cpu1_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu1_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu1_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu1_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu1_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu1_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu1_ccb_req_info_c3; // LS ccb req info + output l2_cpu1_if_ccb_clken_c3; // IF ccb clken + output l2_cpu1_if_ccb_req_c3; // IF ccb req + output l2_cpu1_if_sync_req; // IF sync req + output l2_cpu1_tlb_ccb_clken_c3; // IF ccb clken + output l2_cpu1_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu1_tlb_sync_req; // TLB sync req + output l2_cpu1_tlb_sync_complete; // TLB sync complete + output l2_cpu1_tbw_desc_vld; // TBW descriptor valid + output l2_cpu1_tbw_ext_err; // TBW descriptor external error + output l2_cpu1_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu1_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu1_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu1_spr_rd_data; // DS spr read data + output [1:0] l2_cpu1_l2_cache_size; // DS L2 cache size + output l2_cpu1_pf_throttle_q; // PF throttling + + output l2_cpu1_wr_ex_resp; // store exclusive response + output l2_cpu1_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu1_ic_base; // PERIPHBASE + output l2_cpu1_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu1_pmu_events; // L2 PMU events + + input ds_cpu1_l2_spr_en; // cpu1 early spr req for clk enables + input ds_cpu1_l2_spr_rd; // cpu1 spr read op + input ds_cpu1_l2_spr_wr; // cpu1 spr write op + input [8:0] ds_cpu1_l2_spr_addr; // cpu1 spr address + input ds_cpu1_l2_spr_dw; // cpu1 spr access dw + input [63:0] ds_cpu1_l2_spr_wr_data; // cpu1 spr write data + + input l2_cpu1_wr_data_vld_x1_q; // cpu1 write data vld x1 stage + input l2_cpu1_wr_evict_x1_q; // cpu1 write evict x1 stage + input [143:0] l2_cpu1_wr_data; + input l2_cpu1_ls_rd_haz_vld_arb_q; + input l2_cpu1_ls_wr_haz_vld_arb_q; + input l2_cpu1_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + output l2_cpu2_cfg_ecc_en; + output l2_cpu2_arb_thrshld_timeout_en; + output l2_cpu2_disable_clean_evict_opt; + output l2_cpu2_dext_err_r2; // LS external error + output l2_cpu2_dext_err_type_r2; // LS external error type + output l2_cpu2_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu2_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu2_ddata_r2; // LS read data + output l2_cpu2_barrier_done; // LS barrier complete + output l2_cpu2_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu2_spec_bufid; // LS read speculative response buffer id + output l2_cpu2_rvalid; // LS read response valid + output [1:0] l2_cpu2_rstate; // LS read response state + output l2_cpu2_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu2_rbufid; // LS read response buffer id + output l2_cpu2_dvalid_r1; // LS read data valid + output l2_cpu2_dlast_r1; // LS read last indicator + output [2:0] l2_cpu2_dbufid_r1; // LS read data fill buffer id + output l2_cpu2_iext_err_r2; // IF external error + output l2_cpu2_iext_err_type_r2; // IF external error type + output l2_cpu2_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu2_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu2_idata_r2; // IF read data + output l2_cpu2_ivalid_r1; // IF read data valid + output [1:0] l2_cpu2_ibufid_r1; // IF read data fill buffer id + output l2_cpu2_ls_sync_req; // LS sync req + output [48:0] l2_cpu2_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu2_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu2_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu2_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu2_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu2_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu2_ccb_req_info_c3; // LS ccb req info + output l2_cpu2_if_ccb_clken_c3; // IF ccb clken + output l2_cpu2_if_ccb_req_c3; // IF ccb req + output l2_cpu2_if_sync_req; // IF sync req + output l2_cpu2_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu2_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu2_tlb_sync_req; // TLB sync req + output l2_cpu2_tlb_sync_complete; // TLB sync complete + output l2_cpu2_tbw_desc_vld; // TBW descriptor valid + output l2_cpu2_tbw_ext_err; // TBW descriptor external error + output l2_cpu2_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu2_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu2_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu2_spr_rd_data; // DS spr read data + output [1:0] l2_cpu2_l2_cache_size; // DS L2 cache size + output l2_cpu2_pf_throttle_q; // PF throttling + + output l2_cpu2_wr_ex_resp; // store exclusive response + output l2_cpu2_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu2_ic_base; // PERIPHBASE + output l2_cpu2_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu2_pmu_events; // L2 PMU events + + input ds_cpu2_l2_spr_en; // cpu2 early spr req for clk enables + input ds_cpu2_l2_spr_rd; // cpu2 spr read op + input ds_cpu2_l2_spr_wr; // cpu2 spr write op + input [8:0] ds_cpu2_l2_spr_addr; // cpu2 spr address + input ds_cpu2_l2_spr_dw; // cpu2 spr access dw + input [63:0] ds_cpu2_l2_spr_wr_data; // cpu2 spr write data + + input l2_cpu2_wr_data_vld_x1_q; // cpu2 write data vld x1 stage + input l2_cpu2_wr_evict_x1_q; // cpu2 write evict x1 stage + input [143:0] l2_cpu2_wr_data; + input l2_cpu2_ls_rd_haz_vld_arb_q; + input l2_cpu2_ls_wr_haz_vld_arb_q; + input l2_cpu2_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + output l2_cpu3_cfg_ecc_en; + output l2_cpu3_arb_thrshld_timeout_en; + output l2_cpu3_disable_clean_evict_opt; + output l2_cpu3_dext_err_r2; // LS external error + output l2_cpu3_dext_err_type_r2; // LS external error type + output l2_cpu3_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu3_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu3_ddata_r2; // LS read data + output l2_cpu3_barrier_done; // LS barrier complete + output l2_cpu3_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu3_spec_bufid; // LS read speculative response buffer id + output l2_cpu3_rvalid; // LS read response valid + output [1:0] l2_cpu3_rstate; // LS read response state + output l2_cpu3_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu3_rbufid; // LS read response buffer id + output l2_cpu3_dvalid_r1; // LS read data valid + output l2_cpu3_dlast_r1; // LS read last indicator + output [2:0] l2_cpu3_dbufid_r1; // LS read data fill buffer id + output l2_cpu3_iext_err_r2; // IF external error + output l2_cpu3_iext_err_type_r2; // IF external error type + output l2_cpu3_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu3_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu3_idata_r2; // IF read data + output l2_cpu3_ivalid_r1; // IF read data valid + output [1:0] l2_cpu3_ibufid_r1; // IF read data fill buffer id + output l2_cpu3_ls_sync_req; // LS sync req + output [48:0] l2_cpu3_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu3_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu3_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu3_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu3_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu3_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu3_ccb_req_info_c3; // LS ccb req info + output l2_cpu3_if_ccb_clken_c3; // IF ccb clken + output l2_cpu3_if_ccb_req_c3; // IF ccb req + output l2_cpu3_if_sync_req; // IF sync req + output l2_cpu3_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu3_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu3_tlb_sync_req; // TLB sync req + output l2_cpu3_tlb_sync_complete; // TLB sync complete + output l2_cpu3_tbw_desc_vld; // TBW descriptor valid + output l2_cpu3_tbw_ext_err; // TBW descriptor external error + output l2_cpu3_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu3_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu3_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu3_spr_rd_data; // DS spr read data + output [1:0] l2_cpu3_l2_cache_size; // DS L2 cache size + output l2_cpu3_pf_throttle_q; // PF throttling + + output l2_cpu3_wr_ex_resp; // store exclusive response + output l2_cpu3_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu3_ic_base; // PERIPHBASE + output l2_cpu3_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu3_pmu_events; // L2 PMU events + + input ds_cpu3_l2_spr_en; // cpu3 early spr req for clk enables + input ds_cpu3_l2_spr_rd; // cpu3 spr read op + input ds_cpu3_l2_spr_wr; // cpu3 spr write op + input [8:0] ds_cpu3_l2_spr_addr; // cpu3 spr address + input ds_cpu3_l2_spr_dw; // cpu3 spr access dw + input [63:0] ds_cpu3_l2_spr_wr_data; // cpu3 spr write data + + input l2_cpu3_wr_data_vld_x1_q; // cpu3 write data vld x1 stage + input l2_cpu3_wr_evict_x1_q; // cpu3 write evict x1 stage + input [143:0] l2_cpu3_wr_data; + input l2_cpu3_ls_rd_haz_vld_arb_q; + input l2_cpu3_ls_wr_haz_vld_arb_q; + input l2_cpu3_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// tag_pipe / cpu slave +//----------------------------------------------------------------------------- + output l2_cpu0_flsh_ls_rd_l2_dly; // cpu0 ls local hazard flush + output l2_cpu0_flsh_ls_wr_l2_dly; // cpu0 ls local hazard flush + + output l2_cpu0_wr_data_stall; // cpu0 write data stall + + output l2_cpu1_flsh_ls_rd_l2_dly; // cpu1 ls local hazard flush + output l2_cpu1_flsh_ls_wr_l2_dly; // cpu1 ls local hazard flush + + output l2_cpu1_wr_data_stall; // cpu1 write data stall + + output l2_cpu2_flsh_ls_rd_l2_dly; // cpu2 ls local hazard flush + output l2_cpu2_flsh_ls_wr_l2_dly; // cpu2 ls local hazard flush + + output l2_cpu2_wr_data_stall; // cpu2 write data stall + + output l2_cpu3_flsh_ls_rd_l2_dly; // cpu3 ls local hazard flush + output l2_cpu3_flsh_ls_wr_l2_dly; // cpu3 ls local hazard flush + + output l2_cpu3_wr_data_stall; // cpu3 write data stall + + output [2:0] l2_cpu0_flsh_ls_rd_id_l2_dly; // cpu0 ls id local hazard flush + output [3:0] l2_cpu0_flsh_ls_wr_id_l2_dly; // cpu0 ls id local hazard flush + + output [2:0] l2_cpu1_flsh_ls_rd_id_l2_dly; // cpu1 ls id local hazard flush + output [3:0] l2_cpu1_flsh_ls_wr_id_l2_dly; // cpu1 ls id local hazard flush + + output [2:0] l2_cpu2_flsh_ls_rd_id_l2_dly; // cpu2 ls id local hazard flush + output [3:0] l2_cpu2_flsh_ls_wr_id_l2_dly; // cpu2 ls id local hazard flush + + output [2:0] l2_cpu3_flsh_ls_rd_id_l2_dly; // cpu3 ls id local hazard flush + output [3:0] l2_cpu3_flsh_ls_wr_id_l2_dly; // cpu3 ls id local hazard flush + + output l2_cpu0_flsh_ls_rd_l4_dly; // cpu0 ls global hazard flush + output l2_cpu0_flsh_if_rd_l4_dly; // cpu0 if global hazard flush + output l2_cpu0_flsh_tw_rd_l4_dly; // cpu0 tw global hazard flush + output l2_cpu0_flsh_ls_wr_l4_dly; // cpu0 ls global hazard flush + + output l2_cpu1_flsh_ls_rd_l4_dly; // cpu1 ls global hazard flush + output l2_cpu1_flsh_if_rd_l4_dly; // cpu1 if global hazard flush + output l2_cpu1_flsh_tw_rd_l4_dly; // cpu1 tw global hazard flush + output l2_cpu1_flsh_ls_wr_l4_dly; // cpu1 ls global hazard flush + + output l2_cpu2_flsh_ls_rd_l4_dly; // cpu2 ls global hazard flush + output l2_cpu2_flsh_if_rd_l4_dly; // cpu2 if global hazard flush + output l2_cpu2_flsh_tw_rd_l4_dly; // cpu2 tw global hazard flush + output l2_cpu2_flsh_ls_wr_l4_dly; // cpu2 ls global hazard flush + + output l2_cpu3_flsh_ls_rd_l4_dly; // cpu3 ls global hazard flush + output l2_cpu3_flsh_if_rd_l4_dly; // cpu3 if global hazard flush + output l2_cpu3_flsh_tw_rd_l4_dly; // cpu3 tw global hazard flush + output l2_cpu3_flsh_ls_wr_l4_dly; // cpu3 ls global hazard flush + + output [2:0] l2_cpu0_flsh_ls_rd_id_l4_dly; // cpu0 ls id global hazard flush + output [1:0] l2_cpu0_flsh_if_rd_id_l4_dly; // cpu0 if id global hazard flush + output [3:0] l2_cpu0_flsh_ls_wr_id_l4_dly; // cpu0 ls id global hazard flush + output l2_cpu0_flsh_ls_wr_evict_l4_dly; // cpu0 ls evict hazard + + output [2:0] l2_cpu1_flsh_ls_rd_id_l4_dly; // cpu1 ls id global hazard flush + output [1:0] l2_cpu1_flsh_if_rd_id_l4_dly; // cpu1 if id global hazard flush + output [3:0] l2_cpu1_flsh_ls_wr_id_l4_dly; // cpu1 ls id global hazard flush + output l2_cpu1_flsh_ls_wr_evict_l4_dly; // cpu1 ls evict hazard + + output [2:0] l2_cpu2_flsh_ls_rd_id_l4_dly; // cpu2 ls id global hazard flush + output [1:0] l2_cpu2_flsh_if_rd_id_l4_dly; // cpu2 if id global hazard flush + output [3:0] l2_cpu2_flsh_ls_wr_id_l4_dly; // cpu2 ls id global hazard flush + output l2_cpu2_flsh_ls_wr_evict_l4_dly; // cpu2 ls evict hazard + + output [2:0] l2_cpu3_flsh_ls_rd_id_l4_dly; // cpu3 ls id global hazard flush + output [1:0] l2_cpu3_flsh_if_rd_id_l4_dly; // cpu3 if id global hazard flush + output [3:0] l2_cpu3_flsh_ls_wr_id_l4_dly; // cpu3 ls id global hazard flush + output l2_cpu3_flsh_ls_wr_evict_l4_dly; // cpu3 ls evict hazard + + output l2_cpu0_lrq_haz_pending; // cpu0 lrq hazard pending + output l2_cpu1_lrq_haz_pending; // cpu1 lrq hazard pending + output l2_cpu2_lrq_haz_pending; // cpu2 lrq hazard pending + output l2_cpu3_lrq_haz_pending; // cpu3 lrq hazard pending + + output l2_cpu0_ifq_haz_pending; // cpu0 ifq hazard pending + output l2_cpu1_ifq_haz_pending; // cpu1 ifq hazard pending + output l2_cpu2_ifq_haz_pending; // cpu2 ifq hazard pending + output l2_cpu3_ifq_haz_pending; // cpu3 ifq hazard pending + + output l2_cpu0_trq_haz_pending; // cpu0 trq hazard pending + output l2_cpu1_trq_haz_pending; // cpu1 trq hazard pending + output l2_cpu2_trq_haz_pending; // cpu2 trq hazard pending + output l2_cpu3_trq_haz_pending; // cpu3 trq hazard pending + + output l2_cpu0_wrq_haz_pending; // cpu0 wrq hazard pending + output l2_cpu1_wrq_haz_pending; // cpu1 wrq hazard pending + output l2_cpu2_wrq_haz_pending; // cpu2 wrq hazard pending + output l2_cpu3_wrq_haz_pending; // cpu3 wrq hazard pending + + output l2_cpu0_idle_block_reqs_q; // cpu0 idle block requests + output l2_cpu1_idle_block_reqs_q; // cpu1 idle block requests + output l2_cpu2_idle_block_reqs_q; // cpu2 idle block requests + output l2_cpu3_idle_block_reqs_q; // cpu3 idle block requests + + output l2_cpu0_ls_peq_coll_l4_dly; // cpu0 peq collision detected + output l2_cpu1_ls_peq_coll_l4_dly; // cpu1 peq collision detected + output l2_cpu2_ls_peq_coll_l4_dly; // cpu2 peq collision detected + output l2_cpu3_ls_peq_coll_l4_dly; // cpu3 peq collision detected + +//----------------------------------------------------------------------------- +// tag_pipe +//----------------------------------------------------------------------------- + output [3:0] l2_tbnk0_cpu0_lrq_clr_l4_dly2_q; // tbnk0 clear cpu0 lrq entry + output [3:0] l2_tbnk0_cpu1_lrq_clr_l4_dly2_q; // tbnk0 clear cpu1 lrq entry + output [3:0] l2_tbnk0_cpu2_lrq_clr_l4_dly2_q; // tbnk0 clear cpu2 lrq entry + output [3:0] l2_tbnk0_cpu3_lrq_clr_l4_dly2_q; // tbnk0 clear cpu3 lrq entry + + output [3:0] l2_tbnk1_cpu0_lrq_clr_l4_dly2_q; // tbnk1 clear cpu0 lrq entry + output [3:0] l2_tbnk1_cpu1_lrq_clr_l4_dly2_q; // tbnk1 clear cpu1 lrq entry + output [3:0] l2_tbnk1_cpu2_lrq_clr_l4_dly2_q; // tbnk1 clear cpu2 lrq entry + output [3:0] l2_tbnk1_cpu3_lrq_clr_l4_dly2_q; // tbnk1 clear cpu3 lrq entry + + output [2:0] l2_tbnk0_cpu0_ifq_clr_l4_dly2_q; // tbnk0 clear cpu0 ifq entry + output [2:0] l2_tbnk0_cpu1_ifq_clr_l4_dly2_q; // tbnk0 clear cpu1 ifq entry + output [2:0] l2_tbnk0_cpu2_ifq_clr_l4_dly2_q; // tbnk0 clear cpu2 ifq entry + output [2:0] l2_tbnk0_cpu3_ifq_clr_l4_dly2_q; // tbnk0 clear cpu3 ifq entry + + output [2:0] l2_tbnk1_cpu0_ifq_clr_l4_dly2_q; // tbnk1 clear cpu0 ifq entry + output [2:0] l2_tbnk1_cpu1_ifq_clr_l4_dly2_q; // tbnk1 clear cpu1 ifq entry + output [2:0] l2_tbnk1_cpu2_ifq_clr_l4_dly2_q; // tbnk1 clear cpu2 ifq entry + output [2:0] l2_tbnk1_cpu3_ifq_clr_l4_dly2_q; // tbnk1 clear cpu3 ifq entry + + output l2_tbnk0_cpu0_trq_clr_l4_dly2_q; // tbnk0 clear cpu0 trq entry + output l2_tbnk0_cpu1_trq_clr_l4_dly2_q; // tbnk0 clear cpu1 trq entry + output l2_tbnk0_cpu2_trq_clr_l4_dly2_q; // tbnk0 clear cpu2 trq entry + output l2_tbnk0_cpu3_trq_clr_l4_dly2_q; // tbnk0 clear cpu3 trq entry + + output l2_tbnk1_cpu0_trq_clr_l4_dly2_q; // tbnk1 clear cpu0 trq entry + output l2_tbnk1_cpu1_trq_clr_l4_dly2_q; // tbnk1 clear cpu1 trq entry + output l2_tbnk1_cpu2_trq_clr_l4_dly2_q; // tbnk1 clear cpu2 trq entry + output l2_tbnk1_cpu3_trq_clr_l4_dly2_q; // tbnk1 clear cpu3 trq entry + + output [5:0] l2_tbnk0_cpu0_wrq_clr_l4_dly2_q; // tbnk0 clear cpu0 wrq entry + output [5:0] l2_tbnk0_cpu1_wrq_clr_l4_dly2_q; // tbnk0 clear cpu1 wrq entry + output [5:0] l2_tbnk0_cpu2_wrq_clr_l4_dly2_q; // tbnk0 clear cpu2 wrq entry + output [5:0] l2_tbnk0_cpu3_wrq_clr_l4_dly2_q; // tbnk0 clear cpu3 wrq entry + + output [5:0] l2_tbnk1_cpu0_wrq_clr_l4_dly2_q; // tbnk1 clear cpu0 wrq entry + output [5:0] l2_tbnk1_cpu1_wrq_clr_l4_dly2_q; // tbnk1 clear cpu1 wrq entry + output [5:0] l2_tbnk1_cpu2_wrq_clr_l4_dly2_q; // tbnk1 clear cpu2 wrq entry + output [5:0] l2_tbnk1_cpu3_wrq_clr_l4_dly2_q; // tbnk1 clear cpu3 wrq entry + + +//----------------------------------------------------------------------------- +// cpu_logic / cpu slave +//----------------------------------------------------------------------------- + output l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu0 ls rd flsh l4 active + output l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu0 wr rd flsh l4 active + + output l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu1 ls rd flsh l4 active + output l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu1 wr rd flsh l4 active + + output l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu2 ls rd flsh l4 active + output l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu2 wr rd flsh l4 active + + output l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu3 ls rd flsh l4 active + output l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu3 wr rd flsh l4 active + + +//----------------------------------------------------------------------------- +// feq / cpu slave +//----------------------------------------------------------------------------- + input [129:0] l2_cpu0_dsq_rd_data_q; // cpu0 wrq/dsq data + input [15:0] l2_cpu0_dsq_rd_byte_strb_q; // cpu0 wrq/dsq byte strobes + input [129:0] l2_cpu1_dsq_rd_data_q; // cpu1 wrq/dsq data + input [15:0] l2_cpu1_dsq_rd_byte_strb_q; // cpu1 wrq/dsq byte strobes + input [129:0] l2_cpu2_dsq_rd_data_q; // cpu2 wrq/dsq data + input [15:0] l2_cpu2_dsq_rd_byte_strb_q; // cpu2 wrq/dsq byte strobes + input [129:0] l2_cpu3_dsq_rd_data_q; // cpu3 wrq/dsq data + input [15:0] l2_cpu3_dsq_rd_byte_strb_q; // cpu3 wrq/dsq byte strobes + + output l2_cpu0_dsq_clr_vld_q; // cpu0 dsq clear wrq vld entry + output [3:0] l2_cpu0_dsq_clr_id_q; // cpu0 dsq clear wrq buffer id + output l2_cpu0_dsq_rd_en; // cpu0 dsq/wrq data enable + output l2_cpu0_dsq_rd_en_x2; // cpu0 dsq/wrq data enable x2 + output [3:0] l2_cpu0_dsq_rd_buf_id; // cpu0 dsq/wrq data select + output l2_cpu1_dsq_clr_vld_q; // cpu1 dsq clear wrq vld entry + output [3:0] l2_cpu1_dsq_clr_id_q; // cpu1 dsq clear wrq buffer id + output l2_cpu1_dsq_rd_en; // cpu1 dsq/wrq data enable + output l2_cpu1_dsq_rd_en_x2; // cpu1 dsq/wrq data enable x2 + output [3:0] l2_cpu1_dsq_rd_buf_id; // cpu1 dsq/wrq data select + output l2_cpu2_dsq_clr_vld_q; // cpu2 dsq clear wrq vld entry + output [3:0] l2_cpu2_dsq_clr_id_q; // cpu2 dsq clear wrq buffer id + output l2_cpu2_dsq_rd_en; // cpu2 dsq/wrq data enable + output l2_cpu2_dsq_rd_en_x2; // cpu2 dsq/wrq data enable x2 + output [3:0] l2_cpu2_dsq_rd_buf_id; // cpu2 dsq/wrq data select + output l2_cpu3_dsq_clr_vld_q; // cpu3 dsq clear wrq vld entry + output l2_cpu3_dsq_rd_en; // cpu3 dsq/wrq data enable + output l2_cpu3_dsq_rd_en_x2; // cpu3 dsq/wrq data enable x2 + output [3:0] l2_cpu3_dsq_clr_id_q; // cpu3 dsq clear wrq buffer id + output [3:0] l2_cpu3_dsq_rd_buf_id; // cpu3 dsq/wrq data select + +//----------------------------------------------------------------------------- +// arbitration +//----------------------------------------------------------------------------- + output l2_cpu0_rd_vld_skid; // cpu0 read skid buffer valid + output l2_cpu1_rd_vld_skid; // cpu1 read skid buffer valid + output l2_cpu2_rd_vld_skid; // cpu2 read skid buffer valid + output l2_cpu3_rd_vld_skid; // cpu3 read skid buffer valid + + output l2_cpu0_pf_rd_vld_skid_popped; // cpu0 pf read skid buffer popped + output l2_cpu1_pf_rd_vld_skid_popped; // cpu1 pf read skid buffer popped + output l2_cpu2_pf_rd_vld_skid_popped; // cpu2 pf read skid buffer popped + output l2_cpu3_pf_rd_vld_skid_popped; // cpu3 pf read skid buffer popped + + output l2_cpu0_rd_arb; // + output l2_cpu1_rd_arb; // + output l2_cpu2_rd_arb; // + output l2_cpu3_rd_arb; // + + output l2_cpu0_wr_vld_skid; // cpu0 write skid buffer valid + output l2_cpu1_wr_vld_skid; // cpu1 write skid buffer valid + output l2_cpu2_wr_vld_skid; // cpu2 write skid buffer valid + output l2_cpu3_wr_vld_skid; // cpu3 write skid buffer valid + + output l2_cpu0_wr_arb; // + output l2_cpu1_wr_arb; // + output l2_cpu2_wr_arb; // + output l2_cpu3_wr_arb; // + + output l2_cpu0_ic_vld_skid; // cpu0 peripheral (ic) skid buffer valid + output l2_cpu1_ic_vld_skid; // cpu1 peripheral (ic) skid buffer valid + output l2_cpu2_ic_vld_skid; // cpu2 peripheral (ic) skid buffer valid + output l2_cpu3_ic_vld_skid; // cpu3 peripheral (ic) skid buffer valid + + output l2_cpu0_ic_barrier_stall_q; // cpu0 (ic) barrier stall + output l2_cpu1_ic_barrier_stall_q; // cpu1 (ic) barrier stall + output l2_cpu2_ic_barrier_stall_q; // cpu2 (ic) barrier stall + output l2_cpu3_ic_barrier_stall_q; // cpu3 (ic) barrier stall + + output l2_cpu0_blk_non_evict_wr; // cpu0 block non-evict writes from arbitrating + output l2_cpu1_blk_non_evict_wr; // cpu1 block non-evict writes from arbitrating + output l2_cpu2_blk_non_evict_wr; // cpu2 block non-evict writes from arbitrating + output l2_cpu3_blk_non_evict_wr; // cpu3 block non-evict writes from arbitrating + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + input l2_cpu0_idle_wakeup_q; // cpu0 idle wakeup + input l2_cpu0_rd_arb_fast; // cpu0 read arbitration fast request + input [4:0] l2_cpu0_rd_id_arb_set; // cpu0 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu0_rd_lrq_id_arb_set; // cpu0 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu0_rd_type_arb_set; // cpu0 read arbitration type + input [2:0] l2_cpu0_rd_cache_attr_arb_set; // cpu0 read arbitration cache attributes + input [7:0] l2_cpu0_rd_page_attr_arb_set; // cpu0 read arbitration page attributes + input [2:0] l2_cpu0_rd_elem_size_arb_set; // cpu0 read arbitration element size + input l2_cpu0_rd_way_arb_set; // cpu0 read arbitration way + input l2_cpu0_rd_replayed_arb_set; // cpu0 read arbitration replayed + input l2_cpu0_rd_excl_arb_set; // cpu0 read arbitration exclusive + input l2_cpu0_rd_priv_arb_set; // cpu0 read arbitration priv + input [1:0] l2_cpu0_rd_shared_arb_set; // cpu0 read arbitration shared + input l2_cpu0_rd_va48_arb_set; // cpu0 read arbitration va48 + input l2_cpu0_rd_aarch64_arb_set; // cpu0 read arbitration aarch64 + input [15:8] l2_cpu0_rd_asid_arb_set; // cpu0 read arbitration asid + input l2_cpu0_rd_prfm_arb_set; // cpu0 read arbitration prfm + input [44:0] l2_cpu0_rd_addr_arb_set; // cpu0 read arbitration address + input l2_cpu0_rd_bypass_arb_set; // cpu0 read arbitration bypass + input l2_cpu0_rd_bypass_req_can_e5; // cpu0 read arbitration bypass cancelled request + input l2_cpu0_early_rd_reqe4_e5_q; // cpu0 read arbitration bypass cancelled request + input l2_cpu0_rd_bypass_way_e5; // cpu0 read arbitration bypass way + input [2:0] l2_cpu0_rd_bypass_bufid_e5; // cpu0 read arbitration bypass bufid + input [2:0] l2_cpu0_rd_bypass_lrq_id_e5; // cpu0 read arbitration bypass bufid + + input l2_cpu0_wr_arb_fast; // cpu0 write arbitration fast request + input [3:0] l2_cpu0_wr_id_arb_set; // cpu0 write arbitration id for 1st qw + input [3:0] l2_cpu0_wr_partial_dw_arb_set; // cpu0 write partial qw byte strobe indicator + input [2:0] l2_cpu0_wr_cache_attr_arb_set; // cpu0 write arbitration cache attributes + input [7:0] l2_cpu0_wr_page_attr_arb_set; // cpu0 write arbitration page attributes + input [2:0] l2_cpu0_wr_elem_size_arb_set; // cpu0 write arbitration element size + input [2:0] l2_cpu0_wr_type_arb_set; // cpu0 write arbitration type + input [11:0] l2_cpu0_wr_cl_id_arb_set; // cpu0 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu0_wr_priv_arb_set; // cpu0 write arbitration priv + input [1:0] l2_cpu0_wr_shared_arb_set; // cpu0 write arbitration shared + input l2_cpu0_wr_last_arb_set; // cpu0 write arbitration last + input l2_cpu0_wr_clean_evict_arb_set; // cpu0 write arbitration clean eviction + input l2_cpu0_wr_err_arb_set; // cpu0 write arbitration error + input l2_cpu0_wr_way_arb_set; // cpu0 write arbitration way + input l2_cpu0_wr_dirty_arb_set; // cpu0 write arbitration dirty + input l2_cpu0_wr_1st_replayed_arb_set; // cpu0 write arbitration 1st replay indicator + input [44:0] l2_cpu0_wr_addr_arb_set; // cpu0 write arbitration address + input l2_cpu0_ic_arb_fast; // cpu0 peripheral (ic) arbitration fast request + input [2:0] l2_cpu0_ic_id_arb_set; // cpu0 peripheral (ic) fill buffer id + input l2_cpu0_ic_write_arb_set; // cpu0 peripheral (ic) write indicator + input l2_cpu0_ic_excl_arb_set; // cpu0 peripheral (ic) exclusive indicator + input [2:0] l2_cpu0_ic_elem_size_arb_set; // cpu0 peripheral (ic) element size + input l2_cpu0_ic_ns_arb_set; // cpu0 peripheral (ic) non-secure + input [15:0] l2_cpu0_ic_addr_arb_set; // cpu0 peripheral (ic) address + input [31:0] l2_cpu0_ic_data_arb_set; // cpu0 peripheral (ic) write data + + input l2_cpu0_wrq_almost_full; // cpu0 wrq almost full indicator + + input l2_cpu0_ls_wr_req_w2a; // cpu0 ls write request + input l2_cpu0_ls_wr_last_w2a; // cpu0 ls last indicator + input l2_cpu0_ls_wr_dirty_w2a; // cpu0 ls dirty indicator + input l2_cpu0_ls_wr_err_w2a; // cpu0 ls error indicator + input [2:0] l2_cpu0_ls_wr_type_w2a; // cpu0 ls write type + input [4:0] l2_cpu0_ls_wr_ccb_id_w2a; // cpu0 ls ccb id + input [127:0] l2_cpu0_ls_wr_data_w2a; // cpu0 ls write data + + input l2_cpu0_ls_ccb_resp; // cpu0 ls ccb resp + input [4:0] l2_cpu0_ls_ccb_resp_id; // cpu0 ls ccb id + input l2_cpu0_ls_ccb_data_wr; // cpu0 ls ccb data xfer + + input l2_cpu0_if_ccb_resp; // cpu0 if ccb resp + input [4:0] l2_cpu0_if_ccb_resp_id; // cpu0 if ccb id + + input l2_cpu0_tw_ccb_resp; // cpu0 tw ccb resp + input [4:0] l2_cpu0_tw_ccb_resp_id; // cpu0 tw ccb id + + input l2_cpu0_if_sync_done_q; // cpu0 sync response + input l2_cpu0_tlb_sync_done_q; // cpu0 tlb sync response + + input [5:0] l2_cpu0_lrq_haz_clr_id_dcd_q; // cpu0 lrq clear hazard id + input [15:0] l2_cpu0_wrq_haz_clr_id_dcd_q; // cpu0 wrq clear hazard id + input [3:0] l2_cpu0_ls_rd_haz_id_arb_q; // cpu0 ls rd wrq hazard id + input [2:0] l2_cpu0_ls_wr_haz_id_arb_q; // cpu0 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + input l2_cpu1_idle_wakeup_q; // cpu1 idle wakeup + input l2_cpu1_rd_arb_fast; // cpu1 read arbitration fast request + input [4:0] l2_cpu1_rd_id_arb_set; // cpu1 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu1_rd_lrq_id_arb_set; // cpu1 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu1_rd_type_arb_set; // cpu1 read arbitration type + input [2:0] l2_cpu1_rd_cache_attr_arb_set; // cpu1 read arbitration cache attributes + input [7:0] l2_cpu1_rd_page_attr_arb_set; // cpu1 read arbitration page attributes + input [2:0] l2_cpu1_rd_elem_size_arb_set; // cpu1 read arbitration element size + input l2_cpu1_rd_way_arb_set; // cpu1 read arbitration way + input l2_cpu1_rd_replayed_arb_set; // cpu1 read arbitration replayed + input l2_cpu1_rd_excl_arb_set; // cpu1 read arbitration exclusive + input l2_cpu1_rd_priv_arb_set; // cpu1 read arbitration priv + input [1:0] l2_cpu1_rd_shared_arb_set; // cpu1 read arbitration shared + input l2_cpu1_rd_va48_arb_set; // cpu1 read arbitration va48 + input l2_cpu1_rd_aarch64_arb_set; // cpu1 read arbitration aarch64 + input [15:8] l2_cpu1_rd_asid_arb_set; // cpu1 read arbitration asid + input l2_cpu1_rd_prfm_arb_set; // cpu1 read arbitration prfm + input [44:0] l2_cpu1_rd_addr_arb_set; // cpu1 read arbitration address + input l2_cpu1_rd_bypass_arb_set; // cpu1 read arbitration bypass + input l2_cpu1_rd_bypass_req_can_e5; // cpu1 read arbitration bypass cancelled request + input l2_cpu1_early_rd_reqe4_e5_q; // cpu1 read arbitration bypass cancelled request + input l2_cpu1_rd_bypass_way_e5; // cpu1 read arbitration bypass way + input [2:0] l2_cpu1_rd_bypass_bufid_e5; // cpu1 read arbitration bypass bufid + input [2:0] l2_cpu1_rd_bypass_lrq_id_e5; // cpu1 read arbitration bypass bufid + + input l2_cpu1_wr_arb_fast; // cpu1 write arbitration fast request + input [3:0] l2_cpu1_wr_id_arb_set; // cpu1 write arbitration id for 1st qw + input [3:0] l2_cpu1_wr_partial_dw_arb_set; // cpu1 write partial qw byte strobe indicator + input [2:0] l2_cpu1_wr_cache_attr_arb_set; // cpu1 write arbitration cache attributes + input [7:0] l2_cpu1_wr_page_attr_arb_set; // cpu1 write arbitration page attributes + input [2:0] l2_cpu1_wr_elem_size_arb_set; // cpu1 write arbitration element size + input [2:0] l2_cpu1_wr_type_arb_set; // cpu1 write arbitration type + input [11:0] l2_cpu1_wr_cl_id_arb_set; // cpu1 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu1_wr_priv_arb_set; // cpu1 write arbitration priv + input [1:0] l2_cpu1_wr_shared_arb_set; // cpu1 write arbitration shared + input l2_cpu1_wr_last_arb_set; // cpu1 write arbitration last + input l2_cpu1_wr_clean_evict_arb_set; // cpu1 write arbitration clean eviction + input l2_cpu1_wr_err_arb_set; // cpu1 write arbitration error + input l2_cpu1_wr_way_arb_set; // cpu1 write arbitration way + input l2_cpu1_wr_dirty_arb_set; // cpu1 write arbitration dirty + input l2_cpu1_wr_1st_replayed_arb_set; // cpu1 write arbitration 1st replay indicator + input [44:0] l2_cpu1_wr_addr_arb_set; // cpu1 write arbitration address + input l2_cpu1_ic_arb_fast; // cpu1 peripheral (ic) arbitration fast request + input [2:0] l2_cpu1_ic_id_arb_set; // cpu1 peripheral (ic) fill buffer id + input l2_cpu1_ic_write_arb_set; // cpu1 peripheral (ic) write indicator + input l2_cpu1_ic_excl_arb_set; // cpu1 peripheral (ic) exclusive indicator + input [2:0] l2_cpu1_ic_elem_size_arb_set; // cpu1 peripheral (ic) element size + input l2_cpu1_ic_ns_arb_set; // cpu1 peripheral (ic) non-secure + input [15:0] l2_cpu1_ic_addr_arb_set; // cpu1 peripheral (ic) address + input [31:0] l2_cpu1_ic_data_arb_set; // cpu1 peripheral (ic) write data + + input l2_cpu1_wrq_almost_full; // cpu1 wrq almost full indicator + + input l2_cpu1_ls_wr_req_w2a; // cpu1 ls write request + input l2_cpu1_ls_wr_last_w2a; // cpu1 ls last indicator + input l2_cpu1_ls_wr_dirty_w2a; // cpu1 ls dirty indicator + input l2_cpu1_ls_wr_err_w2a; // cpu1 ls error indicator + input [2:0] l2_cpu1_ls_wr_type_w2a; // cpu1 ls write type + input [4:0] l2_cpu1_ls_wr_ccb_id_w2a; // cpu1 ls ccb id + input [127:0] l2_cpu1_ls_wr_data_w2a; // cpu1 ls write data + + input l2_cpu1_ls_ccb_resp; // cpu1 ls ccb resp + input [4:0] l2_cpu1_ls_ccb_resp_id; // cpu1 ls ccb id + input l2_cpu1_ls_ccb_data_wr; // cpu1 ls ccb data xfer + + input l2_cpu1_if_ccb_resp; // cpu1 if ccb resp + input [4:0] l2_cpu1_if_ccb_resp_id; // cpu1 if ccb id + + input l2_cpu1_tw_ccb_resp; // cpu1 tw ccb resp + input [4:0] l2_cpu1_tw_ccb_resp_id; // cpu1 tw ccb id + + input l2_cpu1_if_sync_done_q; // cpu1 sync response + input l2_cpu1_tlb_sync_done_q; // cpu1 tlb sync response + + input [5:0] l2_cpu1_lrq_haz_clr_id_dcd_q; // cpu1 lrq clear hazard id + input [15:0] l2_cpu1_wrq_haz_clr_id_dcd_q; // cpu1 wrq clear hazard id + input [3:0] l2_cpu1_ls_rd_haz_id_arb_q; // cpu1 ls rd wrq hazard id + input [2:0] l2_cpu1_ls_wr_haz_id_arb_q; // cpu1 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + input l2_cpu2_idle_wakeup_q; // cpu2 idle wakeup + input l2_cpu2_rd_arb_fast; // cpu2 read arbitration fast request + input [4:0] l2_cpu2_rd_id_arb_set; // cpu2 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu2_rd_lrq_id_arb_set; // cpu2 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu2_rd_type_arb_set; // cpu2 read arbitration type + input [2:0] l2_cpu2_rd_cache_attr_arb_set; // cpu2 read arbitration cache attributes + input [7:0] l2_cpu2_rd_page_attr_arb_set; // cpu2 read arbitration page attributes + input [2:0] l2_cpu2_rd_elem_size_arb_set; // cpu2 read arbitration element size + input l2_cpu2_rd_way_arb_set; // cpu2 read arbitration way + input l2_cpu2_rd_replayed_arb_set; // cpu2 read arbitration replayed + input l2_cpu2_rd_excl_arb_set; // cpu2 read arbitration exclusive + input l2_cpu2_rd_priv_arb_set; // cpu2 read arbitration priv + input [1:0] l2_cpu2_rd_shared_arb_set; // cpu2 read arbitration shared + input l2_cpu2_rd_va48_arb_set; // cpu0 read arbitration va48 + input l2_cpu2_rd_aarch64_arb_set; // cpu2 read arbitration aarch64 + input [15:8] l2_cpu2_rd_asid_arb_set; // cpu2 read arbitration asid + input l2_cpu2_rd_prfm_arb_set; // cpu2 read arbitration prfm + input [44:0] l2_cpu2_rd_addr_arb_set; // cpu2 read arbitration address + input l2_cpu2_rd_bypass_arb_set; // cpu2 read arbitration bypass + input l2_cpu2_rd_bypass_req_can_e5; // cpu2 read arbitration bypass cancelled request + input l2_cpu2_early_rd_reqe4_e5_q; // cpu2 read arbitration bypass cancelled request + input l2_cpu2_rd_bypass_way_e5; // cpu2 read arbitration bypass way + input [2:0] l2_cpu2_rd_bypass_bufid_e5; // cpu2 read arbitration bypass bufid + input [2:0] l2_cpu2_rd_bypass_lrq_id_e5; // cpu2 read arbitration bypass bufid + + input l2_cpu2_wr_arb_fast; // cpu2 write arbitration fast request + input [3:0] l2_cpu2_wr_id_arb_set; // cpu2 write arbitration id for 1st qw + input [3:0] l2_cpu2_wr_partial_dw_arb_set; // cpu2 write partial qw byte strobe indicator + input [2:0] l2_cpu2_wr_cache_attr_arb_set; // cpu2 write arbitration cache attributes + input [7:0] l2_cpu2_wr_page_attr_arb_set; // cpu2 write arbitration page attributes + input [2:0] l2_cpu2_wr_elem_size_arb_set; // cpu2 write arbitration element size + input [2:0] l2_cpu2_wr_type_arb_set; // cpu2 write arbitration type + input [11:0] l2_cpu2_wr_cl_id_arb_set; // cpu2 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu2_wr_priv_arb_set; // cpu2 write arbitration priv + input [1:0] l2_cpu2_wr_shared_arb_set; // cpu2 write arbitration shared + input l2_cpu2_wr_last_arb_set; // cpu2 write arbitration last + input l2_cpu2_wr_clean_evict_arb_set; // cpu2 write arbitration clean eviction + input l2_cpu2_wr_err_arb_set; // cpu2 write arbitration error + input l2_cpu2_wr_way_arb_set; // cpu2 write arbitration way + input l2_cpu2_wr_dirty_arb_set; // cpu2 write arbitration dirty + input l2_cpu2_wr_1st_replayed_arb_set; // cpu2 write arbitration 1st replay indicator + input [44:0] l2_cpu2_wr_addr_arb_set; // cpu2 write arbitration address + input l2_cpu2_ic_arb_fast; // cpu2 peripheral (ic) arbitration fast request + input [2:0] l2_cpu2_ic_id_arb_set; // cpu2 peripheral (ic) fill buffer id + input l2_cpu2_ic_write_arb_set; // cpu2 peripheral (ic) write indicator + input l2_cpu2_ic_excl_arb_set; // cpu2 peripheral (ic) exclusive indicator + input [2:0] l2_cpu2_ic_elem_size_arb_set; // cpu2 peripheral (ic) element size + input l2_cpu2_ic_ns_arb_set; // cpu2 peripheral (ic) non-secure + input [15:0] l2_cpu2_ic_addr_arb_set; // cpu2 peripheral (ic) address + input [31:0] l2_cpu2_ic_data_arb_set; // cpu2 peripheral (ic) write data + + input l2_cpu2_wrq_almost_full; // cpu2 wrq almost full indicator + + input l2_cpu2_ls_wr_req_w2a; // cpu2 ls write request + input l2_cpu2_ls_wr_last_w2a; // cpu2 ls last indicator + input l2_cpu2_ls_wr_dirty_w2a; // cpu2 ls dirty indicator + input l2_cpu2_ls_wr_err_w2a; // cpu2 ls error indicator + input [2:0] l2_cpu2_ls_wr_type_w2a; // cpu2 ls write type + input [4:0] l2_cpu2_ls_wr_ccb_id_w2a; // cpu2 ls ccb id + input [127:0] l2_cpu2_ls_wr_data_w2a; // cpu2 ls write data + + input l2_cpu2_ls_ccb_resp; // cpu2 ls ccb resp + input [4:0] l2_cpu2_ls_ccb_resp_id; // cpu2 ls ccb id + input l2_cpu2_ls_ccb_data_wr; // cpu2 ls ccb data xfer + + input l2_cpu2_if_ccb_resp; // cpu2 if ccb resp + input [4:0] l2_cpu2_if_ccb_resp_id; // cpu2 if ccb id + + input l2_cpu2_tw_ccb_resp; // cpu2 tw ccb resp + input [4:0] l2_cpu2_tw_ccb_resp_id; // cpu2 tw ccb id + + input l2_cpu2_if_sync_done_q; // cpu2 sync response + input l2_cpu2_tlb_sync_done_q; // cpu2 tlb sync response + + input [5:0] l2_cpu2_lrq_haz_clr_id_dcd_q; // cpu2 lrq clear hazard id + input [15:0] l2_cpu2_wrq_haz_clr_id_dcd_q; // cpu2 wrq clear hazard id + input [3:0] l2_cpu2_ls_rd_haz_id_arb_q; // cpu2 ls rd wrq hazard id + input [2:0] l2_cpu2_ls_wr_haz_id_arb_q; // cpu2 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + input l2_cpu3_idle_wakeup_q; // cpu3 idle wakeup + input l2_cpu3_rd_arb_fast; // cpu3 read arbitration fast request + input [4:0] l2_cpu3_rd_id_arb_set; // cpu3 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu3_rd_lrq_id_arb_set; // cpu3 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu3_rd_type_arb_set; // cpu3 read arbitration type + input [2:0] l2_cpu3_rd_cache_attr_arb_set; // cpu3 read arbitration cache attributes + input [7:0] l2_cpu3_rd_page_attr_arb_set; // cpu3 read arbitration page attributes + input [2:0] l2_cpu3_rd_elem_size_arb_set; // cpu3 read arbitration element size + input l2_cpu3_rd_way_arb_set; // cpu3 read arbitration way + input l2_cpu3_rd_replayed_arb_set; // cpu3 read arbitration replayed + input l2_cpu3_rd_excl_arb_set; // cpu3 read arbitration exclusive + input l2_cpu3_rd_priv_arb_set; // cpu3 read arbitration priv + input [1:0] l2_cpu3_rd_shared_arb_set; // cpu3 read arbitration shared + input l2_cpu3_rd_va48_arb_set; // cpu3 read arbitration va48 + input l2_cpu3_rd_aarch64_arb_set; // cpu3 read arbitration aarch64 + input [15:8] l2_cpu3_rd_asid_arb_set; // cpu3 read arbitration asid + input l2_cpu3_rd_prfm_arb_set; // cpu3 read arbitration prfm + input [44:0] l2_cpu3_rd_addr_arb_set; // cpu3 read arbitration address + input l2_cpu3_rd_bypass_arb_set; // cpu3 read arbitration bypass + input l2_cpu3_rd_bypass_req_can_e5; // cpu3 read arbitration bypass cancelled request + input l2_cpu3_early_rd_reqe4_e5_q; // cpu3 read arbitration bypass cancelled request + input l2_cpu3_rd_bypass_way_e5; // cpu3 read arbitration bypass way + input [2:0] l2_cpu3_rd_bypass_bufid_e5; // cpu3 read arbitration bypass bufid + input [2:0] l2_cpu3_rd_bypass_lrq_id_e5; // cpu3 read arbitration bypass bufid + + input l2_cpu3_wr_arb_fast; // cpu3 write arbitration fast request + input [3:0] l2_cpu3_wr_id_arb_set; // cpu3 write arbitration id for 1st qw + input [3:0] l2_cpu3_wr_partial_dw_arb_set; // cpu3 write partial qw byte strobe indicator + input [2:0] l2_cpu3_wr_cache_attr_arb_set; // cpu3 write arbitration cache attributes + input [7:0] l2_cpu3_wr_page_attr_arb_set; // cpu3 write arbitration page attributes + input [2:0] l2_cpu3_wr_elem_size_arb_set; // cpu3 write arbitration element size + input [2:0] l2_cpu3_wr_type_arb_set; // cpu3 write arbitration type + input [11:0] l2_cpu3_wr_cl_id_arb_set; // cpu3 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu3_wr_priv_arb_set; // cpu3 write arbitration priv + input [1:0] l2_cpu3_wr_shared_arb_set; // cpu3 write arbitration shared + input l2_cpu3_wr_last_arb_set; // cpu3 write arbitration last + input l2_cpu3_wr_clean_evict_arb_set; // cpu3 write arbitration clean eviction + input l2_cpu3_wr_err_arb_set; // cpu3 write arbitration error + input l2_cpu3_wr_way_arb_set; // cpu3 write arbitration way + input l2_cpu3_wr_dirty_arb_set; // cpu3 write arbitration dirty + input l2_cpu3_wr_1st_replayed_arb_set; // cpu3 write arbitration 1st replay indicator + input [44:0] l2_cpu3_wr_addr_arb_set; // cpu3 write arbitration address + input l2_cpu3_ic_arb_fast; // cpu3 peripheral (ic) arbitration fast request + input [2:0] l2_cpu3_ic_id_arb_set; // cpu3 peripheral (ic) fill buffer id + input l2_cpu3_ic_write_arb_set; // cpu3 peripheral (ic) write indicator + input l2_cpu3_ic_excl_arb_set; // cpu3 peripheral (ic) exclusive indicator + input [2:0] l2_cpu3_ic_elem_size_arb_set; // cpu3 peripheral (ic) element size + input l2_cpu3_ic_ns_arb_set; // cpu3 peripheral (ic) non-secure + input [15:0] l2_cpu3_ic_addr_arb_set; // cpu3 peripheral (ic) address + input [31:0] l2_cpu3_ic_data_arb_set; // cpu3 peripheral (ic) write data + + input l2_cpu3_wrq_almost_full; // cpu3 wrq almost full indicator + + input l2_cpu3_ls_wr_req_w2a; // cpu3 ls write request + input l2_cpu3_ls_wr_last_w2a; // cpu3 ls last indicator + input l2_cpu3_ls_wr_dirty_w2a; // cpu3 ls dirty indicator + input l2_cpu3_ls_wr_err_w2a; // cpu3 ls error indicator + input [2:0] l2_cpu3_ls_wr_type_w2a; // cpu3 ls write type + input [4:0] l2_cpu3_ls_wr_ccb_id_w2a; // cpu3 ls ccb id + input [127:0] l2_cpu3_ls_wr_data_w2a; // cpu3 ls write data + + input l2_cpu3_ls_ccb_resp; // cpu3 ls ccb resp + input [4:0] l2_cpu3_ls_ccb_resp_id; // cpu3 ls ccb id + input l2_cpu3_ls_ccb_data_wr; // cpu3 ls ccb data xfer + + input l2_cpu3_if_ccb_resp; // cpu3 if ccb resp + input [4:0] l2_cpu3_if_ccb_resp_id; // cpu3 if ccb id + + input l2_cpu3_tw_ccb_resp; // cpu3 tw ccb resp + input [4:0] l2_cpu3_tw_ccb_resp_id; // cpu3 tw ccb id + + input l2_cpu3_if_sync_done_q; // cpu3 sync response + input l2_cpu3_tlb_sync_done_q; // cpu3 tlb sync response + + input [5:0] l2_cpu3_lrq_haz_clr_id_dcd_q; // cpu3 lrq clear hazard id + input [15:0] l2_cpu3_wrq_haz_clr_id_dcd_q; // cpu3 wrq clear hazard id + input [3:0] l2_cpu3_ls_rd_haz_id_arb_q; // cpu3 ls rd wrq hazard id + input [2:0] l2_cpu3_ls_wr_haz_id_arb_q; // cpu3 ls wr lrq hazard id + +// END L2-CPU interface + +//------------------------------------------------------------------- +// TM interface +//------------------------------------------------------------------- +// BEGIN TIMER-CPU interface + output [3:0] tm_cpu0_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu0_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu1_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu1_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu2_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu2_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu3_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu3_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> +// END TIMER-CPU interface + +//----------------------------------------------------------------------------- +// IC interface +//----------------------------------------------------------------------------- + input ls_cpu0_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu0_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu0_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu0_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu0_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu0_raw_eae_secure; // LS S LPAE to IC + + input ds_cpu0_ic_sample_spr; + input [4:0] ds_cpu0_ic_cpsr_mode; + input ds_cpu0_ic_aa64naa32; + input ds_cpu0_ic_hcr_change; + input ds_cpu0_ic_scr_change; +// BEGIN INCLUDE FOR CPU1 + input ds_cpu1_ic_sample_spr; + input [4:0] ds_cpu1_ic_cpsr_mode; + input ds_cpu1_ic_aa64naa32; + input ds_cpu1_ic_hcr_change; + input ds_cpu1_ic_scr_change; + input ls_cpu1_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu1_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu1_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu1_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu1_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu1_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input ds_cpu2_ic_sample_spr; + input [4:0] ds_cpu2_ic_cpsr_mode; + input ds_cpu2_ic_aa64naa32; + input ds_cpu2_ic_hcr_change; + input ds_cpu2_ic_scr_change; + input ls_cpu2_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu2_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu2_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu2_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu2_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu2_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input ds_cpu3_ic_sample_spr; + input [4:0] ds_cpu3_ic_cpsr_mode; + input ds_cpu3_ic_aa64naa32; + input ds_cpu3_ic_hcr_change; + input ds_cpu3_ic_scr_change; + input ls_cpu3_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu3_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu3_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu3_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu3_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu3_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU3 + + output [`MAIA_CN:0] ic_nfiq; // IC physical FIQ + output [`MAIA_CN:0] ic_nirq; // IC physical IRQ + output [`MAIA_CN:0] ic_nsei; // IC physical SEI + output [`MAIA_CN:0] ic_nvfiq; // IC virtual FIQ + output [`MAIA_CN:0] ic_nvirq; // IC virtual IRQ + output [`MAIA_CN:0] ic_nvsei; // IC virtual SEI + output [`MAIA_CN:0] ic_p_valid; // IC is present + + output [`MAIA_CN:0] ic_sample_spr; // IC sample signal for TC, TALL*, EL* signals + output [`MAIA_CN:0] ic_hcr_change_complete; + output [`MAIA_CN:0] ic_scr_change_complete; + output [`MAIA_CN:0] ic_el_change_complete; + output [`MAIA_CN:0] ic_ich_el2_tc; // IC trap common + output [`MAIA_CN:0] ic_ich_el2_tall0; // IC trap all grp0 + output [`MAIA_CN:0] ic_ich_el2_tall1; // IC trap all grp1 + output [`MAIA_CN:0] ic_sra_el3_en; // IC System Registers enabled in EL3 + output [`MAIA_CN:0] ic_sra_el1s_en; // IC System Registers enabled in EL1S + output [`MAIA_CN:0] ic_sra_el2_en; // IC System Registers enabled in EL2 + output [`MAIA_CN:0] ic_sra_el1ns_en; // IC System Registers enabled in EL1NS + output [`MAIA_CN:0] ic_sre_el1ns_hyp_trap; // IC HYP_TRAP EL1NS accesses + output [`MAIA_CN:0] ic_sre_el1ns_mon_trap; // IC MON_TRAP EL1NS accesses + output [`MAIA_CN:0] ic_sre_el1s_mon_trap; // IC MON_TRAP EL1S accesses + output [`MAIA_CN:0] ic_sre_el2_mon_trap; // IC MON_TRAP EL2 accesses + output [`MAIA_CN:0] ic_block_eoi_sgi_wr; // IC Block all EOI and SGI write accesses + +//----------------------------------------------------------------------------- +// DT interface +//----------------------------------------------------------------------------- +// BEGIN DT-CPU interface +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + output dt_cpu0_dbif_req_pclk; // Debug Interface Req + output dt_cpu0_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu0_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu0_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu0_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu0_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu0_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu0_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu0_edbgrq_pclk; // External Debug Request + output dt_cpu0_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu0_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu0_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu0_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu0_et_oslock_gclk; // ETM OS Lock + input dt_cpu0_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu0_halt_ack_gclk; // Core Halted + input dt_cpu0_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu0_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu0_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu0_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu0_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu0_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu0_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu0_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu0_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu0_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu0_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu0_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu0_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu0_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu0_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu0_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + output dt_cpu1_dbif_req_pclk; // Debug Interface Req + output dt_cpu1_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu1_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu1_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu1_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu1_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu1_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu1_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu1_edbgrq_pclk; // External Debug Request + output dt_cpu1_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu1_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu1_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu1_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu1_et_oslock_gclk; // ETM OS Lock + input dt_cpu1_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu1_halt_ack_gclk; // Core Halted + input dt_cpu1_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu1_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu1_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu1_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu1_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu1_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu1_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu1_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu1_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu1_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu1_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu1_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu1_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu1_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu1_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu1_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + output dt_cpu2_dbif_req_pclk; // Debug Interface Req + output dt_cpu2_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu2_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu2_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu2_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu2_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu2_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu2_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu2_edbgrq_pclk; // External Debug Request + output dt_cpu2_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu2_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu2_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu2_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu2_et_oslock_gclk; // ETM OS Lock + input dt_cpu2_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu2_halt_ack_gclk; // Core Halted + input dt_cpu2_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu2_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu2_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu2_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu2_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu2_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu2_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu2_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu2_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu2_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu2_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu2_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu2_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu2_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu2_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu2_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + output dt_cpu3_dbif_req_pclk; // Debug Interface Req + output dt_cpu3_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu3_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu3_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu3_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu3_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu3_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu3_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu3_edbgrq_pclk; // External Debug Request + output dt_cpu3_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu3_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu3_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu3_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu3_et_oslock_gclk; // ETM OS Lock + input dt_cpu3_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu3_halt_ack_gclk; // Core Halted + input dt_cpu3_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu3_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu3_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu3_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu3_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu3_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu3_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu3_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu3_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu3_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu3_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu3_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu3_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu3_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu3_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu3_noclkstop_pclk; // force CPU clock on from DT-PCLK +// END DT-CPU interface + +//----------------------------------------------------------------------------- +// CK interface +//----------------------------------------------------------------------------- +// BEGIN CK-CPU interface + input ds_cpu0_reset_req; // Warm Reset request + input ds_cpu0_wfi_req; // WFI request + input ds_cpu0_wfe_req; // WFI request + input ds_cpu0_flush; // flush for exception rtn + input [5:0] ds_cpu0_flush_type; // flush type + input ds_cpu0_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu0_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu0_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu0_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu0_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu0_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu0_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu0_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu0_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu0_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu0_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu0_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu0_hcr_va; // virtual abort + input ds_cpu0_hcr_vi; // virtual IRQ + input ds_cpu0_hcr_vf; // virtual FIQ + input [2:0] ds_cpu0_cpuectlr_ret; // CPU Retention control + output ck_cpu0_event_reg; // WFE event reg + output ck_cpu0_wfi_ack; // WFI acknowledge to DS + output ck_cpu0_wfe_ack; // WFE acknowledge to DS + output ck_cpu0_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu1_reset_req; // Warm Reset request + input ds_cpu1_wfi_req; // WFI request + input ds_cpu1_wfe_req; // WFI request + input ds_cpu1_flush; // flush for exception rtn + input [5:0] ds_cpu1_flush_type; // flush type + input ds_cpu1_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu1_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu1_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu1_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu1_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu1_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu1_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu1_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu1_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu1_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu1_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu1_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu1_hcr_va; // virtual abort + input ds_cpu1_hcr_vi; // virtual IRQ + input ds_cpu1_hcr_vf; // virtual FIQ + input [2:0] ds_cpu1_cpuectlr_ret; // CPU Retention control + output ck_cpu1_event_reg; // WFE event reg + output ck_cpu1_wfi_ack; // WFI acknowledge to DS + output ck_cpu1_wfe_ack; // WFE acknowledge to DS + output ck_cpu1_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu2_reset_req; // Warm Reset request + input ds_cpu2_wfi_req; // WFI request + input ds_cpu2_wfe_req; // WFI request + input ds_cpu2_flush; // flush for exception rtn + input [5:0] ds_cpu2_flush_type; // flush type + input ds_cpu2_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu2_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu2_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu2_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu2_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu2_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu2_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu2_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu2_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu2_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu2_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu2_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu2_hcr_va; // virtual abort + input ds_cpu2_hcr_vi; // virtual IRQ + input ds_cpu2_hcr_vf; // virtual FIQ + input [2:0] ds_cpu2_cpuectlr_ret; // CPU Retention control + output ck_cpu2_event_reg; // WFE event reg + output ck_cpu2_wfi_ack; // WFI acknowledge to DS + output ck_cpu2_wfe_ack; // WFE acknowledge to DS + output ck_cpu2_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu3_reset_req; // Warm Reset request + input ds_cpu3_wfi_req; // WFI request + input ds_cpu3_wfe_req; // WFI request + input ds_cpu3_flush; // flush for exception rtn + input [5:0] ds_cpu3_flush_type; // flush type + input ds_cpu3_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu3_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu3_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu3_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu3_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu3_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu3_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu3_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu3_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu3_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu3_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu3_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu3_hcr_va; // virtual abort + input ds_cpu3_hcr_vi; // virtual IRQ + input ds_cpu3_hcr_vf; // virtual FIQ + input [2:0] ds_cpu3_cpuectlr_ret; // CPU Retention control + output ck_cpu3_event_reg; // WFE event reg + output ck_cpu3_wfi_ack; // WFI acknowledge to DS + output ck_cpu3_wfe_ack; // WFE acknowledge to DS + output ck_cpu3_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ls_cpu0_clrexmon; // LS global exclusive monitor + input ls_cpu1_clrexmon; // LS global exclusive monitor + input ls_cpu2_clrexmon; // LS global exclusive monitor + input ls_cpu3_clrexmon; // LS global exclusive monitor + +// END CK-CPU interface + + output [`MAIA_CN:0] ck_gclkt; + + + + // wires + wire STANDBYWFIL2; + wire ck_areset_l2; + wire ck_cpu0_areset_l2cpu; + wire ck_cpu0_areset_l2dt; + wire ck_cpu0_commrx; + wire ck_cpu0_commtx; + wire ck_cpu0_crcx_clk_en_n_ic; + wire ck_cpu0_dbgnopwrdwn; + wire ck_cpu0_dbgrstreq; + wire ck_cpu0_dt_standbywfx; + wire ck_cpu0_dt_wfx_ack; + wire ck_cpu0_l2_standbywfi; + wire ck_cpu0_l2_standbywfx; + wire ck_cpu0_ncommirq; + wire ck_cpu0_npmuirq; + wire ck_cpu0_poreset_status; + wire ck_cpu0_reset1_n_l2cpu; + wire ck_cpu0_reset1_n_l2dt; + wire ck_cpu1_areset_l2cpu; + wire ck_cpu1_areset_l2dt; + wire ck_cpu1_commrx; + wire ck_cpu1_commtx; + wire ck_cpu1_crcx_clk_en_n_ic; + wire ck_cpu1_dbgnopwrdwn; + wire ck_cpu1_dbgrstreq; + wire ck_cpu1_dt_standbywfx; + wire ck_cpu1_dt_wfx_ack; + wire ck_cpu1_l2_standbywfi; + wire ck_cpu1_l2_standbywfx; + wire ck_cpu1_ncommirq; + wire ck_cpu1_npmuirq; + wire ck_cpu1_poreset_status; + wire ck_cpu1_reset1_n_l2cpu; + wire ck_cpu1_reset1_n_l2dt; + wire ck_cpu2_areset_l2cpu; + wire ck_cpu2_areset_l2dt; + wire ck_cpu2_commrx; + wire ck_cpu2_commtx; + wire ck_cpu2_crcx_clk_en_n_ic; + wire ck_cpu2_dbgnopwrdwn; + wire ck_cpu2_dbgrstreq; + wire ck_cpu2_dt_standbywfx; + wire ck_cpu2_dt_wfx_ack; + wire ck_cpu2_l2_standbywfi; + wire ck_cpu2_l2_standbywfx; + wire ck_cpu2_ncommirq; + wire ck_cpu2_npmuirq; + wire ck_cpu2_poreset_status; + wire ck_cpu2_reset1_n_l2cpu; + wire ck_cpu2_reset1_n_l2dt; + wire ck_cpu3_areset_l2cpu; + wire ck_cpu3_areset_l2dt; + wire ck_cpu3_commrx; + wire ck_cpu3_commtx; + wire ck_cpu3_crcx_clk_en_n_ic; + wire ck_cpu3_dbgnopwrdwn; + wire ck_cpu3_dbgrstreq; + wire ck_cpu3_dt_standbywfx; + wire ck_cpu3_dt_wfx_ack; + wire ck_cpu3_l2_standbywfi; + wire ck_cpu3_l2_standbywfx; + wire ck_cpu3_ncommirq; + wire ck_cpu3_npmuirq; + wire ck_cpu3_poreset_status; + wire ck_cpu3_reset1_n_l2cpu; + wire ck_cpu3_reset1_n_l2dt; + wire ck_dt_cpu0_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu0_cti_trigin_1to0_gclk; + wire ck_dt_cpu0_et_oslock_gclk; + wire ck_dt_cpu0_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu0_os_double_lock_gclk; + wire ck_dt_cpu0_pmusnapshot_ack_gclk; + wire ck_dt_cpu0_wfx_dbg_req_gclk; + wire ck_dt_cpu1_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu1_cti_trigin_1to0_gclk; + wire ck_dt_cpu1_et_oslock_gclk; + wire ck_dt_cpu1_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu1_os_double_lock_gclk; + wire ck_dt_cpu1_pmusnapshot_ack_gclk; + wire ck_dt_cpu1_wfx_dbg_req_gclk; + wire ck_dt_cpu2_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu2_cti_trigin_1to0_gclk; + wire ck_dt_cpu2_et_oslock_gclk; + wire ck_dt_cpu2_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu2_os_double_lock_gclk; + wire ck_dt_cpu2_pmusnapshot_ack_gclk; + wire ck_dt_cpu2_wfx_dbg_req_gclk; + wire ck_dt_cpu3_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu3_cti_trigin_1to0_gclk; + wire ck_dt_cpu3_et_oslock_gclk; + wire ck_dt_cpu3_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu3_os_double_lock_gclk; + wire ck_dt_cpu3_pmusnapshot_ack_gclk; + wire ck_dt_cpu3_wfx_dbg_req_gclk; + wire ck_gclkb0; + wire ck_gclkb1; + wire ck_gclkfr; + wire ck_gclkl2; + wire ck_gclktl2; + wire ck_l2_ace_inactive; + wire ck_l2_acp_inactive; + wire ck_l2_logic_clk_en; + wire ck_l2_sky_link_deactivate; + wire ck_l2_tbnk0_clk_en; + wire ck_l2_tbnk1_clk_en; + wire ck_reset1_n_l2; + wire clrexmon_c1; + wire ds_cpu0_ic_aa64naa32_i; + wire [4:0] ds_cpu0_ic_cpsr_mode_i; + wire ds_cpu0_ic_hcr_change_i; + wire ds_cpu0_ic_sample_spr_i; + wire ds_cpu0_ic_scr_change_i; + wire ds_cpu1_ic_aa64naa32_i; + wire [4:0] ds_cpu1_ic_cpsr_mode_i; + wire ds_cpu1_ic_hcr_change_i; + wire ds_cpu1_ic_sample_spr_i; + wire ds_cpu1_ic_scr_change_i; + wire ds_cpu2_ic_aa64naa32_i; + wire [4:0] ds_cpu2_ic_cpsr_mode_i; + wire ds_cpu2_ic_hcr_change_i; + wire ds_cpu2_ic_sample_spr_i; + wire ds_cpu2_ic_scr_change_i; + wire ds_cpu3_ic_aa64naa32_i; + wire [4:0] ds_cpu3_ic_cpsr_mode_i; + wire ds_cpu3_ic_hcr_change_i; + wire ds_cpu3_ic_sample_spr_i; + wire ds_cpu3_ic_scr_change_i; + wire dt_cpu0_apb_active_pclk; + wire dt_cpu0_poreset_status_ack_pclk; + wire dt_cpu0_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu0_wfx_wakeup_pclk; + wire dt_cpu1_apb_active_pclk; + wire dt_cpu1_poreset_status_ack_pclk; + wire dt_cpu1_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu1_wfx_wakeup_pclk; + wire dt_cpu2_apb_active_pclk; + wire dt_cpu2_poreset_status_ack_pclk; + wire dt_cpu2_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu2_wfx_wakeup_pclk; + wire dt_cpu3_apb_active_pclk; + wire dt_cpu3_poreset_status_ack_pclk; + wire dt_cpu3_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu3_wfx_wakeup_pclk; + wire eventi_sev; + wire [`MAIA_CN:0] ic_block_eoi_sgi_wr_o; + wire ic_cpu0_l2_dsb_block; + wire [63:0] ic_cpu0_spr_rd_data; + wire ic_cpu1_l2_dsb_block; + wire [63:0] ic_cpu1_spr_rd_data; + wire ic_cpu2_l2_dsb_block; + wire [63:0] ic_cpu2_spr_rd_data; + wire ic_cpu3_l2_dsb_block; + wire [63:0] ic_cpu3_spr_rd_data; + wire [`MAIA_CN:0] ic_el_change_complete_o; + wire [`MAIA_CN:0] ic_hcr_change_complete_o; + wire [`MAIA_CN:0] ic_ich_el2_tall0_o; + wire [`MAIA_CN:0] ic_ich_el2_tall1_o; + wire [`MAIA_CN:0] ic_ich_el2_tc_o; + wire [`MAIA_CN:0] ic_nfiq_o; + wire [`MAIA_CN:0] ic_nirq_o; + wire [`MAIA_CN:0] ic_nsei_o; + wire [`MAIA_CN:0] ic_nvfiq_o; + wire [`MAIA_CN:0] ic_nvirq_o; + wire [`MAIA_CN:0] ic_nvsei_o; + wire [31:0] ic_p_rdata; + wire ic_p_rdata_valid; + wire ic_p_ready; + wire [`MAIA_CN:0] ic_sample_spr_o; + wire [`MAIA_CN:0] ic_scr_change_complete_o; + wire [`MAIA_CN:0] ic_sra_el1ns_en_o; + wire [`MAIA_CN:0] ic_sra_el1s_en_o; + wire [`MAIA_CN:0] ic_sra_el2_en_o; + wire [`MAIA_CN:0] ic_sra_el3_en_o; + wire [`MAIA_CN:0] ic_sre_el1ns_hyp_trap_o; + wire [`MAIA_CN:0] ic_sre_el1ns_mon_trap_o; + wire [`MAIA_CN:0] ic_sre_el1s_mon_trap_o; + wire [`MAIA_CN:0] ic_sre_el2_mon_trap_o; + wire l2_acp_flsh_rd_cnt_active_glb_l2_dly; + wire l2_acp_flsh_wr_cnt_active_glb_l2_dly; + wire l2_acp_rd_haz_vld_l2_dly_q; + wire l2_acp_wr_haz_vld_l2_dly_q; + wire l2_actlr_disable_b2b_setway_hzd_opt_x2_ns; + wire l2_actlr_disable_setway_opt; + wire l2_actlr_ncpu_rcg_enable; + wire l2_actlr_plru_dynamic; + wire l2_actlr_plru_en; + wire [1:0] l2_actlr_plru_mode; + wire l2_actlr_writeunique_disable; + wire l2_cfg_broadcastinner; + wire l2_cfg_broadcastouter; + wire l2_cpu0_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu0_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu0_snp_active; + wire l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_wr_decerr_q; + wire l2_cpu0_wr_slverr_q; + wire l2_cpu1_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu1_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu1_snp_active; + wire l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_wr_decerr_q; + wire l2_cpu1_wr_slverr_q; + wire l2_cpu2_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu2_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu2_snp_active; + wire l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_wr_decerr_q; + wire l2_cpu2_wr_slverr_q; + wire l2_cpu3_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu3_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu3_snp_active; + wire l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_wr_decerr_q; + wire l2_cpu3_wr_slverr_q; + wire l2_ctlr_x1_wr_q; + wire [9:0] l2_ctlr_x2_ns; + wire l2_idle; + wire [`MAIA_CN:0] l2_mbist1_en_b1; + wire [16:0] l2_mbist2_tbnk0_addr_b1; + wire l2_mbist2_tbnk0_all_b1; + wire [2:0] l2_mbist2_tbnk0_array_b1; + wire [17:0] l2_mbist2_tbnk0_be_b1; + wire l2_mbist2_tbnk0_en_b1; + wire [143:0] l2_mbist2_tbnk0_indata_b1; + wire [143:0] l2_mbist2_tbnk0_outdata_b3; + wire l2_mbist2_tbnk0_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp0_outdata_b2; + wire l2_mbist2_tbnk0_snp0_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp0_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp1_outdata_b2; + wire l2_mbist2_tbnk0_snp1_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp1_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp2_outdata_b2; + wire l2_mbist2_tbnk0_snp2_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp2_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp3_outdata_b2; + wire l2_mbist2_tbnk0_snp3_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp3_sel_b1; + wire l2_mbist2_tbnk0_wr_en_b1; + wire [16:0] l2_mbist2_tbnk1_addr_b1; + wire l2_mbist2_tbnk1_all_b1; + wire [2:0] l2_mbist2_tbnk1_array_b1; + wire [17:0] l2_mbist2_tbnk1_be_b1; + wire l2_mbist2_tbnk1_en_b1; + wire [143:0] l2_mbist2_tbnk1_indata_b1; + wire [143:0] l2_mbist2_tbnk1_outdata_b3; + wire l2_mbist2_tbnk1_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp0_outdata_b2; + wire l2_mbist2_tbnk1_snp0_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp0_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp1_outdata_b2; + wire l2_mbist2_tbnk1_snp1_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp1_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp2_outdata_b2; + wire l2_mbist2_tbnk1_snp2_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp2_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp3_outdata_b2; + wire l2_mbist2_tbnk1_snp3_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp3_sel_b1; + wire l2_mbist2_tbnk1_wr_en_b1; + wire l2_no_ram_acc_nxt_cycle; + wire [13:0] l2_p_addr; + wire [1:0] l2_p_cpu; + wire l2_p_nsecure; + wire [2:0] l2_p_sel; + wire [31:0] l2_p_wdata; + wire l2_p_write; + wire l2_reset3; + wire l2_rstdisable_x1_q; + wire l2_tbnk0_addr44_l3_q; + wire [44:0] l2_tbnk0_addr_l1; + wire [5:2] l2_tbnk0_addr_l6; + wire l2_tbnk0_all_tag_incl_active_l3; + wire l2_tbnk0_asq_cmp_evict_l3_q; + wire l2_tbnk0_asq_full_flsh; + wire l2_tbnk0_asq_nc_so_dev_limit; + wire [2:0] l2_tbnk0_cache_attr_l1; + wire l2_tbnk0_cfg_ecc_en; + wire l2_tbnk0_cmo_setway_l2_inv_incl_l4; + wire l2_tbnk0_cpu0_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu0_hit_l4; + wire l2_tbnk0_cpu0_l2_inv_l4_dly2; + wire l2_tbnk0_cpu0_l2hit_e_l4; + wire l2_tbnk0_cpu0_l2hit_s_l4; + wire l2_tbnk0_cpu0_peq_full_q; + wire l2_tbnk0_cpu0_peq_hit_q; + wire l2_tbnk0_cpu0_peq_self_evict_l3_q; + wire l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu0_rd_access_l4_dly; + wire l2_tbnk0_cpu0_self_evict_l4_dly_q; + wire l2_tbnk0_cpu0_single_ecc_err_l7_q; + wire l2_tbnk0_cpu0_snp_hit_e_l3; + wire l2_tbnk0_cpu0_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu0_snp_setway_addr_l3; + wire l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu0_vld_nxt_l5; + wire l2_tbnk0_cpu0_wr_access_l4_dly; + wire l2_tbnk0_cpu1_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu1_hit_l4; + wire l2_tbnk0_cpu1_l2_inv_l4_dly2; + wire l2_tbnk0_cpu1_l2hit_e_l4; + wire l2_tbnk0_cpu1_l2hit_s_l4; + wire l2_tbnk0_cpu1_peq_full_q; + wire l2_tbnk0_cpu1_peq_hit_q; + wire l2_tbnk0_cpu1_peq_self_evict_l3_q; + wire l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu1_rd_access_l4_dly; + wire l2_tbnk0_cpu1_self_evict_l4_dly_q; + wire l2_tbnk0_cpu1_single_ecc_err_l7_q; + wire l2_tbnk0_cpu1_snp_hit_e_l3; + wire l2_tbnk0_cpu1_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu1_snp_setway_addr_l3; + wire l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu1_vld_nxt_l5; + wire l2_tbnk0_cpu1_wr_access_l4_dly; + wire l2_tbnk0_cpu2_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu2_hit_l4; + wire l2_tbnk0_cpu2_l2_inv_l4_dly2; + wire l2_tbnk0_cpu2_l2hit_e_l4; + wire l2_tbnk0_cpu2_l2hit_s_l4; + wire l2_tbnk0_cpu2_peq_full_q; + wire l2_tbnk0_cpu2_peq_hit_q; + wire l2_tbnk0_cpu2_peq_self_evict_l3_q; + wire l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu2_rd_access_l4_dly; + wire l2_tbnk0_cpu2_self_evict_l4_dly_q; + wire l2_tbnk0_cpu2_single_ecc_err_l7_q; + wire l2_tbnk0_cpu2_snp_hit_e_l3; + wire l2_tbnk0_cpu2_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu2_snp_setway_addr_l3; + wire l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu2_vld_nxt_l5; + wire l2_tbnk0_cpu2_wr_access_l4_dly; + wire l2_tbnk0_cpu3_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu3_hit_l4; + wire l2_tbnk0_cpu3_l2_inv_l4_dly2; + wire l2_tbnk0_cpu3_l2hit_e_l4; + wire l2_tbnk0_cpu3_l2hit_s_l4; + wire l2_tbnk0_cpu3_peq_full_q; + wire l2_tbnk0_cpu3_peq_hit_q; + wire l2_tbnk0_cpu3_peq_self_evict_l3_q; + wire l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu3_rd_access_l4_dly; + wire l2_tbnk0_cpu3_self_evict_l4_dly_q; + wire l2_tbnk0_cpu3_single_ecc_err_l7_q; + wire l2_tbnk0_cpu3_snp_hit_e_l3; + wire l2_tbnk0_cpu3_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu3_snp_setway_addr_l3; + wire l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu3_vld_nxt_l5; + wire l2_tbnk0_cpu3_wr_access_l4_dly; + wire [3:0] l2_tbnk0_cpu_rvalid_init_nxt_l5; + wire [3:0] l2_tbnk0_cpu_rvalid_nxt_l5; + wire [3:0] l2_tbnk0_cpu_snp_hit_e_l4_q; + wire l2_tbnk0_crit_qw_nxt_l5; + wire [143:0] l2_tbnk0_data_corrected_l7_q; + wire [127:0] l2_tbnk0_data_l6; + wire l2_tbnk0_dbg_ram_acc_l5a; + wire [2:0] l2_tbnk0_dbg_ram_acc_unit_nxt; + wire [7:0] l2_tbnk0_dbg_ram_id_nxt_l5; + wire l2_tbnk0_dirty_l1; + wire l2_tbnk0_dirty_l3_q; + wire l2_tbnk0_dis_ns_dbg_arr_acc_x2; + wire l2_tbnk0_double_ecc_err_l7_q; + wire l2_tbnk0_early_rvalid_l4_q; + wire l2_tbnk0_ecc_fixup_blk_arb; + wire l2_tbnk0_ecc_fixup_inprog_dly_q; + wire l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q; + wire [31:0] l2_tbnk0_ecc_syndrome_reg_q; + wire l2_tbnk0_evict_special_hazard_l3_q; + wire l2_tbnk0_evict_special_hazard_rwvic_l3_q; + wire l2_tbnk0_excl_l1; + wire l2_tbnk0_excl_l4_q; + wire [44:6] l2_tbnk0_feq_addr_upd; + wire l2_tbnk0_feq_alloc_failed_l4; + wire l2_tbnk0_feq_axi_wr_vld_not_popped; + wire l2_tbnk0_feq_clr_l4; + wire [15:0] l2_tbnk0_feq_frc_incl_l3a; + wire l2_tbnk0_feq_kill_l3; + wire [4:0] l2_tbnk0_feq_last_id_q; + wire l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3; + wire l2_tbnk0_feq_tbnk_id_update_or_l3; + wire l2_tbnk0_full_miss_l4_q; + wire l2_tbnk0_hit_l4; + wire l2_tbnk0_hit_l7_q; + wire [3:0] l2_tbnk0_hit_way_l4_q; + wire [9:0] l2_tbnk0_id_l1; + wire [9:0] l2_tbnk0_id_l6_q; + wire [9:0] l2_tbnk0_id_nxt_l5; + wire l2_tbnk0_idle; + wire l2_tbnk0_init_req_l1; + wire l2_tbnk0_kill_l2; + wire l2_tbnk0_l2bb_fake_wr_l1; + wire l2_tbnk0_l2bb_wr_l1; + wire l2_tbnk0_l2hit_e_l4; + wire l2_tbnk0_l2hit_s_l4; + wire l2_tbnk0_l2v_s_q; + wire l2_tbnk0_l2v_vld_q; + wire l2_tbnk0_last_qw_l1; + wire l2_tbnk0_last_qw_l6_q; + wire l2_tbnk0_last_qw_nxt_l5; + wire [2:0] l2_tbnk0_lock_l1; + wire [2:0] l2_tbnk0_lock_l4; + wire [32:0] l2_tbnk0_merrsr_data; + wire [9:0] l2_tbnk0_page_attr_l1; + wire l2_tbnk0_partial_dw_wr_l1; + wire l2_tbnk0_pf_cnt_dec_l4_dly; + wire l2_tbnk0_pf_hazard_l3; + wire l2_tbnk0_pf_req_sel_for_fwd_l4; + wire l2_tbnk0_prfm_l1; + wire l2_tbnk0_prfm_nxt_l5; + wire [3:0] l2_tbnk0_prot_l1; + wire [3:0] l2_tbnk0_prot_l4_q; + wire [1:0] l2_tbnk0_qw_cnt_l1; + wire [1:0] l2_tbnk0_qw_cnt_l3_q; + wire l2_tbnk0_raw_hit_l4_q; + wire [2:0] l2_tbnk0_rbufid_nxt_l5; + wire l2_tbnk0_rd_en_nxt_l5; + wire l2_tbnk0_rd_fail_hazchk_feq_l3; + wire l2_tbnk0_rwvic_axi_read_err_l1; + wire l2_tbnk0_rwvic_axi_read_err_l3_q; + wire l2_tbnk0_rwvic_ccb_dirty_l6_q; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l1; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l3_q; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l6_q; + wire [3:0] l2_tbnk0_rwvic_ccb_way_l1; + wire l2_tbnk0_rwvic_cmo_clean_l1; + wire l2_tbnk0_rwvic_cmo_inv_l1; + wire l2_tbnk0_rwvic_cmo_inv_l7_q; + wire l2_tbnk0_rwvic_cmo_l7_q; + wire l2_tbnk0_rwvic_cmo_pou_l1; + wire l2_tbnk0_rwvic_cmo_pou_l6_q; + wire l2_tbnk0_rwvic_cmo_setway_l1; + wire l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1; + wire l2_tbnk0_rwvic_cmo_setway_ls_l6_q; + wire [2:0] l2_tbnk0_rwvic_cpu_fb_id_l1; + wire [3:0] l2_tbnk0_rwvic_cpu_id_dcd_l1; + wire l2_tbnk0_rwvic_ddi_l6_q; + wire l2_tbnk0_rwvic_feq_cmp_l3_q; + wire l2_tbnk0_rwvic_frc_l2hit_fwd_l1; + wire l2_tbnk0_rwvic_l2hit_e_l1; + wire l2_tbnk0_rwvic_l2hit_e_l3_q; + wire l2_tbnk0_rwvic_l2hit_e_l7_q; + wire l2_tbnk0_rwvic_l2v_dirty_l7_q; + wire [3:0] l2_tbnk0_rwvic_l2v_page_attr_l7_q; + wire l2_tbnk0_rwvic_l2v_vld_l6_q; + wire l2_tbnk0_rwvic_mesi_sh_l1; + wire l2_tbnk0_rwvic_non_snp_fail_hazchk_l3; + wire [2:0] l2_tbnk0_rwvic_owner_l1; + wire [2:0] l2_tbnk0_rwvic_owner_l7_q; + wire l2_tbnk0_rwvic_rd_type_l6_q; + wire l2_tbnk0_rwvic_snp_clr_dirty_l1; + wire l2_tbnk0_rwvic_snp_inv_l1; + wire l2_tbnk0_rwvic_snp_l1; + wire l2_tbnk0_rwvic_snp_l3_q; + wire l2_tbnk0_rwvic_snp_l6_q; + wire l2_tbnk0_rwvic_tag_wr_l0; + wire [3:0] l2_tbnk0_rwvic_type_l1; + wire l2_tbnk0_rwvic_wa_l1; + wire l2_tbnk0_rwvic_wa_l6_q; + wire [13:0] l2_tbnk0_sel_l1; + wire [2:0] l2_tbnk0_size_l1; + wire [2:0] l2_tbnk0_size_l4_q; + wire l2_tbnk0_snp_byp_peq_haz_pending_q; + wire l2_tbnk0_snp_dvm_cmpl_l1; + wire l2_tbnk0_snp_hit_e_l4_q; + wire l2_tbnk0_snp_hit_feq_evict_l4_dly; + wire l2_tbnk0_snp_hit_s_l4_q; + wire [4:0] l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q; + wire [7:0] l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q; + wire [7:0] l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q; + wire [44:7] l2_tbnk0_snp_tag_wr_l2_hit_addr_l1; + wire [1:0] l2_tbnk0_snp_tag_wr_l2_hit_state_l1; + wire l2_tbnk0_snp_tag_wr_l2_hit_way_l1; + wire l2_tbnk0_special_evict_hazard_l3; + wire l2_tbnk0_special_hazard_l3_q; + wire l2_tbnk0_sync_l1; + wire l2_tbnk0_tag_ecc_dbl_rmw_wr_l1; + wire l2_tbnk0_tag_ecc_err_cpu0_l4; + wire l2_tbnk0_tag_ecc_err_cpu1_l4; + wire l2_tbnk0_tag_ecc_err_cpu2_l4; + wire l2_tbnk0_tag_ecc_err_cpu3_l4; + wire l2_tbnk0_tag_ecc_err_l4; + wire [6:0] l2_tbnk0_type_l1; + wire [1:0] l2_tbnk0_ulen_l1; + wire [1:0] l2_tbnk0_ulen_l4_q; + wire l2_tbnk0_vld_init_l6_q; + wire l2_tbnk0_vld_l6_q; + wire l2_tbnk0_way_l1; + wire l2_tbnk0_way_l4_q; + wire l2_tbnk0_way_nxt_l3a; + wire [143:0] l2_tbnk0_wr_data_l3; + wire [127:0] l2_tbnk0_wr_data_l3a_q; + wire l2_tbnk0_wr_data_l4_en; + wire l2_tbnk0_wr_err_l1; + wire l2_tbnk0_wr_fail_feq_full_l3; + wire l2_tbnk0_wr_fail_hazchk_feq_l3; + wire [11:0] l2_tbnk0_wr_non_crit_id_l1; + wire [11:0] l2_tbnk0_wr_non_crit_id_l4_q; + wire [15:0] l2_tbnk0_wr_strb_mask_l3a_q; + wire l2_tbnk1_addr44_l3_q; + wire [44:0] l2_tbnk1_addr_l1; + wire [5:2] l2_tbnk1_addr_l6; + wire l2_tbnk1_all_tag_incl_active_l3; + wire l2_tbnk1_asq_cmp_evict_l3_q; + wire l2_tbnk1_asq_full_flsh; + wire l2_tbnk1_asq_nc_so_dev_limit; + wire [2:0] l2_tbnk1_cache_attr_l1; + wire l2_tbnk1_cfg_ecc_en; + wire l2_tbnk1_cmo_setway_l2_inv_incl_l4; + wire l2_tbnk1_cpu0_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu0_hit_l4; + wire l2_tbnk1_cpu0_l2_inv_l4_dly2; + wire l2_tbnk1_cpu0_l2hit_e_l4; + wire l2_tbnk1_cpu0_l2hit_s_l4; + wire l2_tbnk1_cpu0_peq_full_q; + wire l2_tbnk1_cpu0_peq_hit_q; + wire l2_tbnk1_cpu0_peq_self_evict_l3_q; + wire l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu0_rd_access_l4_dly; + wire l2_tbnk1_cpu0_self_evict_l4_dly_q; + wire l2_tbnk1_cpu0_single_ecc_err_l7_q; + wire l2_tbnk1_cpu0_snp_hit_e_l3; + wire l2_tbnk1_cpu0_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu0_snp_setway_addr_l3; + wire l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu0_vld_nxt_l5; + wire l2_tbnk1_cpu0_wr_access_l4_dly; + wire l2_tbnk1_cpu1_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu1_hit_l4; + wire l2_tbnk1_cpu1_l2_inv_l4_dly2; + wire l2_tbnk1_cpu1_l2hit_e_l4; + wire l2_tbnk1_cpu1_l2hit_s_l4; + wire l2_tbnk1_cpu1_peq_full_q; + wire l2_tbnk1_cpu1_peq_hit_q; + wire l2_tbnk1_cpu1_peq_self_evict_l3_q; + wire l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu1_rd_access_l4_dly; + wire l2_tbnk1_cpu1_self_evict_l4_dly_q; + wire l2_tbnk1_cpu1_single_ecc_err_l7_q; + wire l2_tbnk1_cpu1_snp_hit_e_l3; + wire l2_tbnk1_cpu1_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu1_snp_setway_addr_l3; + wire l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu1_vld_nxt_l5; + wire l2_tbnk1_cpu1_wr_access_l4_dly; + wire l2_tbnk1_cpu2_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu2_hit_l4; + wire l2_tbnk1_cpu2_l2_inv_l4_dly2; + wire l2_tbnk1_cpu2_l2hit_e_l4; + wire l2_tbnk1_cpu2_l2hit_s_l4; + wire l2_tbnk1_cpu2_peq_full_q; + wire l2_tbnk1_cpu2_peq_hit_q; + wire l2_tbnk1_cpu2_peq_self_evict_l3_q; + wire l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu2_rd_access_l4_dly; + wire l2_tbnk1_cpu2_self_evict_l4_dly_q; + wire l2_tbnk1_cpu2_single_ecc_err_l7_q; + wire l2_tbnk1_cpu2_snp_hit_e_l3; + wire l2_tbnk1_cpu2_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu2_snp_setway_addr_l3; + wire l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu2_vld_nxt_l5; + wire l2_tbnk1_cpu2_wr_access_l4_dly; + wire l2_tbnk1_cpu3_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu3_hit_l4; + wire l2_tbnk1_cpu3_l2_inv_l4_dly2; + wire l2_tbnk1_cpu3_l2hit_e_l4; + wire l2_tbnk1_cpu3_l2hit_s_l4; + wire l2_tbnk1_cpu3_peq_full_q; + wire l2_tbnk1_cpu3_peq_hit_q; + wire l2_tbnk1_cpu3_peq_self_evict_l3_q; + wire l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu3_rd_access_l4_dly; + wire l2_tbnk1_cpu3_self_evict_l4_dly_q; + wire l2_tbnk1_cpu3_single_ecc_err_l7_q; + wire l2_tbnk1_cpu3_snp_hit_e_l3; + wire l2_tbnk1_cpu3_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu3_snp_setway_addr_l3; + wire l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu3_vld_nxt_l5; + wire l2_tbnk1_cpu3_wr_access_l4_dly; + wire [3:0] l2_tbnk1_cpu_rvalid_init_nxt_l5; + wire [3:0] l2_tbnk1_cpu_rvalid_nxt_l5; + wire [3:0] l2_tbnk1_cpu_snp_hit_e_l4_q; + wire l2_tbnk1_crit_qw_nxt_l5; + wire [143:0] l2_tbnk1_data_corrected_l7_q; + wire [127:0] l2_tbnk1_data_l6; + wire l2_tbnk1_dbg_ram_acc_l5a; + wire [2:0] l2_tbnk1_dbg_ram_acc_unit_nxt; + wire [7:0] l2_tbnk1_dbg_ram_id_nxt_l5; + wire l2_tbnk1_dirty_l1; + wire l2_tbnk1_dirty_l3_q; + wire l2_tbnk1_dis_ns_dbg_arr_acc_x2; + wire l2_tbnk1_double_ecc_err_l7_q; + wire l2_tbnk1_early_rvalid_l4_q; + wire l2_tbnk1_ecc_fixup_blk_arb; + wire l2_tbnk1_ecc_fixup_inprog_dly_q; + wire l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q; + wire [31:0] l2_tbnk1_ecc_syndrome_reg_q; + wire l2_tbnk1_evict_special_hazard_l3_q; + wire l2_tbnk1_evict_special_hazard_rwvic_l3_q; + wire l2_tbnk1_excl_l1; + wire l2_tbnk1_excl_l4_q; + wire [44:6] l2_tbnk1_feq_addr_upd; + wire l2_tbnk1_feq_alloc_failed_l4; + wire l2_tbnk1_feq_axi_wr_vld_not_popped; + wire l2_tbnk1_feq_clr_l4; + wire [15:0] l2_tbnk1_feq_frc_incl_l3a; + wire l2_tbnk1_feq_kill_l3; + wire [4:0] l2_tbnk1_feq_last_id_q; + wire l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3; + wire l2_tbnk1_feq_tbnk_id_update_or_l3; + wire l2_tbnk1_full_miss_l4_q; + wire l2_tbnk1_hit_l4; + wire l2_tbnk1_hit_l7_q; + wire [3:0] l2_tbnk1_hit_way_l4_q; + wire [9:0] l2_tbnk1_id_l1; + wire [9:0] l2_tbnk1_id_l6_q; + wire [9:0] l2_tbnk1_id_nxt_l5; + wire l2_tbnk1_idle; + wire l2_tbnk1_init_req_l1; + wire l2_tbnk1_kill_l2; + wire l2_tbnk1_l2bb_fake_wr_l1; + wire l2_tbnk1_l2bb_wr_l1; + wire l2_tbnk1_l2hit_e_l4; + wire l2_tbnk1_l2hit_s_l4; + wire l2_tbnk1_l2v_s_q; + wire l2_tbnk1_l2v_vld_q; + wire l2_tbnk1_last_qw_l1; + wire l2_tbnk1_last_qw_l6_q; + wire l2_tbnk1_last_qw_nxt_l5; + wire [2:0] l2_tbnk1_lock_l1; + wire [2:0] l2_tbnk1_lock_l4; + wire [32:0] l2_tbnk1_merrsr_data; + wire [9:0] l2_tbnk1_page_attr_l1; + wire l2_tbnk1_partial_dw_wr_l1; + wire l2_tbnk1_pf_cnt_dec_l4_dly; + wire l2_tbnk1_pf_hazard_l3; + wire l2_tbnk1_pf_req_sel_for_fwd_l4; + wire l2_tbnk1_prfm_l1; + wire l2_tbnk1_prfm_nxt_l5; + wire [3:0] l2_tbnk1_prot_l1; + wire [3:0] l2_tbnk1_prot_l4_q; + wire [1:0] l2_tbnk1_qw_cnt_l1; + wire [1:0] l2_tbnk1_qw_cnt_l3_q; + wire l2_tbnk1_raw_hit_l4_q; + wire [2:0] l2_tbnk1_rbufid_nxt_l5; + wire l2_tbnk1_rd_en_nxt_l5; + wire l2_tbnk1_rd_fail_hazchk_feq_l3; + wire l2_tbnk1_rwvic_axi_read_err_l1; + wire l2_tbnk1_rwvic_axi_read_err_l3_q; + wire l2_tbnk1_rwvic_ccb_dirty_l6_q; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l1; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l3_q; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l6_q; + wire [3:0] l2_tbnk1_rwvic_ccb_way_l1; + wire l2_tbnk1_rwvic_cmo_clean_l1; + wire l2_tbnk1_rwvic_cmo_inv_l1; + wire l2_tbnk1_rwvic_cmo_inv_l7_q; + wire l2_tbnk1_rwvic_cmo_l7_q; + wire l2_tbnk1_rwvic_cmo_pou_l1; + wire l2_tbnk1_rwvic_cmo_pou_l6_q; + wire l2_tbnk1_rwvic_cmo_setway_l1; + wire l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1; + wire l2_tbnk1_rwvic_cmo_setway_ls_l6_q; + wire [2:0] l2_tbnk1_rwvic_cpu_fb_id_l1; + wire [3:0] l2_tbnk1_rwvic_cpu_id_dcd_l1; + wire l2_tbnk1_rwvic_ddi_l6_q; + wire l2_tbnk1_rwvic_feq_cmp_l3_q; + wire l2_tbnk1_rwvic_frc_l2hit_fwd_l1; + wire l2_tbnk1_rwvic_l2hit_e_l1; + wire l2_tbnk1_rwvic_l2hit_e_l3_q; + wire l2_tbnk1_rwvic_l2hit_e_l7_q; + wire l2_tbnk1_rwvic_l2v_dirty_l7_q; + wire [3:0] l2_tbnk1_rwvic_l2v_page_attr_l7_q; + wire l2_tbnk1_rwvic_l2v_vld_l6_q; + wire l2_tbnk1_rwvic_mesi_sh_l1; + wire l2_tbnk1_rwvic_non_snp_fail_hazchk_l3; + wire [2:0] l2_tbnk1_rwvic_owner_l1; + wire [2:0] l2_tbnk1_rwvic_owner_l7_q; + wire l2_tbnk1_rwvic_rd_type_l6_q; + wire l2_tbnk1_rwvic_snp_clr_dirty_l1; + wire l2_tbnk1_rwvic_snp_inv_l1; + wire l2_tbnk1_rwvic_snp_l1; + wire l2_tbnk1_rwvic_snp_l3_q; + wire l2_tbnk1_rwvic_snp_l6_q; + wire l2_tbnk1_rwvic_tag_wr_l0; + wire [3:0] l2_tbnk1_rwvic_type_l1; + wire l2_tbnk1_rwvic_wa_l1; + wire l2_tbnk1_rwvic_wa_l6_q; + wire [13:0] l2_tbnk1_sel_l1; + wire [2:0] l2_tbnk1_size_l1; + wire [2:0] l2_tbnk1_size_l4_q; + wire l2_tbnk1_snp_byp_peq_haz_pending_q; + wire l2_tbnk1_snp_dvm_cmpl_l1; + wire l2_tbnk1_snp_hit_e_l4_q; + wire l2_tbnk1_snp_hit_feq_evict_l4_dly; + wire l2_tbnk1_snp_hit_s_l4_q; + wire [4:0] l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q; + wire [7:0] l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q; + wire [7:0] l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q; + wire [44:7] l2_tbnk1_snp_tag_wr_l2_hit_addr_l1; + wire [1:0] l2_tbnk1_snp_tag_wr_l2_hit_state_l1; + wire l2_tbnk1_snp_tag_wr_l2_hit_way_l1; + wire l2_tbnk1_special_evict_hazard_l3; + wire l2_tbnk1_special_hazard_l3_q; + wire l2_tbnk1_sync_l1; + wire l2_tbnk1_tag_ecc_dbl_rmw_wr_l1; + wire l2_tbnk1_tag_ecc_err_cpu0_l4; + wire l2_tbnk1_tag_ecc_err_cpu1_l4; + wire l2_tbnk1_tag_ecc_err_cpu2_l4; + wire l2_tbnk1_tag_ecc_err_cpu3_l4; + wire l2_tbnk1_tag_ecc_err_l4; + wire [6:0] l2_tbnk1_type_l1; + wire [1:0] l2_tbnk1_ulen_l1; + wire [1:0] l2_tbnk1_ulen_l4_q; + wire l2_tbnk1_vld_init_l6_q; + wire l2_tbnk1_vld_l6_q; + wire l2_tbnk1_way_l1; + wire l2_tbnk1_way_l4_q; + wire l2_tbnk1_way_nxt_l3a; + wire [143:0] l2_tbnk1_wr_data_l3; + wire [127:0] l2_tbnk1_wr_data_l3a_q; + wire l2_tbnk1_wr_data_l4_en; + wire l2_tbnk1_wr_err_l1; + wire l2_tbnk1_wr_fail_feq_full_l3; + wire l2_tbnk1_wr_fail_hazchk_feq_l3; + wire [11:0] l2_tbnk1_wr_non_crit_id_l1; + wire [11:0] l2_tbnk1_wr_non_crit_id_l4_q; + wire [15:0] l2_tbnk1_wr_strb_mask_l3a_q; + wire l2_tbnk_hwrst_done_x2; + wire [13:0] l2_tbnk_hwrst_idx_x1_q; + wire [8:0] tm_cntpct_q; + wire tm_cpu0_event_sev; + wire [63:0] tm_cpu0_spr_rd_data; + wire tm_cpu1_event_sev; + wire [63:0] tm_cpu1_spr_rd_data; + wire tm_cpu2_event_sev; + wire [63:0] tm_cpu2_spr_rd_data; + wire tm_cpu3_event_sev; + wire [63:0] tm_cpu3_spr_rd_data; + wire [63:0] tm_tval_cpu0_spr_rd_data; + wire [63:0] tm_tval_cpu1_spr_rd_data; + wire [63:0] tm_tval_cpu2_spr_rd_data; + wire [63:0] tm_tval_cpu3_spr_rd_data; + + maia_timer utm( // outputs + .nCNTHPIRQ (nCNTHPIRQ[`MAIA_CN:0]), + .nCNTPNSIRQ (nCNTPNSIRQ[`MAIA_CN:0]), + .nCNTPSIRQ (nCNTPSIRQ[`MAIA_CN:0]), + .nCNTVIRQ (nCNTVIRQ[`MAIA_CN:0]), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cpu0_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tm_cpu0_event_sev (tm_cpu0_event_sev), + .tm_cpu0_spr_rd_data (tm_cpu0_spr_rd_data[63:0]), + .tm_cpu1_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cpu1_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tm_cpu1_event_sev (tm_cpu1_event_sev), + .tm_cpu1_spr_rd_data (tm_cpu1_spr_rd_data[63:0]), + .tm_cpu2_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cpu2_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tm_cpu2_event_sev (tm_cpu2_event_sev), + .tm_cpu2_spr_rd_data (tm_cpu2_spr_rd_data[63:0]), + .tm_cpu3_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cpu3_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tm_cpu3_event_sev (tm_cpu3_event_sev), + .tm_cpu3_spr_rd_data (tm_cpu3_spr_rd_data[63:0]), + .tm_tval_cpu0_spr_rd_data (tm_tval_cpu0_spr_rd_data[63:0]), + .tm_tval_cpu1_spr_rd_data (tm_tval_cpu1_spr_rd_data[63:0]), + .tm_tval_cpu2_spr_rd_data (tm_tval_cpu2_spr_rd_data[63:0]), + .tm_tval_cpu3_spr_rd_data (tm_tval_cpu3_spr_rd_data[63:0]), + + // inputs + .CNTCLKEN (CNTCLKEN), + .CNTVALUEB (CNTVALUEB[63:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .ck_areset_l2 (ck_areset_l2), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .eventi_sev (eventi_sev), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable) + ); // utm + + maia_l2_logic_feq20 ul2_logic( // outputs + .ACREADYM (ACREADYM), + .ARADDRM (ARADDRM[43:0]), + .ARBARM (ARBARM[1:0]), + .ARBURSTM (ARBURSTM[1:0]), + .ARCACHEM (ARCACHEM[3:0]), + .ARDOMAINM (ARDOMAINM[1:0]), + .ARIDM (ARIDM[6:0]), + .ARLENM (ARLENM[7:0]), + .ARLOCKM (ARLOCKM), + .ARPROTM (ARPROTM[2:0]), + .ARREADYS (ARREADYS), + .ARSIZEM (ARSIZEM[2:0]), + .ARSNOOPM (ARSNOOPM[3:0]), + .ARVALIDM (ARVALIDM), + .AWADDRM (AWADDRM[43:0]), + .AWBARM (AWBARM[1:0]), + .AWBURSTM (AWBURSTM[1:0]), + .AWCACHEM (AWCACHEM[3:0]), + .AWDOMAINM (AWDOMAINM[1:0]), + .AWIDM (AWIDM[6:0]), + .AWLENM (AWLENM[7:0]), + .AWLOCKM (AWLOCKM), + .AWPROTM (AWPROTM[2:0]), + .AWREADYS (AWREADYS), + .AWSIZEM (AWSIZEM[2:0]), + .AWSNOOPM (AWSNOOPM[2:0]), + .AWUNIQUEM (AWUNIQUEM), + .AWVALIDM (AWVALIDM), + .BIDS (BIDS[4:0]), + .BREADYM (BREADYM), + .BRESPS (BRESPS[1:0]), + .BVALIDS (BVALIDS), + .CDDATAM (CDDATAM[127:0]), + .CDLASTM (CDLASTM), + .CDVALIDM (CDVALIDM), + .CRRESPM (CRRESPM[4:0]), + .CRVALIDM (CRVALIDM), + .L2FLUSHDONE (L2FLUSHDONE), + .L2QACCEPTn (L2QACCEPTn), + .L2QACTIVE (L2QACTIVE), + .L2QDENY (L2QDENY), + .RACKM (RACKM), + .RDATAS (RDATAS[127:0]), + .RDMEMATTR (RDMEMATTR[7:0]), + .RIDS (RIDS[4:0]), + .RLASTS (RLASTS), + .RREADYM (RREADYM), + .RRESPS (RRESPS[1:0]), + .RVALIDS (RVALIDS), + .WACKM (WACKM), + .WDATAM (WDATAM[127:0]), + .WIDM (WIDM[6:0]), + .WLASTM (WLASTM), + .WREADYS (WREADYS), + .WRMEMATTR (WRMEMATTR[7:0]), + .WSTRBM (WSTRBM[15:0]), + .WVALIDM (WVALIDM), + .ck_areset_l2 (ck_areset_l2), + .ck_l2_logic_clk_en (ck_l2_logic_clk_en), + .ck_l2_tbnk0_clk_en (ck_l2_tbnk0_clk_en), + .ck_l2_tbnk1_clk_en (ck_l2_tbnk1_clk_en), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu0_barrier_done (l2_cpu0_barrier_done), + .l2_cpu0_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu0_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu0_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu0_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu0_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu0_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu0_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu0_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu0_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu0_ddbl_ecc_err_r3 (l2_cpu0_ddbl_ecc_err_r3), + .l2_cpu0_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu0_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu0_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu0_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu0_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu0_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu0_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu0_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu0_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu0_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu0_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu0_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu0_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu0_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu0_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu0_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu0_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu0_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu0_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu0_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu0_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu0_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu0_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu0_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu0_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu0_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu0_idbl_ecc_err_r3 (l2_cpu0_idbl_ecc_err_r3), + .l2_cpu0_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu0_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu0_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu0_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu0_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu0_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu0_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu0_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu0_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu0_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu0_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu0_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu0_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu0_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu0_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu0_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu0_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu0_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu0_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu0_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu0_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu0_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu0_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu0_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu0_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu0_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu0_rd_arb (l2_cpu0_rd_arb), + .l2_cpu0_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu0_rexfail (l2_cpu0_rexfail), + .l2_cpu0_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu0_rvalid (l2_cpu0_rvalid), + .l2_cpu0_snp_active (l2_cpu0_snp_active), + .l2_cpu0_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu0_spec_valid (l2_cpu0_spec_valid), + .l2_cpu0_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu0_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu0_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu0_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu0_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu0_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu0_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu0_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu0_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu0_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu0_wr_arb (l2_cpu0_wr_arb), + .l2_cpu0_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu0_wr_decerr_q (l2_cpu0_wr_decerr_q), + .l2_cpu0_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu0_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu0_wr_slverr_q (l2_cpu0_wr_slverr_q), + .l2_cpu0_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu0_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_cpu1_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu1_barrier_done (l2_cpu1_barrier_done), + .l2_cpu1_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu1_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu1_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu1_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu1_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu1_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu1_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu1_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu1_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu1_ddbl_ecc_err_r3 (l2_cpu1_ddbl_ecc_err_r3), + .l2_cpu1_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu1_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu1_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu1_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu1_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu1_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu1_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu1_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu1_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu1_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu1_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu1_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu1_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu1_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu1_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu1_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu1_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu1_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu1_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu1_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu1_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu1_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu1_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu1_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu1_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu1_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu1_idbl_ecc_err_r3 (l2_cpu1_idbl_ecc_err_r3), + .l2_cpu1_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu1_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu1_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu1_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu1_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu1_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu1_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu1_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu1_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu1_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu1_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu1_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu1_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu1_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu1_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu1_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu1_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu1_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu1_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu1_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu1_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu1_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu1_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu1_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu1_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu1_rd_arb (l2_cpu1_rd_arb), + .l2_cpu1_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu1_rexfail (l2_cpu1_rexfail), + .l2_cpu1_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu1_rvalid (l2_cpu1_rvalid), + .l2_cpu1_snp_active (l2_cpu1_snp_active), + .l2_cpu1_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu1_spec_valid (l2_cpu1_spec_valid), + .l2_cpu1_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu1_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu1_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu1_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu1_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu1_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu1_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu1_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu1_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu1_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu1_wr_arb (l2_cpu1_wr_arb), + .l2_cpu1_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu1_wr_decerr_q (l2_cpu1_wr_decerr_q), + .l2_cpu1_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu1_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu1_wr_slverr_q (l2_cpu1_wr_slverr_q), + .l2_cpu1_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu1_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_cpu2_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu2_barrier_done (l2_cpu2_barrier_done), + .l2_cpu2_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu2_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu2_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu2_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu2_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu2_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu2_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu2_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu2_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu2_ddbl_ecc_err_r3 (l2_cpu2_ddbl_ecc_err_r3), + .l2_cpu2_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu2_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu2_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu2_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu2_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu2_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu2_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu2_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu2_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu2_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu2_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu2_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu2_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu2_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu2_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu2_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu2_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu2_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu2_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu2_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu2_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu2_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu2_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu2_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu2_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu2_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu2_idbl_ecc_err_r3 (l2_cpu2_idbl_ecc_err_r3), + .l2_cpu2_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu2_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu2_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu2_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu2_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu2_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu2_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu2_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu2_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu2_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu2_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu2_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu2_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu2_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu2_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu2_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu2_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu2_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu2_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu2_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu2_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu2_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu2_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu2_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu2_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu2_rd_arb (l2_cpu2_rd_arb), + .l2_cpu2_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu2_rexfail (l2_cpu2_rexfail), + .l2_cpu2_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu2_rvalid (l2_cpu2_rvalid), + .l2_cpu2_snp_active (l2_cpu2_snp_active), + .l2_cpu2_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu2_spec_valid (l2_cpu2_spec_valid), + .l2_cpu2_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu2_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu2_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu2_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu2_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu2_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu2_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu2_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu2_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu2_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu2_wr_arb (l2_cpu2_wr_arb), + .l2_cpu2_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu2_wr_decerr_q (l2_cpu2_wr_decerr_q), + .l2_cpu2_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu2_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu2_wr_slverr_q (l2_cpu2_wr_slverr_q), + .l2_cpu2_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu2_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_cpu3_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu3_barrier_done (l2_cpu3_barrier_done), + .l2_cpu3_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu3_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu3_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu3_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu3_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu3_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu3_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu3_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu3_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu3_ddbl_ecc_err_r3 (l2_cpu3_ddbl_ecc_err_r3), + .l2_cpu3_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu3_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu3_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu3_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu3_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu3_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu3_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu3_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu3_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu3_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu3_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu3_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu3_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu3_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu3_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu3_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu3_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu3_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu3_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu3_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu3_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu3_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu3_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu3_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu3_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu3_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu3_idbl_ecc_err_r3 (l2_cpu3_idbl_ecc_err_r3), + .l2_cpu3_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu3_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu3_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu3_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu3_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu3_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu3_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu3_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu3_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu3_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu3_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu3_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu3_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu3_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu3_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu3_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu3_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu3_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu3_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu3_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu3_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu3_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu3_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu3_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu3_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu3_rd_arb (l2_cpu3_rd_arb), + .l2_cpu3_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu3_rexfail (l2_cpu3_rexfail), + .l2_cpu3_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu3_rvalid (l2_cpu3_rvalid), + .l2_cpu3_snp_active (l2_cpu3_snp_active), + .l2_cpu3_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu3_spec_valid (l2_cpu3_spec_valid), + .l2_cpu3_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu3_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu3_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu3_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu3_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu3_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu3_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu3_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu3_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu3_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu3_wr_arb (l2_cpu3_wr_arb), + .l2_cpu3_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu3_wr_decerr_q (l2_cpu3_wr_decerr_q), + .l2_cpu3_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu3_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu3_wr_slverr_q (l2_cpu3_wr_slverr_q), + .l2_cpu3_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu3_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_idle (l2_idle), + .l2_mbist1_en_b1 (l2_mbist1_en_b1[`MAIA_CN:0]), + .l2_mbist2_tbnk0_snp0_outdata_b2 (l2_mbist2_tbnk0_snp0_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp0_outdata_vld_b2 (l2_mbist2_tbnk0_snp0_outdata_vld_b2), + .l2_mbist2_tbnk0_snp1_outdata_b2 (l2_mbist2_tbnk0_snp1_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp1_outdata_vld_b2 (l2_mbist2_tbnk0_snp1_outdata_vld_b2), + .l2_mbist2_tbnk0_snp2_outdata_b2 (l2_mbist2_tbnk0_snp2_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp2_outdata_vld_b2 (l2_mbist2_tbnk0_snp2_outdata_vld_b2), + .l2_mbist2_tbnk0_snp3_outdata_b2 (l2_mbist2_tbnk0_snp3_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp3_outdata_vld_b2 (l2_mbist2_tbnk0_snp3_outdata_vld_b2), + .l2_mbist2_tbnk1_snp0_outdata_b2 (l2_mbist2_tbnk1_snp0_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp0_outdata_vld_b2 (l2_mbist2_tbnk1_snp0_outdata_vld_b2), + .l2_mbist2_tbnk1_snp1_outdata_b2 (l2_mbist2_tbnk1_snp1_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp1_outdata_vld_b2 (l2_mbist2_tbnk1_snp1_outdata_vld_b2), + .l2_mbist2_tbnk1_snp2_outdata_b2 (l2_mbist2_tbnk1_snp2_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp2_outdata_vld_b2 (l2_mbist2_tbnk1_snp2_outdata_vld_b2), + .l2_mbist2_tbnk1_snp3_outdata_b2 (l2_mbist2_tbnk1_snp3_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp3_outdata_vld_b2 (l2_mbist2_tbnk1_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_p_addr (l2_p_addr[13:0]), + .l2_p_cpu (l2_p_cpu[1:0]), + .l2_p_nsecure (l2_p_nsecure), + .l2_p_sel (l2_p_sel[2:0]), + .l2_p_wdata (l2_p_wdata[31:0]), + .l2_p_write (l2_p_write), + .l2_reset3 (l2_reset3), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_tbnk0_addr_l1 (l2_tbnk0_addr_l1[44:0]), + .l2_tbnk0_asq_cmp_evict_l3_q (l2_tbnk0_asq_cmp_evict_l3_q), + .l2_tbnk0_asq_full_flsh (l2_tbnk0_asq_full_flsh), + .l2_tbnk0_asq_nc_so_dev_limit (l2_tbnk0_asq_nc_so_dev_limit), + .l2_tbnk0_cache_attr_l1 (l2_tbnk0_cache_attr_l1[2:0]), + .l2_tbnk0_cfg_ecc_en (l2_tbnk0_cfg_ecc_en), + .l2_tbnk0_cpu0_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu0_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu0_peq_full_q (l2_tbnk0_cpu0_peq_full_q), + .l2_tbnk0_cpu0_peq_hit_q (l2_tbnk0_cpu0_peq_hit_q), + .l2_tbnk0_cpu0_peq_self_evict_l3_q (l2_tbnk0_cpu0_peq_self_evict_l3_q), + .l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu0_snp_hit_e_l3 (l2_tbnk0_cpu0_snp_hit_e_l3), + .l2_tbnk0_cpu0_snp_hit_s_l3 (l2_tbnk0_cpu0_snp_hit_s_l3), + .l2_tbnk0_cpu0_snp_setway_addr_l3 (l2_tbnk0_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu0_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu0_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu1_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu1_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu1_peq_full_q (l2_tbnk0_cpu1_peq_full_q), + .l2_tbnk0_cpu1_peq_hit_q (l2_tbnk0_cpu1_peq_hit_q), + .l2_tbnk0_cpu1_peq_self_evict_l3_q (l2_tbnk0_cpu1_peq_self_evict_l3_q), + .l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu1_snp_hit_e_l3 (l2_tbnk0_cpu1_snp_hit_e_l3), + .l2_tbnk0_cpu1_snp_hit_s_l3 (l2_tbnk0_cpu1_snp_hit_s_l3), + .l2_tbnk0_cpu1_snp_setway_addr_l3 (l2_tbnk0_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu1_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu1_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu2_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu2_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu2_peq_full_q (l2_tbnk0_cpu2_peq_full_q), + .l2_tbnk0_cpu2_peq_hit_q (l2_tbnk0_cpu2_peq_hit_q), + .l2_tbnk0_cpu2_peq_self_evict_l3_q (l2_tbnk0_cpu2_peq_self_evict_l3_q), + .l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu2_snp_hit_e_l3 (l2_tbnk0_cpu2_snp_hit_e_l3), + .l2_tbnk0_cpu2_snp_hit_s_l3 (l2_tbnk0_cpu2_snp_hit_s_l3), + .l2_tbnk0_cpu2_snp_setway_addr_l3 (l2_tbnk0_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu2_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu2_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu3_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu3_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu3_peq_full_q (l2_tbnk0_cpu3_peq_full_q), + .l2_tbnk0_cpu3_peq_hit_q (l2_tbnk0_cpu3_peq_hit_q), + .l2_tbnk0_cpu3_peq_self_evict_l3_q (l2_tbnk0_cpu3_peq_self_evict_l3_q), + .l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu3_snp_hit_e_l3 (l2_tbnk0_cpu3_snp_hit_e_l3), + .l2_tbnk0_cpu3_snp_hit_s_l3 (l2_tbnk0_cpu3_snp_hit_s_l3), + .l2_tbnk0_cpu3_snp_setway_addr_l3 (l2_tbnk0_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu3_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu3_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_dirty_l1 (l2_tbnk0_dirty_l1), + .l2_tbnk0_dis_ns_dbg_arr_acc_x2 (l2_tbnk0_dis_ns_dbg_arr_acc_x2), + .l2_tbnk0_excl_l1 (l2_tbnk0_excl_l1), + .l2_tbnk0_feq_alloc_failed_l4 (l2_tbnk0_feq_alloc_failed_l4), + .l2_tbnk0_feq_axi_wr_vld_not_popped (l2_tbnk0_feq_axi_wr_vld_not_popped), + .l2_tbnk0_feq_frc_incl_l3a (l2_tbnk0_feq_frc_incl_l3a[15:0]), + .l2_tbnk0_feq_kill_l3 (l2_tbnk0_feq_kill_l3), + .l2_tbnk0_feq_last_id_q (l2_tbnk0_feq_last_id_q[4:0]), + .l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk0_feq_tbnk_id_update_or_l3 (l2_tbnk0_feq_tbnk_id_update_or_l3), + .l2_tbnk0_id_l1 (l2_tbnk0_id_l1[9:0]), + .l2_tbnk0_init_req_l1 (l2_tbnk0_init_req_l1), + .l2_tbnk0_kill_l2 (l2_tbnk0_kill_l2), + .l2_tbnk0_l2bb_fake_wr_l1 (l2_tbnk0_l2bb_fake_wr_l1), + .l2_tbnk0_l2bb_wr_l1 (l2_tbnk0_l2bb_wr_l1), + .l2_tbnk0_last_qw_l1 (l2_tbnk0_last_qw_l1), + .l2_tbnk0_lock_l1 (l2_tbnk0_lock_l1[2:0]), + .l2_tbnk0_page_attr_l1 (l2_tbnk0_page_attr_l1[9:0]), + .l2_tbnk0_partial_dw_wr_l1 (l2_tbnk0_partial_dw_wr_l1), + .l2_tbnk0_pf_hazard_l3 (l2_tbnk0_pf_hazard_l3), + .l2_tbnk0_prfm_l1 (l2_tbnk0_prfm_l1), + .l2_tbnk0_prot_l1 (l2_tbnk0_prot_l1[3:0]), + .l2_tbnk0_qw_cnt_l1 (l2_tbnk0_qw_cnt_l1[1:0]), + .l2_tbnk0_rd_fail_hazchk_feq_l3 (l2_tbnk0_rd_fail_hazchk_feq_l3), + .l2_tbnk0_rwvic_axi_read_err_l1 (l2_tbnk0_rwvic_axi_read_err_l1), + .l2_tbnk0_rwvic_ccb_ls_xfer_l1 (l2_tbnk0_rwvic_ccb_ls_xfer_l1), + .l2_tbnk0_rwvic_ccb_way_l1 (l2_tbnk0_rwvic_ccb_way_l1[3:0]), + .l2_tbnk0_rwvic_cmo_clean_l1 (l2_tbnk0_rwvic_cmo_clean_l1), + .l2_tbnk0_rwvic_cmo_inv_l1 (l2_tbnk0_rwvic_cmo_inv_l1), + .l2_tbnk0_rwvic_cmo_pou_l1 (l2_tbnk0_rwvic_cmo_pou_l1), + .l2_tbnk0_rwvic_cmo_setway_l1 (l2_tbnk0_rwvic_cmo_setway_l1), + .l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk0_rwvic_cpu_fb_id_l1 (l2_tbnk0_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk0_rwvic_cpu_id_dcd_l1 (l2_tbnk0_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk0_rwvic_feq_cmp_l3_q (l2_tbnk0_rwvic_feq_cmp_l3_q), + .l2_tbnk0_rwvic_frc_l2hit_fwd_l1 (l2_tbnk0_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk0_rwvic_l2hit_e_l1 (l2_tbnk0_rwvic_l2hit_e_l1), + .l2_tbnk0_rwvic_mesi_sh_l1 (l2_tbnk0_rwvic_mesi_sh_l1), + .l2_tbnk0_rwvic_owner_l1 (l2_tbnk0_rwvic_owner_l1[2:0]), + .l2_tbnk0_rwvic_snp_clr_dirty_l1 (l2_tbnk0_rwvic_snp_clr_dirty_l1), + .l2_tbnk0_rwvic_snp_inv_l1 (l2_tbnk0_rwvic_snp_inv_l1), + .l2_tbnk0_rwvic_snp_l1 (l2_tbnk0_rwvic_snp_l1), + .l2_tbnk0_rwvic_type_l1 (l2_tbnk0_rwvic_type_l1[3:0]), + .l2_tbnk0_rwvic_wa_l1 (l2_tbnk0_rwvic_wa_l1), + .l2_tbnk0_sel_l1 (l2_tbnk0_sel_l1[13:0]), + .l2_tbnk0_size_l1 (l2_tbnk0_size_l1[2:0]), + .l2_tbnk0_snp_byp_peq_haz_pending_q (l2_tbnk0_snp_byp_peq_haz_pending_q), + .l2_tbnk0_snp_dvm_cmpl_l1 (l2_tbnk0_snp_dvm_cmpl_l1), + .l2_tbnk0_snp_hit_feq_evict_l4_dly (l2_tbnk0_snp_hit_feq_evict_l4_dly), + .l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk0_sync_l1 (l2_tbnk0_sync_l1), + .l2_tbnk0_type_l1 (l2_tbnk0_type_l1[6:0]), + .l2_tbnk0_ulen_l1 (l2_tbnk0_ulen_l1[1:0]), + .l2_tbnk0_way_l1 (l2_tbnk0_way_l1), + .l2_tbnk0_wr_data_l3a_q (l2_tbnk0_wr_data_l3a_q[127:0]), + .l2_tbnk0_wr_err_l1 (l2_tbnk0_wr_err_l1), + .l2_tbnk0_wr_fail_feq_full_l3 (l2_tbnk0_wr_fail_feq_full_l3), + .l2_tbnk0_wr_fail_hazchk_feq_l3 (l2_tbnk0_wr_fail_hazchk_feq_l3), + .l2_tbnk0_wr_non_crit_id_l1 (l2_tbnk0_wr_non_crit_id_l1[11:0]), + .l2_tbnk0_wr_strb_mask_l3a_q (l2_tbnk0_wr_strb_mask_l3a_q[15:0]), + .l2_tbnk1_addr_l1 (l2_tbnk1_addr_l1[44:0]), + .l2_tbnk1_asq_cmp_evict_l3_q (l2_tbnk1_asq_cmp_evict_l3_q), + .l2_tbnk1_asq_full_flsh (l2_tbnk1_asq_full_flsh), + .l2_tbnk1_asq_nc_so_dev_limit (l2_tbnk1_asq_nc_so_dev_limit), + .l2_tbnk1_cache_attr_l1 (l2_tbnk1_cache_attr_l1[2:0]), + .l2_tbnk1_cfg_ecc_en (l2_tbnk1_cfg_ecc_en), + .l2_tbnk1_cpu0_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu0_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu0_peq_full_q (l2_tbnk1_cpu0_peq_full_q), + .l2_tbnk1_cpu0_peq_hit_q (l2_tbnk1_cpu0_peq_hit_q), + .l2_tbnk1_cpu0_peq_self_evict_l3_q (l2_tbnk1_cpu0_peq_self_evict_l3_q), + .l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu0_snp_hit_e_l3 (l2_tbnk1_cpu0_snp_hit_e_l3), + .l2_tbnk1_cpu0_snp_hit_s_l3 (l2_tbnk1_cpu0_snp_hit_s_l3), + .l2_tbnk1_cpu0_snp_setway_addr_l3 (l2_tbnk1_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu0_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu0_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu1_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu1_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu1_peq_full_q (l2_tbnk1_cpu1_peq_full_q), + .l2_tbnk1_cpu1_peq_hit_q (l2_tbnk1_cpu1_peq_hit_q), + .l2_tbnk1_cpu1_peq_self_evict_l3_q (l2_tbnk1_cpu1_peq_self_evict_l3_q), + .l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu1_snp_hit_e_l3 (l2_tbnk1_cpu1_snp_hit_e_l3), + .l2_tbnk1_cpu1_snp_hit_s_l3 (l2_tbnk1_cpu1_snp_hit_s_l3), + .l2_tbnk1_cpu1_snp_setway_addr_l3 (l2_tbnk1_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu1_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu1_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu2_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu2_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu2_peq_full_q (l2_tbnk1_cpu2_peq_full_q), + .l2_tbnk1_cpu2_peq_hit_q (l2_tbnk1_cpu2_peq_hit_q), + .l2_tbnk1_cpu2_peq_self_evict_l3_q (l2_tbnk1_cpu2_peq_self_evict_l3_q), + .l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu2_snp_hit_e_l3 (l2_tbnk1_cpu2_snp_hit_e_l3), + .l2_tbnk1_cpu2_snp_hit_s_l3 (l2_tbnk1_cpu2_snp_hit_s_l3), + .l2_tbnk1_cpu2_snp_setway_addr_l3 (l2_tbnk1_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu2_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu2_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu3_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu3_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu3_peq_full_q (l2_tbnk1_cpu3_peq_full_q), + .l2_tbnk1_cpu3_peq_hit_q (l2_tbnk1_cpu3_peq_hit_q), + .l2_tbnk1_cpu3_peq_self_evict_l3_q (l2_tbnk1_cpu3_peq_self_evict_l3_q), + .l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu3_snp_hit_e_l3 (l2_tbnk1_cpu3_snp_hit_e_l3), + .l2_tbnk1_cpu3_snp_hit_s_l3 (l2_tbnk1_cpu3_snp_hit_s_l3), + .l2_tbnk1_cpu3_snp_setway_addr_l3 (l2_tbnk1_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu3_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu3_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_dirty_l1 (l2_tbnk1_dirty_l1), + .l2_tbnk1_dis_ns_dbg_arr_acc_x2 (l2_tbnk1_dis_ns_dbg_arr_acc_x2), + .l2_tbnk1_excl_l1 (l2_tbnk1_excl_l1), + .l2_tbnk1_feq_alloc_failed_l4 (l2_tbnk1_feq_alloc_failed_l4), + .l2_tbnk1_feq_axi_wr_vld_not_popped (l2_tbnk1_feq_axi_wr_vld_not_popped), + .l2_tbnk1_feq_frc_incl_l3a (l2_tbnk1_feq_frc_incl_l3a[15:0]), + .l2_tbnk1_feq_kill_l3 (l2_tbnk1_feq_kill_l3), + .l2_tbnk1_feq_last_id_q (l2_tbnk1_feq_last_id_q[4:0]), + .l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk1_feq_tbnk_id_update_or_l3 (l2_tbnk1_feq_tbnk_id_update_or_l3), + .l2_tbnk1_id_l1 (l2_tbnk1_id_l1[9:0]), + .l2_tbnk1_init_req_l1 (l2_tbnk1_init_req_l1), + .l2_tbnk1_kill_l2 (l2_tbnk1_kill_l2), + .l2_tbnk1_l2bb_fake_wr_l1 (l2_tbnk1_l2bb_fake_wr_l1), + .l2_tbnk1_l2bb_wr_l1 (l2_tbnk1_l2bb_wr_l1), + .l2_tbnk1_last_qw_l1 (l2_tbnk1_last_qw_l1), + .l2_tbnk1_lock_l1 (l2_tbnk1_lock_l1[2:0]), + .l2_tbnk1_page_attr_l1 (l2_tbnk1_page_attr_l1[9:0]), + .l2_tbnk1_partial_dw_wr_l1 (l2_tbnk1_partial_dw_wr_l1), + .l2_tbnk1_pf_hazard_l3 (l2_tbnk1_pf_hazard_l3), + .l2_tbnk1_prfm_l1 (l2_tbnk1_prfm_l1), + .l2_tbnk1_prot_l1 (l2_tbnk1_prot_l1[3:0]), + .l2_tbnk1_qw_cnt_l1 (l2_tbnk1_qw_cnt_l1[1:0]), + .l2_tbnk1_rd_fail_hazchk_feq_l3 (l2_tbnk1_rd_fail_hazchk_feq_l3), + .l2_tbnk1_rwvic_axi_read_err_l1 (l2_tbnk1_rwvic_axi_read_err_l1), + .l2_tbnk1_rwvic_ccb_ls_xfer_l1 (l2_tbnk1_rwvic_ccb_ls_xfer_l1), + .l2_tbnk1_rwvic_ccb_way_l1 (l2_tbnk1_rwvic_ccb_way_l1[3:0]), + .l2_tbnk1_rwvic_cmo_clean_l1 (l2_tbnk1_rwvic_cmo_clean_l1), + .l2_tbnk1_rwvic_cmo_inv_l1 (l2_tbnk1_rwvic_cmo_inv_l1), + .l2_tbnk1_rwvic_cmo_pou_l1 (l2_tbnk1_rwvic_cmo_pou_l1), + .l2_tbnk1_rwvic_cmo_setway_l1 (l2_tbnk1_rwvic_cmo_setway_l1), + .l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk1_rwvic_cpu_fb_id_l1 (l2_tbnk1_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk1_rwvic_cpu_id_dcd_l1 (l2_tbnk1_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk1_rwvic_feq_cmp_l3_q (l2_tbnk1_rwvic_feq_cmp_l3_q), + .l2_tbnk1_rwvic_frc_l2hit_fwd_l1 (l2_tbnk1_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk1_rwvic_l2hit_e_l1 (l2_tbnk1_rwvic_l2hit_e_l1), + .l2_tbnk1_rwvic_mesi_sh_l1 (l2_tbnk1_rwvic_mesi_sh_l1), + .l2_tbnk1_rwvic_owner_l1 (l2_tbnk1_rwvic_owner_l1[2:0]), + .l2_tbnk1_rwvic_snp_clr_dirty_l1 (l2_tbnk1_rwvic_snp_clr_dirty_l1), + .l2_tbnk1_rwvic_snp_inv_l1 (l2_tbnk1_rwvic_snp_inv_l1), + .l2_tbnk1_rwvic_snp_l1 (l2_tbnk1_rwvic_snp_l1), + .l2_tbnk1_rwvic_type_l1 (l2_tbnk1_rwvic_type_l1[3:0]), + .l2_tbnk1_rwvic_wa_l1 (l2_tbnk1_rwvic_wa_l1), + .l2_tbnk1_sel_l1 (l2_tbnk1_sel_l1[13:0]), + .l2_tbnk1_size_l1 (l2_tbnk1_size_l1[2:0]), + .l2_tbnk1_snp_byp_peq_haz_pending_q (l2_tbnk1_snp_byp_peq_haz_pending_q), + .l2_tbnk1_snp_dvm_cmpl_l1 (l2_tbnk1_snp_dvm_cmpl_l1), + .l2_tbnk1_snp_hit_feq_evict_l4_dly (l2_tbnk1_snp_hit_feq_evict_l4_dly), + .l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk1_sync_l1 (l2_tbnk1_sync_l1), + .l2_tbnk1_type_l1 (l2_tbnk1_type_l1[6:0]), + .l2_tbnk1_ulen_l1 (l2_tbnk1_ulen_l1[1:0]), + .l2_tbnk1_way_l1 (l2_tbnk1_way_l1), + .l2_tbnk1_wr_data_l3a_q (l2_tbnk1_wr_data_l3a_q[127:0]), + .l2_tbnk1_wr_err_l1 (l2_tbnk1_wr_err_l1), + .l2_tbnk1_wr_fail_feq_full_l3 (l2_tbnk1_wr_fail_feq_full_l3), + .l2_tbnk1_wr_fail_hazchk_feq_l3 (l2_tbnk1_wr_fail_hazchk_feq_l3), + .l2_tbnk1_wr_non_crit_id_l1 (l2_tbnk1_wr_non_crit_id_l1[11:0]), + .l2_tbnk1_wr_strb_mask_l3a_q (l2_tbnk1_wr_strb_mask_l3a_q[15:0]), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .nEXTERRIRQ (nEXTERRIRQ), + .nINTERRIRQ (nINTERRIRQ), + + // inputs + .ACADDRM (ACADDRM[43:0]), + .ACLKENM (ACLKENM), + .ACLKENS (ACLKENS), + .ACPROTM (ACPROTM[2:0]), + .ACSNOOPM (ACSNOOPM[3:0]), + .ACVALIDM (ACVALIDM), + .ARADDRS (ARADDRS[43:0]), + .ARCACHES (ARCACHES[3:0]), + .ARIDS (ARIDS[4:0]), + .ARLENS (ARLENS[7:0]), + .ARPROTS (ARPROTS[2:0]), + .ARREADYM (ARREADYM), + .ARUSERS (ARUSERS[1:0]), + .ARVALIDS (ARVALIDS), + .AWADDRS (AWADDRS[43:0]), + .AWCACHES (AWCACHES[3:0]), + .AWIDS (AWIDS[4:0]), + .AWLENS (AWLENS[7:0]), + .AWPROTS (AWPROTS[2:0]), + .AWREADYM (AWREADYM), + .AWUSERS (AWUSERS[1:0]), + .AWVALIDS (AWVALIDS), + .BIDM (BIDM[6:0]), + .BREADYS (BREADYS), + .BRESPM (BRESPM[1:0]), + .BROADCASTCACHEMAINT (BROADCASTCACHEMAINT), + .BROADCASTINNER (BROADCASTINNER), + .BROADCASTOUTER (BROADCASTOUTER), + .BVALIDM (BVALIDM), + .CDREADYM (CDREADYM), + .CRREADYM (CRREADYM), + .DBGL1RSTDISABLE (DBGL1RSTDISABLE), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .L2FLUSHREQ (L2FLUSHREQ), + .L2QREQn (L2QREQn), + .L2RSTDISABLE (L2RSTDISABLE), + .MBISTREQ (MBISTREQ), + .PERIPHBASE (PERIPHBASE[43:18]), + .RDATAM (RDATAM[127:0]), + .RIDM (RIDM[6:0]), + .RLASTM (RLASTM), + .RREADYS (RREADYS), + .RRESPM (RRESPM[3:0]), + .RVALIDM (RVALIDM), + .STANDBYWFIL2 (STANDBYWFIL2), + .SYSBARDISABLE (SYSBARDISABLE), + .WDATAS (WDATAS[127:0]), + .WLASTS (WLASTS), + .WREADYM (WREADYM), + .WSTRBS (WSTRBS[15:0]), + .WVALIDS (WVALIDS), + .ck_cpu0_l2_standbywfi (ck_cpu0_l2_standbywfi), + .ck_cpu0_l2_standbywfx (ck_cpu0_l2_standbywfx), + .ck_cpu1_l2_standbywfi (ck_cpu1_l2_standbywfi), + .ck_cpu1_l2_standbywfx (ck_cpu1_l2_standbywfx), + .ck_cpu2_l2_standbywfi (ck_cpu2_l2_standbywfi), + .ck_cpu2_l2_standbywfx (ck_cpu2_l2_standbywfx), + .ck_cpu3_l2_standbywfi (ck_cpu3_l2_standbywfi), + .ck_cpu3_l2_standbywfx (ck_cpu3_l2_standbywfx), + .ck_gclkfr (ck_gclkfr), + .ck_gclkl2 (ck_gclkl2), + .ck_l2_ace_inactive (ck_l2_ace_inactive), + .ck_l2_acp_inactive (ck_l2_acp_inactive), + .ck_l2_sky_link_deactivate (ck_l2_sky_link_deactivate), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ic_cpu0_l2_dsb_block (ic_cpu0_l2_dsb_block), + .ic_cpu0_spr_rd_data (ic_cpu0_spr_rd_data[63:0]), + .ic_cpu1_l2_dsb_block (ic_cpu1_l2_dsb_block), + .ic_cpu1_spr_rd_data (ic_cpu1_spr_rd_data[63:0]), + .ic_cpu2_l2_dsb_block (ic_cpu2_l2_dsb_block), + .ic_cpu2_spr_rd_data (ic_cpu2_spr_rd_data[63:0]), + .ic_cpu3_l2_dsb_block (ic_cpu3_l2_dsb_block), + .ic_cpu3_spr_rd_data (ic_cpu3_spr_rd_data[63:0]), + .ic_p_rdata (ic_p_rdata[31:0]), + .ic_p_rdata_valid (ic_p_rdata_valid), + .ic_p_ready (ic_p_ready), + .l2_cpu0_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu0_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu0_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu0_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu0_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu0_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu0_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu0_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu0_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu0_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu0_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu0_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu0_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu0_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu0_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu0_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu0_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu0_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu0_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu0_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu0_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu0_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu0_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu0_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu0_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu0_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu0_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu0_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu0_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu0_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu0_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu0_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu0_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu0_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu0_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu0_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu0_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu0_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu0_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu0_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu0_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu0_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu0_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu0_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu0_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu0_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu0_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu0_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu0_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu0_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu0_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu0_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu0_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu0_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu0_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu0_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu0_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu0_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu0_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu0_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu0_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu0_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu0_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu0_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu0_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu0_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu0_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu0_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu0_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu0_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu0_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu0_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu0_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu0_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu0_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu0_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu0_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu0_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu1_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu1_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu1_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu1_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu1_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu1_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu1_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu1_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu1_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu1_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu1_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu1_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu1_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu1_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu1_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu1_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu1_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu1_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu1_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu1_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu1_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu1_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu1_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu1_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu1_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu1_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu1_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu1_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu1_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu1_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu1_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu1_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu1_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu1_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu1_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu1_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu1_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu1_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu1_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu1_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu1_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu1_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu1_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu1_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu1_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu1_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu1_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu1_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu1_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu1_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu1_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu1_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu1_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu1_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu1_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu1_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu1_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu1_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu1_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu1_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu1_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu1_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu1_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu1_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu1_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu1_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu1_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu1_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu1_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu1_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu1_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu1_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu1_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu1_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu1_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu1_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu1_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu1_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu2_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu2_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu2_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu2_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu2_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu2_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu2_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu2_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu2_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu2_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu2_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu2_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu2_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu2_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu2_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu2_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu2_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu2_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu2_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu2_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu2_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu2_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu2_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu2_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu2_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu2_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu2_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu2_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu2_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu2_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu2_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu2_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu2_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu2_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu2_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu2_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu2_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu2_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu2_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu2_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu2_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu2_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu2_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu2_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu2_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu2_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu2_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu2_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu2_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu2_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu2_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu2_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu2_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu2_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu2_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu2_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu2_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu2_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu2_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu2_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu2_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu2_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu2_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu2_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu2_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu2_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu2_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu2_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu2_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu2_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu2_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu2_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu2_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu2_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu2_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu2_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu2_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu2_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu3_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu3_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu3_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu3_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu3_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu3_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu3_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu3_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu3_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu3_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu3_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu3_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu3_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu3_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu3_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu3_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu3_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu3_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu3_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu3_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu3_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu3_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu3_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu3_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu3_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu3_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu3_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu3_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu3_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu3_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu3_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu3_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu3_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu3_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu3_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu3_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu3_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu3_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu3_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu3_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu3_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu3_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu3_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu3_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu3_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu3_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu3_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu3_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu3_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu3_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu3_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu3_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu3_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu3_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu3_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu3_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu3_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu3_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu3_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu3_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu3_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu3_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu3_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu3_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu3_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu3_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu3_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu3_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu3_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu3_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu3_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu3_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu3_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu3_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu3_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu3_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu3_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu3_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .l2_mbist2_tbnk0_addr_b1 (l2_mbist2_tbnk0_addr_b1[16:0]), + .l2_mbist2_tbnk0_all_b1 (l2_mbist2_tbnk0_all_b1), + .l2_mbist2_tbnk0_array_b1 (l2_mbist2_tbnk0_array_b1[2:0]), + .l2_mbist2_tbnk0_be_b1 (l2_mbist2_tbnk0_be_b1[17:0]), + .l2_mbist2_tbnk0_en_b1 (l2_mbist2_tbnk0_en_b1), + .l2_mbist2_tbnk0_indata_b1 (l2_mbist2_tbnk0_indata_b1[143:0]), + .l2_mbist2_tbnk0_outdata_b3 (l2_mbist2_tbnk0_outdata_b3[143:0]), + .l2_mbist2_tbnk0_sel_b1 (l2_mbist2_tbnk0_sel_b1), + .l2_mbist2_tbnk0_snp0_sel_b1 (l2_mbist2_tbnk0_snp0_sel_b1), + .l2_mbist2_tbnk0_snp1_sel_b1 (l2_mbist2_tbnk0_snp1_sel_b1), + .l2_mbist2_tbnk0_snp2_sel_b1 (l2_mbist2_tbnk0_snp2_sel_b1), + .l2_mbist2_tbnk0_snp3_sel_b1 (l2_mbist2_tbnk0_snp3_sel_b1), + .l2_mbist2_tbnk0_wr_en_b1 (l2_mbist2_tbnk0_wr_en_b1), + .l2_mbist2_tbnk1_addr_b1 (l2_mbist2_tbnk1_addr_b1[16:0]), + .l2_mbist2_tbnk1_all_b1 (l2_mbist2_tbnk1_all_b1), + .l2_mbist2_tbnk1_array_b1 (l2_mbist2_tbnk1_array_b1[2:0]), + .l2_mbist2_tbnk1_be_b1 (l2_mbist2_tbnk1_be_b1[17:0]), + .l2_mbist2_tbnk1_en_b1 (l2_mbist2_tbnk1_en_b1), + .l2_mbist2_tbnk1_indata_b1 (l2_mbist2_tbnk1_indata_b1[143:0]), + .l2_mbist2_tbnk1_outdata_b3 (l2_mbist2_tbnk1_outdata_b3[143:0]), + .l2_mbist2_tbnk1_sel_b1 (l2_mbist2_tbnk1_sel_b1), + .l2_mbist2_tbnk1_snp0_sel_b1 (l2_mbist2_tbnk1_snp0_sel_b1), + .l2_mbist2_tbnk1_snp1_sel_b1 (l2_mbist2_tbnk1_snp1_sel_b1), + .l2_mbist2_tbnk1_snp2_sel_b1 (l2_mbist2_tbnk1_snp2_sel_b1), + .l2_mbist2_tbnk1_snp3_sel_b1 (l2_mbist2_tbnk1_snp3_sel_b1), + .l2_mbist2_tbnk1_wr_en_b1 (l2_mbist2_tbnk1_wr_en_b1), + .l2_tbnk0_addr44_l3_q (l2_tbnk0_addr44_l3_q), + .l2_tbnk0_addr_l6 (l2_tbnk0_addr_l6[5:2]), + .l2_tbnk0_all_tag_incl_active_l3 (l2_tbnk0_all_tag_incl_active_l3), + .l2_tbnk0_cmo_setway_l2_inv_incl_l4 (l2_tbnk0_cmo_setway_l2_inv_incl_l4), + .l2_tbnk0_cpu0_ccb_xfer_l4_dly2 (l2_tbnk0_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu0_hit_l4 (l2_tbnk0_cpu0_hit_l4), + .l2_tbnk0_cpu0_l2_inv_l4_dly2 (l2_tbnk0_cpu0_l2_inv_l4_dly2), + .l2_tbnk0_cpu0_l2hit_e_l4 (l2_tbnk0_cpu0_l2hit_e_l4), + .l2_tbnk0_cpu0_l2hit_s_l4 (l2_tbnk0_cpu0_l2hit_s_l4), + .l2_tbnk0_cpu0_rd_access_l4_dly (l2_tbnk0_cpu0_rd_access_l4_dly), + .l2_tbnk0_cpu0_self_evict_l4_dly_q (l2_tbnk0_cpu0_self_evict_l4_dly_q), + .l2_tbnk0_cpu0_single_ecc_err_l7_q (l2_tbnk0_cpu0_single_ecc_err_l7_q), + .l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu0_vld_nxt_l5 (l2_tbnk0_cpu0_vld_nxt_l5), + .l2_tbnk0_cpu0_wr_access_l4_dly (l2_tbnk0_cpu0_wr_access_l4_dly), + .l2_tbnk0_cpu1_ccb_xfer_l4_dly2 (l2_tbnk0_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu1_hit_l4 (l2_tbnk0_cpu1_hit_l4), + .l2_tbnk0_cpu1_l2_inv_l4_dly2 (l2_tbnk0_cpu1_l2_inv_l4_dly2), + .l2_tbnk0_cpu1_l2hit_e_l4 (l2_tbnk0_cpu1_l2hit_e_l4), + .l2_tbnk0_cpu1_l2hit_s_l4 (l2_tbnk0_cpu1_l2hit_s_l4), + .l2_tbnk0_cpu1_rd_access_l4_dly (l2_tbnk0_cpu1_rd_access_l4_dly), + .l2_tbnk0_cpu1_self_evict_l4_dly_q (l2_tbnk0_cpu1_self_evict_l4_dly_q), + .l2_tbnk0_cpu1_single_ecc_err_l7_q (l2_tbnk0_cpu1_single_ecc_err_l7_q), + .l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu1_vld_nxt_l5 (l2_tbnk0_cpu1_vld_nxt_l5), + .l2_tbnk0_cpu1_wr_access_l4_dly (l2_tbnk0_cpu1_wr_access_l4_dly), + .l2_tbnk0_cpu2_ccb_xfer_l4_dly2 (l2_tbnk0_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu2_hit_l4 (l2_tbnk0_cpu2_hit_l4), + .l2_tbnk0_cpu2_l2_inv_l4_dly2 (l2_tbnk0_cpu2_l2_inv_l4_dly2), + .l2_tbnk0_cpu2_l2hit_e_l4 (l2_tbnk0_cpu2_l2hit_e_l4), + .l2_tbnk0_cpu2_l2hit_s_l4 (l2_tbnk0_cpu2_l2hit_s_l4), + .l2_tbnk0_cpu2_rd_access_l4_dly (l2_tbnk0_cpu2_rd_access_l4_dly), + .l2_tbnk0_cpu2_self_evict_l4_dly_q (l2_tbnk0_cpu2_self_evict_l4_dly_q), + .l2_tbnk0_cpu2_single_ecc_err_l7_q (l2_tbnk0_cpu2_single_ecc_err_l7_q), + .l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu2_vld_nxt_l5 (l2_tbnk0_cpu2_vld_nxt_l5), + .l2_tbnk0_cpu2_wr_access_l4_dly (l2_tbnk0_cpu2_wr_access_l4_dly), + .l2_tbnk0_cpu3_ccb_xfer_l4_dly2 (l2_tbnk0_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu3_hit_l4 (l2_tbnk0_cpu3_hit_l4), + .l2_tbnk0_cpu3_l2_inv_l4_dly2 (l2_tbnk0_cpu3_l2_inv_l4_dly2), + .l2_tbnk0_cpu3_l2hit_e_l4 (l2_tbnk0_cpu3_l2hit_e_l4), + .l2_tbnk0_cpu3_l2hit_s_l4 (l2_tbnk0_cpu3_l2hit_s_l4), + .l2_tbnk0_cpu3_rd_access_l4_dly (l2_tbnk0_cpu3_rd_access_l4_dly), + .l2_tbnk0_cpu3_self_evict_l4_dly_q (l2_tbnk0_cpu3_self_evict_l4_dly_q), + .l2_tbnk0_cpu3_single_ecc_err_l7_q (l2_tbnk0_cpu3_single_ecc_err_l7_q), + .l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu3_vld_nxt_l5 (l2_tbnk0_cpu3_vld_nxt_l5), + .l2_tbnk0_cpu3_wr_access_l4_dly (l2_tbnk0_cpu3_wr_access_l4_dly), + .l2_tbnk0_cpu_rvalid_init_nxt_l5 (l2_tbnk0_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk0_cpu_rvalid_nxt_l5 (l2_tbnk0_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk0_cpu_snp_hit_e_l4_q (l2_tbnk0_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk0_crit_qw_nxt_l5 (l2_tbnk0_crit_qw_nxt_l5), + .l2_tbnk0_data_corrected_l7_q (l2_tbnk0_data_corrected_l7_q[143:0]), + .l2_tbnk0_data_l6 (l2_tbnk0_data_l6[127:0]), + .l2_tbnk0_dbg_ram_acc_l5a (l2_tbnk0_dbg_ram_acc_l5a), + .l2_tbnk0_dbg_ram_acc_unit_nxt (l2_tbnk0_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk0_dbg_ram_id_nxt_l5 (l2_tbnk0_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk0_dirty_l3_q (l2_tbnk0_dirty_l3_q), + .l2_tbnk0_double_ecc_err_l7_q (l2_tbnk0_double_ecc_err_l7_q), + .l2_tbnk0_early_rvalid_l4_q (l2_tbnk0_early_rvalid_l4_q), + .l2_tbnk0_ecc_fixup_blk_arb (l2_tbnk0_ecc_fixup_blk_arb), + .l2_tbnk0_ecc_fixup_inprog_dly_q (l2_tbnk0_ecc_fixup_inprog_dly_q), + .l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk0_ecc_syndrome_reg_q (l2_tbnk0_ecc_syndrome_reg_q[31:0]), + .l2_tbnk0_evict_special_hazard_l3_q (l2_tbnk0_evict_special_hazard_l3_q), + .l2_tbnk0_evict_special_hazard_rwvic_l3_q (l2_tbnk0_evict_special_hazard_rwvic_l3_q), + .l2_tbnk0_excl_l4_q (l2_tbnk0_excl_l4_q), + .l2_tbnk0_feq_addr_upd (l2_tbnk0_feq_addr_upd[44:6]), + .l2_tbnk0_feq_clr_l4 (l2_tbnk0_feq_clr_l4), + .l2_tbnk0_full_miss_l4_q (l2_tbnk0_full_miss_l4_q), + .l2_tbnk0_hit_l4 (l2_tbnk0_hit_l4), + .l2_tbnk0_hit_l7_q (l2_tbnk0_hit_l7_q), + .l2_tbnk0_hit_way_l4_q (l2_tbnk0_hit_way_l4_q[3:0]), + .l2_tbnk0_id_l6_q (l2_tbnk0_id_l6_q[9:0]), + .l2_tbnk0_id_nxt_l5 (l2_tbnk0_id_nxt_l5[9:0]), + .l2_tbnk0_idle (l2_tbnk0_idle), + .l2_tbnk0_l2hit_e_l4 (l2_tbnk0_l2hit_e_l4), + .l2_tbnk0_l2hit_s_l4 (l2_tbnk0_l2hit_s_l4), + .l2_tbnk0_l2v_s_q (l2_tbnk0_l2v_s_q), + .l2_tbnk0_l2v_vld_q (l2_tbnk0_l2v_vld_q), + .l2_tbnk0_last_qw_l6_q (l2_tbnk0_last_qw_l6_q), + .l2_tbnk0_last_qw_nxt_l5 (l2_tbnk0_last_qw_nxt_l5), + .l2_tbnk0_lock_l4 (l2_tbnk0_lock_l4[2:0]), + .l2_tbnk0_merrsr_data (l2_tbnk0_merrsr_data[32:0]), + .l2_tbnk0_pf_cnt_dec_l4_dly (l2_tbnk0_pf_cnt_dec_l4_dly), + .l2_tbnk0_pf_req_sel_for_fwd_l4 (l2_tbnk0_pf_req_sel_for_fwd_l4), + .l2_tbnk0_prfm_nxt_l5 (l2_tbnk0_prfm_nxt_l5), + .l2_tbnk0_prot_l4_q (l2_tbnk0_prot_l4_q[3:0]), + .l2_tbnk0_qw_cnt_l3_q (l2_tbnk0_qw_cnt_l3_q[1:0]), + .l2_tbnk0_raw_hit_l4_q (l2_tbnk0_raw_hit_l4_q), + .l2_tbnk0_rbufid_nxt_l5 (l2_tbnk0_rbufid_nxt_l5[2:0]), + .l2_tbnk0_rd_en_nxt_l5 (l2_tbnk0_rd_en_nxt_l5), + .l2_tbnk0_rwvic_axi_read_err_l3_q (l2_tbnk0_rwvic_axi_read_err_l3_q), + .l2_tbnk0_rwvic_ccb_dirty_l6_q (l2_tbnk0_rwvic_ccb_dirty_l6_q), + .l2_tbnk0_rwvic_ccb_ls_xfer_l3_q (l2_tbnk0_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk0_rwvic_ccb_ls_xfer_l6_q (l2_tbnk0_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk0_rwvic_cmo_inv_l7_q (l2_tbnk0_rwvic_cmo_inv_l7_q), + .l2_tbnk0_rwvic_cmo_l7_q (l2_tbnk0_rwvic_cmo_l7_q), + .l2_tbnk0_rwvic_cmo_pou_l6_q (l2_tbnk0_rwvic_cmo_pou_l6_q), + .l2_tbnk0_rwvic_cmo_setway_ls_l6_q (l2_tbnk0_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk0_rwvic_ddi_l6_q (l2_tbnk0_rwvic_ddi_l6_q), + .l2_tbnk0_rwvic_l2hit_e_l3_q (l2_tbnk0_rwvic_l2hit_e_l3_q), + .l2_tbnk0_rwvic_l2hit_e_l7_q (l2_tbnk0_rwvic_l2hit_e_l7_q), + .l2_tbnk0_rwvic_l2v_dirty_l7_q (l2_tbnk0_rwvic_l2v_dirty_l7_q), + .l2_tbnk0_rwvic_l2v_page_attr_l7_q (l2_tbnk0_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk0_rwvic_l2v_vld_l6_q (l2_tbnk0_rwvic_l2v_vld_l6_q), + .l2_tbnk0_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk0_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk0_rwvic_owner_l7_q (l2_tbnk0_rwvic_owner_l7_q[2:0]), + .l2_tbnk0_rwvic_rd_type_l6_q (l2_tbnk0_rwvic_rd_type_l6_q), + .l2_tbnk0_rwvic_snp_l3_q (l2_tbnk0_rwvic_snp_l3_q), + .l2_tbnk0_rwvic_snp_l6_q (l2_tbnk0_rwvic_snp_l6_q), + .l2_tbnk0_rwvic_tag_wr_l0 (l2_tbnk0_rwvic_tag_wr_l0), + .l2_tbnk0_rwvic_wa_l6_q (l2_tbnk0_rwvic_wa_l6_q), + .l2_tbnk0_size_l4_q (l2_tbnk0_size_l4_q[2:0]), + .l2_tbnk0_snp_hit_e_l4_q (l2_tbnk0_snp_hit_e_l4_q), + .l2_tbnk0_snp_hit_s_l4_q (l2_tbnk0_snp_hit_s_l4_q), + .l2_tbnk0_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk0_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk0_snp_tag_wr_l2_hit_state_l1 (l2_tbnk0_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk0_snp_tag_wr_l2_hit_way_l1 (l2_tbnk0_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk0_special_evict_hazard_l3 (l2_tbnk0_special_evict_hazard_l3), + .l2_tbnk0_special_hazard_l3_q (l2_tbnk0_special_hazard_l3_q), + .l2_tbnk0_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk0_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk0_tag_ecc_err_cpu0_l4 (l2_tbnk0_tag_ecc_err_cpu0_l4), + .l2_tbnk0_tag_ecc_err_cpu1_l4 (l2_tbnk0_tag_ecc_err_cpu1_l4), + .l2_tbnk0_tag_ecc_err_cpu2_l4 (l2_tbnk0_tag_ecc_err_cpu2_l4), + .l2_tbnk0_tag_ecc_err_cpu3_l4 (l2_tbnk0_tag_ecc_err_cpu3_l4), + .l2_tbnk0_tag_ecc_err_l4 (l2_tbnk0_tag_ecc_err_l4), + .l2_tbnk0_ulen_l4_q (l2_tbnk0_ulen_l4_q[1:0]), + .l2_tbnk0_vld_init_l6_q (l2_tbnk0_vld_init_l6_q), + .l2_tbnk0_vld_l6_q (l2_tbnk0_vld_l6_q), + .l2_tbnk0_way_l4_q (l2_tbnk0_way_l4_q), + .l2_tbnk0_way_nxt_l3a (l2_tbnk0_way_nxt_l3a), + .l2_tbnk0_wr_data_l3 (l2_tbnk0_wr_data_l3[143:0]), + .l2_tbnk0_wr_data_l4_en (l2_tbnk0_wr_data_l4_en), + .l2_tbnk0_wr_non_crit_id_l4_q (l2_tbnk0_wr_non_crit_id_l4_q[11:0]), + .l2_tbnk1_addr44_l3_q (l2_tbnk1_addr44_l3_q), + .l2_tbnk1_addr_l6 (l2_tbnk1_addr_l6[5:2]), + .l2_tbnk1_all_tag_incl_active_l3 (l2_tbnk1_all_tag_incl_active_l3), + .l2_tbnk1_cmo_setway_l2_inv_incl_l4 (l2_tbnk1_cmo_setway_l2_inv_incl_l4), + .l2_tbnk1_cpu0_ccb_xfer_l4_dly2 (l2_tbnk1_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu0_hit_l4 (l2_tbnk1_cpu0_hit_l4), + .l2_tbnk1_cpu0_l2_inv_l4_dly2 (l2_tbnk1_cpu0_l2_inv_l4_dly2), + .l2_tbnk1_cpu0_l2hit_e_l4 (l2_tbnk1_cpu0_l2hit_e_l4), + .l2_tbnk1_cpu0_l2hit_s_l4 (l2_tbnk1_cpu0_l2hit_s_l4), + .l2_tbnk1_cpu0_rd_access_l4_dly (l2_tbnk1_cpu0_rd_access_l4_dly), + .l2_tbnk1_cpu0_self_evict_l4_dly_q (l2_tbnk1_cpu0_self_evict_l4_dly_q), + .l2_tbnk1_cpu0_single_ecc_err_l7_q (l2_tbnk1_cpu0_single_ecc_err_l7_q), + .l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu0_vld_nxt_l5 (l2_tbnk1_cpu0_vld_nxt_l5), + .l2_tbnk1_cpu0_wr_access_l4_dly (l2_tbnk1_cpu0_wr_access_l4_dly), + .l2_tbnk1_cpu1_ccb_xfer_l4_dly2 (l2_tbnk1_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu1_hit_l4 (l2_tbnk1_cpu1_hit_l4), + .l2_tbnk1_cpu1_l2_inv_l4_dly2 (l2_tbnk1_cpu1_l2_inv_l4_dly2), + .l2_tbnk1_cpu1_l2hit_e_l4 (l2_tbnk1_cpu1_l2hit_e_l4), + .l2_tbnk1_cpu1_l2hit_s_l4 (l2_tbnk1_cpu1_l2hit_s_l4), + .l2_tbnk1_cpu1_rd_access_l4_dly (l2_tbnk1_cpu1_rd_access_l4_dly), + .l2_tbnk1_cpu1_self_evict_l4_dly_q (l2_tbnk1_cpu1_self_evict_l4_dly_q), + .l2_tbnk1_cpu1_single_ecc_err_l7_q (l2_tbnk1_cpu1_single_ecc_err_l7_q), + .l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu1_vld_nxt_l5 (l2_tbnk1_cpu1_vld_nxt_l5), + .l2_tbnk1_cpu1_wr_access_l4_dly (l2_tbnk1_cpu1_wr_access_l4_dly), + .l2_tbnk1_cpu2_ccb_xfer_l4_dly2 (l2_tbnk1_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu2_hit_l4 (l2_tbnk1_cpu2_hit_l4), + .l2_tbnk1_cpu2_l2_inv_l4_dly2 (l2_tbnk1_cpu2_l2_inv_l4_dly2), + .l2_tbnk1_cpu2_l2hit_e_l4 (l2_tbnk1_cpu2_l2hit_e_l4), + .l2_tbnk1_cpu2_l2hit_s_l4 (l2_tbnk1_cpu2_l2hit_s_l4), + .l2_tbnk1_cpu2_rd_access_l4_dly (l2_tbnk1_cpu2_rd_access_l4_dly), + .l2_tbnk1_cpu2_self_evict_l4_dly_q (l2_tbnk1_cpu2_self_evict_l4_dly_q), + .l2_tbnk1_cpu2_single_ecc_err_l7_q (l2_tbnk1_cpu2_single_ecc_err_l7_q), + .l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu2_vld_nxt_l5 (l2_tbnk1_cpu2_vld_nxt_l5), + .l2_tbnk1_cpu2_wr_access_l4_dly (l2_tbnk1_cpu2_wr_access_l4_dly), + .l2_tbnk1_cpu3_ccb_xfer_l4_dly2 (l2_tbnk1_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu3_hit_l4 (l2_tbnk1_cpu3_hit_l4), + .l2_tbnk1_cpu3_l2_inv_l4_dly2 (l2_tbnk1_cpu3_l2_inv_l4_dly2), + .l2_tbnk1_cpu3_l2hit_e_l4 (l2_tbnk1_cpu3_l2hit_e_l4), + .l2_tbnk1_cpu3_l2hit_s_l4 (l2_tbnk1_cpu3_l2hit_s_l4), + .l2_tbnk1_cpu3_rd_access_l4_dly (l2_tbnk1_cpu3_rd_access_l4_dly), + .l2_tbnk1_cpu3_self_evict_l4_dly_q (l2_tbnk1_cpu3_self_evict_l4_dly_q), + .l2_tbnk1_cpu3_single_ecc_err_l7_q (l2_tbnk1_cpu3_single_ecc_err_l7_q), + .l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu3_vld_nxt_l5 (l2_tbnk1_cpu3_vld_nxt_l5), + .l2_tbnk1_cpu3_wr_access_l4_dly (l2_tbnk1_cpu3_wr_access_l4_dly), + .l2_tbnk1_cpu_rvalid_init_nxt_l5 (l2_tbnk1_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk1_cpu_rvalid_nxt_l5 (l2_tbnk1_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk1_cpu_snp_hit_e_l4_q (l2_tbnk1_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk1_crit_qw_nxt_l5 (l2_tbnk1_crit_qw_nxt_l5), + .l2_tbnk1_data_corrected_l7_q (l2_tbnk1_data_corrected_l7_q[143:0]), + .l2_tbnk1_data_l6 (l2_tbnk1_data_l6[127:0]), + .l2_tbnk1_dbg_ram_acc_l5a (l2_tbnk1_dbg_ram_acc_l5a), + .l2_tbnk1_dbg_ram_acc_unit_nxt (l2_tbnk1_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk1_dbg_ram_id_nxt_l5 (l2_tbnk1_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk1_dirty_l3_q (l2_tbnk1_dirty_l3_q), + .l2_tbnk1_double_ecc_err_l7_q (l2_tbnk1_double_ecc_err_l7_q), + .l2_tbnk1_early_rvalid_l4_q (l2_tbnk1_early_rvalid_l4_q), + .l2_tbnk1_ecc_fixup_blk_arb (l2_tbnk1_ecc_fixup_blk_arb), + .l2_tbnk1_ecc_fixup_inprog_dly_q (l2_tbnk1_ecc_fixup_inprog_dly_q), + .l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk1_ecc_syndrome_reg_q (l2_tbnk1_ecc_syndrome_reg_q[31:0]), + .l2_tbnk1_evict_special_hazard_l3_q (l2_tbnk1_evict_special_hazard_l3_q), + .l2_tbnk1_evict_special_hazard_rwvic_l3_q (l2_tbnk1_evict_special_hazard_rwvic_l3_q), + .l2_tbnk1_excl_l4_q (l2_tbnk1_excl_l4_q), + .l2_tbnk1_feq_addr_upd (l2_tbnk1_feq_addr_upd[44:6]), + .l2_tbnk1_feq_clr_l4 (l2_tbnk1_feq_clr_l4), + .l2_tbnk1_full_miss_l4_q (l2_tbnk1_full_miss_l4_q), + .l2_tbnk1_hit_l4 (l2_tbnk1_hit_l4), + .l2_tbnk1_hit_l7_q (l2_tbnk1_hit_l7_q), + .l2_tbnk1_hit_way_l4_q (l2_tbnk1_hit_way_l4_q[3:0]), + .l2_tbnk1_id_l6_q (l2_tbnk1_id_l6_q[9:0]), + .l2_tbnk1_id_nxt_l5 (l2_tbnk1_id_nxt_l5[9:0]), + .l2_tbnk1_idle (l2_tbnk1_idle), + .l2_tbnk1_l2hit_e_l4 (l2_tbnk1_l2hit_e_l4), + .l2_tbnk1_l2hit_s_l4 (l2_tbnk1_l2hit_s_l4), + .l2_tbnk1_l2v_s_q (l2_tbnk1_l2v_s_q), + .l2_tbnk1_l2v_vld_q (l2_tbnk1_l2v_vld_q), + .l2_tbnk1_last_qw_l6_q (l2_tbnk1_last_qw_l6_q), + .l2_tbnk1_last_qw_nxt_l5 (l2_tbnk1_last_qw_nxt_l5), + .l2_tbnk1_lock_l4 (l2_tbnk1_lock_l4[2:0]), + .l2_tbnk1_merrsr_data (l2_tbnk1_merrsr_data[32:0]), + .l2_tbnk1_pf_cnt_dec_l4_dly (l2_tbnk1_pf_cnt_dec_l4_dly), + .l2_tbnk1_pf_req_sel_for_fwd_l4 (l2_tbnk1_pf_req_sel_for_fwd_l4), + .l2_tbnk1_prfm_nxt_l5 (l2_tbnk1_prfm_nxt_l5), + .l2_tbnk1_prot_l4_q (l2_tbnk1_prot_l4_q[3:0]), + .l2_tbnk1_qw_cnt_l3_q (l2_tbnk1_qw_cnt_l3_q[1:0]), + .l2_tbnk1_raw_hit_l4_q (l2_tbnk1_raw_hit_l4_q), + .l2_tbnk1_rbufid_nxt_l5 (l2_tbnk1_rbufid_nxt_l5[2:0]), + .l2_tbnk1_rd_en_nxt_l5 (l2_tbnk1_rd_en_nxt_l5), + .l2_tbnk1_rwvic_axi_read_err_l3_q (l2_tbnk1_rwvic_axi_read_err_l3_q), + .l2_tbnk1_rwvic_ccb_dirty_l6_q (l2_tbnk1_rwvic_ccb_dirty_l6_q), + .l2_tbnk1_rwvic_ccb_ls_xfer_l3_q (l2_tbnk1_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk1_rwvic_ccb_ls_xfer_l6_q (l2_tbnk1_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk1_rwvic_cmo_inv_l7_q (l2_tbnk1_rwvic_cmo_inv_l7_q), + .l2_tbnk1_rwvic_cmo_l7_q (l2_tbnk1_rwvic_cmo_l7_q), + .l2_tbnk1_rwvic_cmo_pou_l6_q (l2_tbnk1_rwvic_cmo_pou_l6_q), + .l2_tbnk1_rwvic_cmo_setway_ls_l6_q (l2_tbnk1_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk1_rwvic_ddi_l6_q (l2_tbnk1_rwvic_ddi_l6_q), + .l2_tbnk1_rwvic_l2hit_e_l3_q (l2_tbnk1_rwvic_l2hit_e_l3_q), + .l2_tbnk1_rwvic_l2hit_e_l7_q (l2_tbnk1_rwvic_l2hit_e_l7_q), + .l2_tbnk1_rwvic_l2v_dirty_l7_q (l2_tbnk1_rwvic_l2v_dirty_l7_q), + .l2_tbnk1_rwvic_l2v_page_attr_l7_q (l2_tbnk1_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk1_rwvic_l2v_vld_l6_q (l2_tbnk1_rwvic_l2v_vld_l6_q), + .l2_tbnk1_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk1_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk1_rwvic_owner_l7_q (l2_tbnk1_rwvic_owner_l7_q[2:0]), + .l2_tbnk1_rwvic_rd_type_l6_q (l2_tbnk1_rwvic_rd_type_l6_q), + .l2_tbnk1_rwvic_snp_l3_q (l2_tbnk1_rwvic_snp_l3_q), + .l2_tbnk1_rwvic_snp_l6_q (l2_tbnk1_rwvic_snp_l6_q), + .l2_tbnk1_rwvic_tag_wr_l0 (l2_tbnk1_rwvic_tag_wr_l0), + .l2_tbnk1_rwvic_wa_l6_q (l2_tbnk1_rwvic_wa_l6_q), + .l2_tbnk1_size_l4_q (l2_tbnk1_size_l4_q[2:0]), + .l2_tbnk1_snp_hit_e_l4_q (l2_tbnk1_snp_hit_e_l4_q), + .l2_tbnk1_snp_hit_s_l4_q (l2_tbnk1_snp_hit_s_l4_q), + .l2_tbnk1_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk1_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk1_snp_tag_wr_l2_hit_state_l1 (l2_tbnk1_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk1_snp_tag_wr_l2_hit_way_l1 (l2_tbnk1_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk1_special_evict_hazard_l3 (l2_tbnk1_special_evict_hazard_l3), + .l2_tbnk1_special_hazard_l3_q (l2_tbnk1_special_hazard_l3_q), + .l2_tbnk1_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk1_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk1_tag_ecc_err_cpu0_l4 (l2_tbnk1_tag_ecc_err_cpu0_l4), + .l2_tbnk1_tag_ecc_err_cpu1_l4 (l2_tbnk1_tag_ecc_err_cpu1_l4), + .l2_tbnk1_tag_ecc_err_cpu2_l4 (l2_tbnk1_tag_ecc_err_cpu2_l4), + .l2_tbnk1_tag_ecc_err_cpu3_l4 (l2_tbnk1_tag_ecc_err_cpu3_l4), + .l2_tbnk1_tag_ecc_err_l4 (l2_tbnk1_tag_ecc_err_l4), + .l2_tbnk1_ulen_l4_q (l2_tbnk1_ulen_l4_q[1:0]), + .l2_tbnk1_vld_init_l6_q (l2_tbnk1_vld_init_l6_q), + .l2_tbnk1_vld_l6_q (l2_tbnk1_vld_l6_q), + .l2_tbnk1_way_l4_q (l2_tbnk1_way_l4_q), + .l2_tbnk1_way_nxt_l3a (l2_tbnk1_way_nxt_l3a), + .l2_tbnk1_wr_data_l3 (l2_tbnk1_wr_data_l3[143:0]), + .l2_tbnk1_wr_data_l4_en (l2_tbnk1_wr_data_l4_en), + .l2_tbnk1_wr_non_crit_id_l4_q (l2_tbnk1_wr_non_crit_id_l4_q[11:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_spr_rd_data (tm_cpu0_spr_rd_data[63:0]), + .tm_cpu1_spr_rd_data (tm_cpu1_spr_rd_data[63:0]), + .tm_cpu2_spr_rd_data (tm_cpu2_spr_rd_data[63:0]), + .tm_cpu3_spr_rd_data (tm_cpu3_spr_rd_data[63:0]), + .tm_tval_cpu0_spr_rd_data (tm_tval_cpu0_spr_rd_data[63:0]), + .tm_tval_cpu1_spr_rd_data (tm_tval_cpu1_spr_rd_data[63:0]), + .tm_tval_cpu2_spr_rd_data (tm_tval_cpu2_spr_rd_data[63:0]), + .tm_tval_cpu3_spr_rd_data (tm_tval_cpu3_spr_rd_data[63:0]) + ); // ul2_logic + + maia_l2_tbnk ul2_tbnk0( // outputs + .l2_mbist2_addr_b1 (l2_mbist2_tbnk0_addr_b1[16:0]), + .l2_mbist2_array_b1 (l2_mbist2_tbnk0_array_b1[2:0]), + .l2_mbist2_be_b1 (l2_mbist2_tbnk0_be_b1[17:0]), + .l2_mbist2_en_b1 (l2_mbist2_tbnk0_en_b1), + .l2_mbist2_indata_b1 (l2_mbist2_tbnk0_indata_b1[143:0]), + .l2_mbist2_tbnk_all_b1 (l2_mbist2_tbnk0_all_b1), + .l2_mbist2_tbnk_outdata_b3 (l2_mbist2_tbnk0_outdata_b3[143:0]), + .l2_mbist2_tbnk_sel_b1 (l2_mbist2_tbnk0_sel_b1), + .l2_mbist2_tbnk_snp0_sel_b1 (l2_mbist2_tbnk0_snp0_sel_b1), + .l2_mbist2_tbnk_snp1_sel_b1 (l2_mbist2_tbnk0_snp1_sel_b1), + .l2_mbist2_tbnk_snp2_sel_b1 (l2_mbist2_tbnk0_snp2_sel_b1), + .l2_mbist2_tbnk_snp3_sel_b1 (l2_mbist2_tbnk0_snp3_sel_b1), + .l2_mbist2_wr_en_b1 (l2_mbist2_tbnk0_wr_en_b1), + .l2_tbnk_addr44_l3_q (l2_tbnk0_addr44_l3_q), + .l2_tbnk_addr_l6 (l2_tbnk0_addr_l6[5:2]), + .l2_tbnk_all_tag_incl_active_l3 (l2_tbnk0_all_tag_incl_active_l3), + .l2_tbnk_cmo_setway_l2_inv_incl_l4 (l2_tbnk0_cmo_setway_l2_inv_incl_l4), + .l2_tbnk_cpu0_ccb_xfer_l4_dly2 (l2_tbnk0_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk_cpu0_hit_l4 (l2_tbnk0_cpu0_hit_l4), + .l2_tbnk_cpu0_l2_inv_l4_dly2 (l2_tbnk0_cpu0_l2_inv_l4_dly2), + .l2_tbnk_cpu0_l2hit_e_l4 (l2_tbnk0_cpu0_l2hit_e_l4), + .l2_tbnk_cpu0_l2hit_s_l4 (l2_tbnk0_cpu0_l2hit_s_l4), + .l2_tbnk_cpu0_rd_access_l4_dly (l2_tbnk0_cpu0_rd_access_l4_dly), + .l2_tbnk_cpu0_self_evict_l4_dly_q (l2_tbnk0_cpu0_self_evict_l4_dly_q), + .l2_tbnk_cpu0_single_ecc_err_l7_q (l2_tbnk0_cpu0_single_ecc_err_l7_q), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu0_vld_nxt_l5 (l2_tbnk0_cpu0_vld_nxt_l5), + .l2_tbnk_cpu0_wr_access_l4_dly (l2_tbnk0_cpu0_wr_access_l4_dly), + .l2_tbnk_cpu1_ccb_xfer_l4_dly2 (l2_tbnk0_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk_cpu1_hit_l4 (l2_tbnk0_cpu1_hit_l4), + .l2_tbnk_cpu1_l2_inv_l4_dly2 (l2_tbnk0_cpu1_l2_inv_l4_dly2), + .l2_tbnk_cpu1_l2hit_e_l4 (l2_tbnk0_cpu1_l2hit_e_l4), + .l2_tbnk_cpu1_l2hit_s_l4 (l2_tbnk0_cpu1_l2hit_s_l4), + .l2_tbnk_cpu1_rd_access_l4_dly (l2_tbnk0_cpu1_rd_access_l4_dly), + .l2_tbnk_cpu1_self_evict_l4_dly_q (l2_tbnk0_cpu1_self_evict_l4_dly_q), + .l2_tbnk_cpu1_single_ecc_err_l7_q (l2_tbnk0_cpu1_single_ecc_err_l7_q), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu1_vld_nxt_l5 (l2_tbnk0_cpu1_vld_nxt_l5), + .l2_tbnk_cpu1_wr_access_l4_dly (l2_tbnk0_cpu1_wr_access_l4_dly), + .l2_tbnk_cpu2_ccb_xfer_l4_dly2 (l2_tbnk0_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk_cpu2_hit_l4 (l2_tbnk0_cpu2_hit_l4), + .l2_tbnk_cpu2_l2_inv_l4_dly2 (l2_tbnk0_cpu2_l2_inv_l4_dly2), + .l2_tbnk_cpu2_l2hit_e_l4 (l2_tbnk0_cpu2_l2hit_e_l4), + .l2_tbnk_cpu2_l2hit_s_l4 (l2_tbnk0_cpu2_l2hit_s_l4), + .l2_tbnk_cpu2_rd_access_l4_dly (l2_tbnk0_cpu2_rd_access_l4_dly), + .l2_tbnk_cpu2_self_evict_l4_dly_q (l2_tbnk0_cpu2_self_evict_l4_dly_q), + .l2_tbnk_cpu2_single_ecc_err_l7_q (l2_tbnk0_cpu2_single_ecc_err_l7_q), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu2_vld_nxt_l5 (l2_tbnk0_cpu2_vld_nxt_l5), + .l2_tbnk_cpu2_wr_access_l4_dly (l2_tbnk0_cpu2_wr_access_l4_dly), + .l2_tbnk_cpu3_ccb_xfer_l4_dly2 (l2_tbnk0_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk_cpu3_hit_l4 (l2_tbnk0_cpu3_hit_l4), + .l2_tbnk_cpu3_l2_inv_l4_dly2 (l2_tbnk0_cpu3_l2_inv_l4_dly2), + .l2_tbnk_cpu3_l2hit_e_l4 (l2_tbnk0_cpu3_l2hit_e_l4), + .l2_tbnk_cpu3_l2hit_s_l4 (l2_tbnk0_cpu3_l2hit_s_l4), + .l2_tbnk_cpu3_rd_access_l4_dly (l2_tbnk0_cpu3_rd_access_l4_dly), + .l2_tbnk_cpu3_self_evict_l4_dly_q (l2_tbnk0_cpu3_self_evict_l4_dly_q), + .l2_tbnk_cpu3_single_ecc_err_l7_q (l2_tbnk0_cpu3_single_ecc_err_l7_q), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu3_vld_nxt_l5 (l2_tbnk0_cpu3_vld_nxt_l5), + .l2_tbnk_cpu3_wr_access_l4_dly (l2_tbnk0_cpu3_wr_access_l4_dly), + .l2_tbnk_cpu_rvalid_init_nxt_l5 (l2_tbnk0_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk_cpu_rvalid_nxt_l5 (l2_tbnk0_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk_cpu_snp_hit_e_l4_q (l2_tbnk0_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk_crit_qw_nxt_l5 (l2_tbnk0_crit_qw_nxt_l5), + .l2_tbnk_data_corrected_l7_q (l2_tbnk0_data_corrected_l7_q[143:0]), + .l2_tbnk_data_l6 (l2_tbnk0_data_l6[127:0]), + .l2_tbnk_dbg_ram_acc_l5a (l2_tbnk0_dbg_ram_acc_l5a), + .l2_tbnk_dbg_ram_acc_unit_nxt (l2_tbnk0_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk_dbg_ram_id_nxt_l5 (l2_tbnk0_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk_dirty_l3_q (l2_tbnk0_dirty_l3_q), + .l2_tbnk_double_ecc_err_l7_q (l2_tbnk0_double_ecc_err_l7_q), + .l2_tbnk_early_rvalid_l4_q (l2_tbnk0_early_rvalid_l4_q), + .l2_tbnk_ecc_fixup_blk_arb (l2_tbnk0_ecc_fixup_blk_arb), + .l2_tbnk_ecc_fixup_inprog_dly_q (l2_tbnk0_ecc_fixup_inprog_dly_q), + .l2_tbnk_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk_ecc_syndrome_reg_q (l2_tbnk0_ecc_syndrome_reg_q[31:0]), + .l2_tbnk_evict_special_hazard_l3_q (l2_tbnk0_evict_special_hazard_l3_q), + .l2_tbnk_evict_special_hazard_rwvic_l3_q (l2_tbnk0_evict_special_hazard_rwvic_l3_q), + .l2_tbnk_excl_l4_q (l2_tbnk0_excl_l4_q), + .l2_tbnk_feq_addr_upd (l2_tbnk0_feq_addr_upd[44:6]), + .l2_tbnk_feq_clr_l4 (l2_tbnk0_feq_clr_l4), + .l2_tbnk_full_miss_l4_q (l2_tbnk0_full_miss_l4_q), + .l2_tbnk_hit_l4 (l2_tbnk0_hit_l4), + .l2_tbnk_hit_l7_q (l2_tbnk0_hit_l7_q), + .l2_tbnk_hit_way_l4_q (l2_tbnk0_hit_way_l4_q[3:0]), + .l2_tbnk_id_l6_q (l2_tbnk0_id_l6_q[9:0]), + .l2_tbnk_id_nxt_l5 (l2_tbnk0_id_nxt_l5[9:0]), + .l2_tbnk_idle (l2_tbnk0_idle), + .l2_tbnk_l2hit_e_l4 (l2_tbnk0_l2hit_e_l4), + .l2_tbnk_l2hit_s_l4 (l2_tbnk0_l2hit_s_l4), + .l2_tbnk_l2v_s_q (l2_tbnk0_l2v_s_q), + .l2_tbnk_l2v_vld_q (l2_tbnk0_l2v_vld_q), + .l2_tbnk_last_qw_l6_q (l2_tbnk0_last_qw_l6_q), + .l2_tbnk_last_qw_nxt_l5 (l2_tbnk0_last_qw_nxt_l5), + .l2_tbnk_lock_l4 (l2_tbnk0_lock_l4[2:0]), + .l2_tbnk_merrsr_data (l2_tbnk0_merrsr_data[32:0]), + .l2_tbnk_pf_cnt_dec_l4_dly (l2_tbnk0_pf_cnt_dec_l4_dly), + .l2_tbnk_pf_req_sel_for_fwd_l4 (l2_tbnk0_pf_req_sel_for_fwd_l4), + .l2_tbnk_prfm_nxt_l5 (l2_tbnk0_prfm_nxt_l5), + .l2_tbnk_prot_l4_q (l2_tbnk0_prot_l4_q[3:0]), + .l2_tbnk_qw_cnt_l3_q (l2_tbnk0_qw_cnt_l3_q[1:0]), + .l2_tbnk_raw_hit_l4_q (l2_tbnk0_raw_hit_l4_q), + .l2_tbnk_rbufid_nxt_l5 (l2_tbnk0_rbufid_nxt_l5[2:0]), + .l2_tbnk_rd_en_nxt_l5 (l2_tbnk0_rd_en_nxt_l5), + .l2_tbnk_rwvic_axi_read_err_l3_q (l2_tbnk0_rwvic_axi_read_err_l3_q), + .l2_tbnk_rwvic_ccb_dirty_l6_q (l2_tbnk0_rwvic_ccb_dirty_l6_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l3_q (l2_tbnk0_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l6_q (l2_tbnk0_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk_rwvic_cmo_inv_l7_q (l2_tbnk0_rwvic_cmo_inv_l7_q), + .l2_tbnk_rwvic_cmo_l7_q (l2_tbnk0_rwvic_cmo_l7_q), + .l2_tbnk_rwvic_cmo_pou_l6_q (l2_tbnk0_rwvic_cmo_pou_l6_q), + .l2_tbnk_rwvic_cmo_setway_ls_l6_q (l2_tbnk0_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk_rwvic_ddi_l6_q (l2_tbnk0_rwvic_ddi_l6_q), + .l2_tbnk_rwvic_l2hit_e_l3_q (l2_tbnk0_rwvic_l2hit_e_l3_q), + .l2_tbnk_rwvic_l2hit_e_l7_q (l2_tbnk0_rwvic_l2hit_e_l7_q), + .l2_tbnk_rwvic_l2v_dirty_l7_q (l2_tbnk0_rwvic_l2v_dirty_l7_q), + .l2_tbnk_rwvic_l2v_page_attr_l7_q (l2_tbnk0_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk_rwvic_l2v_vld_l6_q (l2_tbnk0_rwvic_l2v_vld_l6_q), + .l2_tbnk_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk0_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk_rwvic_owner_l7_q (l2_tbnk0_rwvic_owner_l7_q[2:0]), + .l2_tbnk_rwvic_rd_type_l6_q (l2_tbnk0_rwvic_rd_type_l6_q), + .l2_tbnk_rwvic_snp_l3_q (l2_tbnk0_rwvic_snp_l3_q), + .l2_tbnk_rwvic_snp_l6_q (l2_tbnk0_rwvic_snp_l6_q), + .l2_tbnk_rwvic_tag_wr_l0 (l2_tbnk0_rwvic_tag_wr_l0), + .l2_tbnk_rwvic_wa_l6_q (l2_tbnk0_rwvic_wa_l6_q), + .l2_tbnk_size_l4_q (l2_tbnk0_size_l4_q[2:0]), + .l2_tbnk_snp_hit_e_l4_q (l2_tbnk0_snp_hit_e_l4_q), + .l2_tbnk_snp_hit_s_l4_q (l2_tbnk0_snp_hit_s_l4_q), + .l2_tbnk_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk0_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk_snp_tag_wr_l2_hit_state_l1 (l2_tbnk0_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk_snp_tag_wr_l2_hit_way_l1 (l2_tbnk0_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk_special_evict_hazard_l3 (l2_tbnk0_special_evict_hazard_l3), + .l2_tbnk_special_hazard_l3_q (l2_tbnk0_special_hazard_l3_q), + .l2_tbnk_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk0_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk_tag_ecc_err_cpu0_l4 (l2_tbnk0_tag_ecc_err_cpu0_l4), + .l2_tbnk_tag_ecc_err_cpu1_l4 (l2_tbnk0_tag_ecc_err_cpu1_l4), + .l2_tbnk_tag_ecc_err_cpu2_l4 (l2_tbnk0_tag_ecc_err_cpu2_l4), + .l2_tbnk_tag_ecc_err_cpu3_l4 (l2_tbnk0_tag_ecc_err_cpu3_l4), + .l2_tbnk_tag_ecc_err_l4 (l2_tbnk0_tag_ecc_err_l4), + .l2_tbnk_ulen_l4_q (l2_tbnk0_ulen_l4_q[1:0]), + .l2_tbnk_vld_init_l6_q (l2_tbnk0_vld_init_l6_q), + .l2_tbnk_vld_l6_q (l2_tbnk0_vld_l6_q), + .l2_tbnk_way_l4_q (l2_tbnk0_way_l4_q), + .l2_tbnk_way_nxt_l3a (l2_tbnk0_way_nxt_l3a), + .l2_tbnk_wr_data_l3 (l2_tbnk0_wr_data_l3[143:0]), + .l2_tbnk_wr_data_l4_en (l2_tbnk0_wr_data_l4_en), + .l2_tbnk_wr_non_crit_id_l4_q (l2_tbnk0_wr_non_crit_id_l4_q[11:0]), + + // inputs + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ), + .ck_areset_l2 (ck_areset_l2), + .ck_gclkl2 (ck_gclkb0), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_mbist2_snp0_outdata_b2 (l2_mbist2_tbnk0_snp0_outdata_b2[79:0]), + .l2_mbist2_snp0_outdata_vld_b2 (l2_mbist2_tbnk0_snp0_outdata_vld_b2), + .l2_mbist2_snp1_outdata_b2 (l2_mbist2_tbnk0_snp1_outdata_b2[79:0]), + .l2_mbist2_snp1_outdata_vld_b2 (l2_mbist2_tbnk0_snp1_outdata_vld_b2), + .l2_mbist2_snp2_outdata_b2 (l2_mbist2_tbnk0_snp2_outdata_b2[79:0]), + .l2_mbist2_snp2_outdata_vld_b2 (l2_mbist2_tbnk0_snp2_outdata_vld_b2), + .l2_mbist2_snp3_outdata_b2 (l2_mbist2_tbnk0_snp3_outdata_b2[79:0]), + .l2_mbist2_snp3_outdata_vld_b2 (l2_mbist2_tbnk0_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_skyros_intf (1'b0), + .l2_tbnk_addr_l1 (l2_tbnk0_addr_l1[44:0]), + .l2_tbnk_asq_cmp_evict_l3_q (l2_tbnk0_asq_cmp_evict_l3_q), + .l2_tbnk_asq_full_flsh (l2_tbnk0_asq_full_flsh), + .l2_tbnk_asq_nc_so_dev_limit (l2_tbnk0_asq_nc_so_dev_limit), + .l2_tbnk_cache_attr_l1 (l2_tbnk0_cache_attr_l1[2:0]), + .l2_tbnk_cfg_ecc_en (l2_tbnk0_cfg_ecc_en), + .l2_tbnk_cpu0_peq_full_q (l2_tbnk0_cpu0_peq_full_q), + .l2_tbnk_cpu0_peq_hit_q (l2_tbnk0_cpu0_peq_hit_q), + .l2_tbnk_cpu0_peq_self_evict_l3_q (l2_tbnk0_cpu0_peq_self_evict_l3_q), + .l2_tbnk_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu0_snp_hit_e_l3 (l2_tbnk0_cpu0_snp_hit_e_l3), + .l2_tbnk_cpu0_snp_hit_s_l3 (l2_tbnk0_cpu0_snp_hit_s_l3), + .l2_tbnk_cpu0_snp_setway_addr_l3 (l2_tbnk0_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu1_peq_full_q (l2_tbnk0_cpu1_peq_full_q), + .l2_tbnk_cpu1_peq_hit_q (l2_tbnk0_cpu1_peq_hit_q), + .l2_tbnk_cpu1_peq_self_evict_l3_q (l2_tbnk0_cpu1_peq_self_evict_l3_q), + .l2_tbnk_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu1_snp_hit_e_l3 (l2_tbnk0_cpu1_snp_hit_e_l3), + .l2_tbnk_cpu1_snp_hit_s_l3 (l2_tbnk0_cpu1_snp_hit_s_l3), + .l2_tbnk_cpu1_snp_setway_addr_l3 (l2_tbnk0_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu2_peq_full_q (l2_tbnk0_cpu2_peq_full_q), + .l2_tbnk_cpu2_peq_hit_q (l2_tbnk0_cpu2_peq_hit_q), + .l2_tbnk_cpu2_peq_self_evict_l3_q (l2_tbnk0_cpu2_peq_self_evict_l3_q), + .l2_tbnk_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu2_snp_hit_e_l3 (l2_tbnk0_cpu2_snp_hit_e_l3), + .l2_tbnk_cpu2_snp_hit_s_l3 (l2_tbnk0_cpu2_snp_hit_s_l3), + .l2_tbnk_cpu2_snp_setway_addr_l3 (l2_tbnk0_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu3_peq_full_q (l2_tbnk0_cpu3_peq_full_q), + .l2_tbnk_cpu3_peq_hit_q (l2_tbnk0_cpu3_peq_hit_q), + .l2_tbnk_cpu3_peq_self_evict_l3_q (l2_tbnk0_cpu3_peq_self_evict_l3_q), + .l2_tbnk_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu3_snp_hit_e_l3 (l2_tbnk0_cpu3_snp_hit_e_l3), + .l2_tbnk_cpu3_snp_hit_s_l3 (l2_tbnk0_cpu3_snp_hit_s_l3), + .l2_tbnk_cpu3_snp_setway_addr_l3 (l2_tbnk0_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_dirty_l1 (l2_tbnk0_dirty_l1), + .l2_tbnk_dis_ns_dbg_arr_acc_x2 (l2_tbnk0_dis_ns_dbg_arr_acc_x2), + .l2_tbnk_excl_l1 (l2_tbnk0_excl_l1), + .l2_tbnk_feq_alloc_failed_l4 (l2_tbnk0_feq_alloc_failed_l4), + .l2_tbnk_feq_axi_wr_vld_not_popped (l2_tbnk0_feq_axi_wr_vld_not_popped), + .l2_tbnk_feq_frc_incl_l3a (l2_tbnk0_feq_frc_incl_l3a[15:0]), + .l2_tbnk_feq_kill_l3 (l2_tbnk0_feq_kill_l3), + .l2_tbnk_feq_last_id_q (l2_tbnk0_feq_last_id_q[4:0]), + .l2_tbnk_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk_feq_tbnk_id_update_or_l3 (l2_tbnk0_feq_tbnk_id_update_or_l3), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .l2_tbnk_id_l1 (l2_tbnk0_id_l1[9:0]), + .l2_tbnk_init_req_l1 (l2_tbnk0_init_req_l1), + .l2_tbnk_kill_l2 (l2_tbnk0_kill_l2), + .l2_tbnk_l2bb_fake_wr_l1 (l2_tbnk0_l2bb_fake_wr_l1), + .l2_tbnk_l2bb_wr_l1 (l2_tbnk0_l2bb_wr_l1), + .l2_tbnk_last_qw_l1 (l2_tbnk0_last_qw_l1), + .l2_tbnk_lock_l1 (l2_tbnk0_lock_l1[2:0]), + .l2_tbnk_page_attr_l1 (l2_tbnk0_page_attr_l1[9:0]), + .l2_tbnk_partial_dw_wr_l1 (l2_tbnk0_partial_dw_wr_l1), + .l2_tbnk_pf_hazard_l3 (l2_tbnk0_pf_hazard_l3), + .l2_tbnk_prfm_l1 (l2_tbnk0_prfm_l1), + .l2_tbnk_prot_l1 (l2_tbnk0_prot_l1[3:0]), + .l2_tbnk_qw_cnt_l1 (l2_tbnk0_qw_cnt_l1[1:0]), + .l2_tbnk_rd_fail_hazchk_feq_l3 (l2_tbnk0_rd_fail_hazchk_feq_l3), + .l2_tbnk_rwvic_axi_read_err_l1 (l2_tbnk0_rwvic_axi_read_err_l1), + .l2_tbnk_rwvic_ccb_ls_xfer_l1 (l2_tbnk0_rwvic_ccb_ls_xfer_l1), + .l2_tbnk_rwvic_ccb_way_l1 (l2_tbnk0_rwvic_ccb_way_l1[3:0]), + .l2_tbnk_rwvic_cmo_clean_l1 (l2_tbnk0_rwvic_cmo_clean_l1), + .l2_tbnk_rwvic_cmo_inv_l1 (l2_tbnk0_rwvic_cmo_inv_l1), + .l2_tbnk_rwvic_cmo_pou_l1 (l2_tbnk0_rwvic_cmo_pou_l1), + .l2_tbnk_rwvic_cmo_setway_l1 (l2_tbnk0_rwvic_cmo_setway_l1), + .l2_tbnk_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk_rwvic_cpu_fb_id_l1 (l2_tbnk0_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk_rwvic_cpu_id_dcd_l1 (l2_tbnk0_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk_rwvic_feq_cmp_l3_q (l2_tbnk0_rwvic_feq_cmp_l3_q), + .l2_tbnk_rwvic_frc_l2hit_fwd_l1 (l2_tbnk0_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk_rwvic_l2hit_e_l1 (l2_tbnk0_rwvic_l2hit_e_l1), + .l2_tbnk_rwvic_mesi_sh_l1 (l2_tbnk0_rwvic_mesi_sh_l1), + .l2_tbnk_rwvic_owner_l1 (l2_tbnk0_rwvic_owner_l1[2:0]), + .l2_tbnk_rwvic_snp_clr_dirty_l1 (l2_tbnk0_rwvic_snp_clr_dirty_l1), + .l2_tbnk_rwvic_snp_inv_l1 (l2_tbnk0_rwvic_snp_inv_l1), + .l2_tbnk_rwvic_snp_l1 (l2_tbnk0_rwvic_snp_l1), + .l2_tbnk_rwvic_type_l1 (l2_tbnk0_rwvic_type_l1[3:0]), + .l2_tbnk_rwvic_wa_l1 (l2_tbnk0_rwvic_wa_l1), + .l2_tbnk_sel_l1 (l2_tbnk0_sel_l1[13:0]), + .l2_tbnk_size_l1 (l2_tbnk0_size_l1[2:0]), + .l2_tbnk_snp_byp_peq_haz_pending_q (l2_tbnk0_snp_byp_peq_haz_pending_q), + .l2_tbnk_snp_dvm_cmpl_l1 (l2_tbnk0_snp_dvm_cmpl_l1), + .l2_tbnk_snp_hit_feq_evict_l4_dly (l2_tbnk0_snp_hit_feq_evict_l4_dly), + .l2_tbnk_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_sync_l1 (l2_tbnk0_sync_l1), + .l2_tbnk_type_l1 (l2_tbnk0_type_l1[6:0]), + .l2_tbnk_ulen_l1 (l2_tbnk0_ulen_l1[1:0]), + .l2_tbnk_way_l1 (l2_tbnk0_way_l1), + .l2_tbnk_wr_data_l3a_q (l2_tbnk0_wr_data_l3a_q[127:0]), + .l2_tbnk_wr_err_l1 (l2_tbnk0_wr_err_l1), + .l2_tbnk_wr_fail_feq_full_l3 (l2_tbnk0_wr_fail_feq_full_l3), + .l2_tbnk_wr_fail_hazchk_feq_l3 (l2_tbnk0_wr_fail_hazchk_feq_l3), + .l2_tbnk_wr_non_crit_id_l1 (l2_tbnk0_wr_non_crit_id_l1[11:0]), + .l2_tbnk_wr_strb_mask_l3a_q (l2_tbnk0_wr_strb_mask_l3a_q[15:0]) + ); // ul2_tbnk0 + + maia_l2_tbnk ul2_tbnk1( // outputs + .l2_mbist2_addr_b1 (l2_mbist2_tbnk1_addr_b1[16:0]), + .l2_mbist2_array_b1 (l2_mbist2_tbnk1_array_b1[2:0]), + .l2_mbist2_be_b1 (l2_mbist2_tbnk1_be_b1[17:0]), + .l2_mbist2_en_b1 (l2_mbist2_tbnk1_en_b1), + .l2_mbist2_indata_b1 (l2_mbist2_tbnk1_indata_b1[143:0]), + .l2_mbist2_tbnk_all_b1 (l2_mbist2_tbnk1_all_b1), + .l2_mbist2_tbnk_outdata_b3 (l2_mbist2_tbnk1_outdata_b3[143:0]), + .l2_mbist2_tbnk_sel_b1 (l2_mbist2_tbnk1_sel_b1), + .l2_mbist2_tbnk_snp0_sel_b1 (l2_mbist2_tbnk1_snp0_sel_b1), + .l2_mbist2_tbnk_snp1_sel_b1 (l2_mbist2_tbnk1_snp1_sel_b1), + .l2_mbist2_tbnk_snp2_sel_b1 (l2_mbist2_tbnk1_snp2_sel_b1), + .l2_mbist2_tbnk_snp3_sel_b1 (l2_mbist2_tbnk1_snp3_sel_b1), + .l2_mbist2_wr_en_b1 (l2_mbist2_tbnk1_wr_en_b1), + .l2_tbnk_addr44_l3_q (l2_tbnk1_addr44_l3_q), + .l2_tbnk_addr_l6 (l2_tbnk1_addr_l6[5:2]), + .l2_tbnk_all_tag_incl_active_l3 (l2_tbnk1_all_tag_incl_active_l3), + .l2_tbnk_cmo_setway_l2_inv_incl_l4 (l2_tbnk1_cmo_setway_l2_inv_incl_l4), + .l2_tbnk_cpu0_ccb_xfer_l4_dly2 (l2_tbnk1_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk_cpu0_hit_l4 (l2_tbnk1_cpu0_hit_l4), + .l2_tbnk_cpu0_l2_inv_l4_dly2 (l2_tbnk1_cpu0_l2_inv_l4_dly2), + .l2_tbnk_cpu0_l2hit_e_l4 (l2_tbnk1_cpu0_l2hit_e_l4), + .l2_tbnk_cpu0_l2hit_s_l4 (l2_tbnk1_cpu0_l2hit_s_l4), + .l2_tbnk_cpu0_rd_access_l4_dly (l2_tbnk1_cpu0_rd_access_l4_dly), + .l2_tbnk_cpu0_self_evict_l4_dly_q (l2_tbnk1_cpu0_self_evict_l4_dly_q), + .l2_tbnk_cpu0_single_ecc_err_l7_q (l2_tbnk1_cpu0_single_ecc_err_l7_q), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu0_vld_nxt_l5 (l2_tbnk1_cpu0_vld_nxt_l5), + .l2_tbnk_cpu0_wr_access_l4_dly (l2_tbnk1_cpu0_wr_access_l4_dly), + .l2_tbnk_cpu1_ccb_xfer_l4_dly2 (l2_tbnk1_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk_cpu1_hit_l4 (l2_tbnk1_cpu1_hit_l4), + .l2_tbnk_cpu1_l2_inv_l4_dly2 (l2_tbnk1_cpu1_l2_inv_l4_dly2), + .l2_tbnk_cpu1_l2hit_e_l4 (l2_tbnk1_cpu1_l2hit_e_l4), + .l2_tbnk_cpu1_l2hit_s_l4 (l2_tbnk1_cpu1_l2hit_s_l4), + .l2_tbnk_cpu1_rd_access_l4_dly (l2_tbnk1_cpu1_rd_access_l4_dly), + .l2_tbnk_cpu1_self_evict_l4_dly_q (l2_tbnk1_cpu1_self_evict_l4_dly_q), + .l2_tbnk_cpu1_single_ecc_err_l7_q (l2_tbnk1_cpu1_single_ecc_err_l7_q), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu1_vld_nxt_l5 (l2_tbnk1_cpu1_vld_nxt_l5), + .l2_tbnk_cpu1_wr_access_l4_dly (l2_tbnk1_cpu1_wr_access_l4_dly), + .l2_tbnk_cpu2_ccb_xfer_l4_dly2 (l2_tbnk1_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk_cpu2_hit_l4 (l2_tbnk1_cpu2_hit_l4), + .l2_tbnk_cpu2_l2_inv_l4_dly2 (l2_tbnk1_cpu2_l2_inv_l4_dly2), + .l2_tbnk_cpu2_l2hit_e_l4 (l2_tbnk1_cpu2_l2hit_e_l4), + .l2_tbnk_cpu2_l2hit_s_l4 (l2_tbnk1_cpu2_l2hit_s_l4), + .l2_tbnk_cpu2_rd_access_l4_dly (l2_tbnk1_cpu2_rd_access_l4_dly), + .l2_tbnk_cpu2_self_evict_l4_dly_q (l2_tbnk1_cpu2_self_evict_l4_dly_q), + .l2_tbnk_cpu2_single_ecc_err_l7_q (l2_tbnk1_cpu2_single_ecc_err_l7_q), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu2_vld_nxt_l5 (l2_tbnk1_cpu2_vld_nxt_l5), + .l2_tbnk_cpu2_wr_access_l4_dly (l2_tbnk1_cpu2_wr_access_l4_dly), + .l2_tbnk_cpu3_ccb_xfer_l4_dly2 (l2_tbnk1_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk_cpu3_hit_l4 (l2_tbnk1_cpu3_hit_l4), + .l2_tbnk_cpu3_l2_inv_l4_dly2 (l2_tbnk1_cpu3_l2_inv_l4_dly2), + .l2_tbnk_cpu3_l2hit_e_l4 (l2_tbnk1_cpu3_l2hit_e_l4), + .l2_tbnk_cpu3_l2hit_s_l4 (l2_tbnk1_cpu3_l2hit_s_l4), + .l2_tbnk_cpu3_rd_access_l4_dly (l2_tbnk1_cpu3_rd_access_l4_dly), + .l2_tbnk_cpu3_self_evict_l4_dly_q (l2_tbnk1_cpu3_self_evict_l4_dly_q), + .l2_tbnk_cpu3_single_ecc_err_l7_q (l2_tbnk1_cpu3_single_ecc_err_l7_q), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu3_vld_nxt_l5 (l2_tbnk1_cpu3_vld_nxt_l5), + .l2_tbnk_cpu3_wr_access_l4_dly (l2_tbnk1_cpu3_wr_access_l4_dly), + .l2_tbnk_cpu_rvalid_init_nxt_l5 (l2_tbnk1_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk_cpu_rvalid_nxt_l5 (l2_tbnk1_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk_cpu_snp_hit_e_l4_q (l2_tbnk1_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk_crit_qw_nxt_l5 (l2_tbnk1_crit_qw_nxt_l5), + .l2_tbnk_data_corrected_l7_q (l2_tbnk1_data_corrected_l7_q[143:0]), + .l2_tbnk_data_l6 (l2_tbnk1_data_l6[127:0]), + .l2_tbnk_dbg_ram_acc_l5a (l2_tbnk1_dbg_ram_acc_l5a), + .l2_tbnk_dbg_ram_acc_unit_nxt (l2_tbnk1_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk_dbg_ram_id_nxt_l5 (l2_tbnk1_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk_dirty_l3_q (l2_tbnk1_dirty_l3_q), + .l2_tbnk_double_ecc_err_l7_q (l2_tbnk1_double_ecc_err_l7_q), + .l2_tbnk_early_rvalid_l4_q (l2_tbnk1_early_rvalid_l4_q), + .l2_tbnk_ecc_fixup_blk_arb (l2_tbnk1_ecc_fixup_blk_arb), + .l2_tbnk_ecc_fixup_inprog_dly_q (l2_tbnk1_ecc_fixup_inprog_dly_q), + .l2_tbnk_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk_ecc_syndrome_reg_q (l2_tbnk1_ecc_syndrome_reg_q[31:0]), + .l2_tbnk_evict_special_hazard_l3_q (l2_tbnk1_evict_special_hazard_l3_q), + .l2_tbnk_evict_special_hazard_rwvic_l3_q (l2_tbnk1_evict_special_hazard_rwvic_l3_q), + .l2_tbnk_excl_l4_q (l2_tbnk1_excl_l4_q), + .l2_tbnk_feq_addr_upd (l2_tbnk1_feq_addr_upd[44:6]), + .l2_tbnk_feq_clr_l4 (l2_tbnk1_feq_clr_l4), + .l2_tbnk_full_miss_l4_q (l2_tbnk1_full_miss_l4_q), + .l2_tbnk_hit_l4 (l2_tbnk1_hit_l4), + .l2_tbnk_hit_l7_q (l2_tbnk1_hit_l7_q), + .l2_tbnk_hit_way_l4_q (l2_tbnk1_hit_way_l4_q[3:0]), + .l2_tbnk_id_l6_q (l2_tbnk1_id_l6_q[9:0]), + .l2_tbnk_id_nxt_l5 (l2_tbnk1_id_nxt_l5[9:0]), + .l2_tbnk_idle (l2_tbnk1_idle), + .l2_tbnk_l2hit_e_l4 (l2_tbnk1_l2hit_e_l4), + .l2_tbnk_l2hit_s_l4 (l2_tbnk1_l2hit_s_l4), + .l2_tbnk_l2v_s_q (l2_tbnk1_l2v_s_q), + .l2_tbnk_l2v_vld_q (l2_tbnk1_l2v_vld_q), + .l2_tbnk_last_qw_l6_q (l2_tbnk1_last_qw_l6_q), + .l2_tbnk_last_qw_nxt_l5 (l2_tbnk1_last_qw_nxt_l5), + .l2_tbnk_lock_l4 (l2_tbnk1_lock_l4[2:0]), + .l2_tbnk_merrsr_data (l2_tbnk1_merrsr_data[32:0]), + .l2_tbnk_pf_cnt_dec_l4_dly (l2_tbnk1_pf_cnt_dec_l4_dly), + .l2_tbnk_pf_req_sel_for_fwd_l4 (l2_tbnk1_pf_req_sel_for_fwd_l4), + .l2_tbnk_prfm_nxt_l5 (l2_tbnk1_prfm_nxt_l5), + .l2_tbnk_prot_l4_q (l2_tbnk1_prot_l4_q[3:0]), + .l2_tbnk_qw_cnt_l3_q (l2_tbnk1_qw_cnt_l3_q[1:0]), + .l2_tbnk_raw_hit_l4_q (l2_tbnk1_raw_hit_l4_q), + .l2_tbnk_rbufid_nxt_l5 (l2_tbnk1_rbufid_nxt_l5[2:0]), + .l2_tbnk_rd_en_nxt_l5 (l2_tbnk1_rd_en_nxt_l5), + .l2_tbnk_rwvic_axi_read_err_l3_q (l2_tbnk1_rwvic_axi_read_err_l3_q), + .l2_tbnk_rwvic_ccb_dirty_l6_q (l2_tbnk1_rwvic_ccb_dirty_l6_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l3_q (l2_tbnk1_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l6_q (l2_tbnk1_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk_rwvic_cmo_inv_l7_q (l2_tbnk1_rwvic_cmo_inv_l7_q), + .l2_tbnk_rwvic_cmo_l7_q (l2_tbnk1_rwvic_cmo_l7_q), + .l2_tbnk_rwvic_cmo_pou_l6_q (l2_tbnk1_rwvic_cmo_pou_l6_q), + .l2_tbnk_rwvic_cmo_setway_ls_l6_q (l2_tbnk1_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk_rwvic_ddi_l6_q (l2_tbnk1_rwvic_ddi_l6_q), + .l2_tbnk_rwvic_l2hit_e_l3_q (l2_tbnk1_rwvic_l2hit_e_l3_q), + .l2_tbnk_rwvic_l2hit_e_l7_q (l2_tbnk1_rwvic_l2hit_e_l7_q), + .l2_tbnk_rwvic_l2v_dirty_l7_q (l2_tbnk1_rwvic_l2v_dirty_l7_q), + .l2_tbnk_rwvic_l2v_page_attr_l7_q (l2_tbnk1_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk_rwvic_l2v_vld_l6_q (l2_tbnk1_rwvic_l2v_vld_l6_q), + .l2_tbnk_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk1_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk_rwvic_owner_l7_q (l2_tbnk1_rwvic_owner_l7_q[2:0]), + .l2_tbnk_rwvic_rd_type_l6_q (l2_tbnk1_rwvic_rd_type_l6_q), + .l2_tbnk_rwvic_snp_l3_q (l2_tbnk1_rwvic_snp_l3_q), + .l2_tbnk_rwvic_snp_l6_q (l2_tbnk1_rwvic_snp_l6_q), + .l2_tbnk_rwvic_tag_wr_l0 (l2_tbnk1_rwvic_tag_wr_l0), + .l2_tbnk_rwvic_wa_l6_q (l2_tbnk1_rwvic_wa_l6_q), + .l2_tbnk_size_l4_q (l2_tbnk1_size_l4_q[2:0]), + .l2_tbnk_snp_hit_e_l4_q (l2_tbnk1_snp_hit_e_l4_q), + .l2_tbnk_snp_hit_s_l4_q (l2_tbnk1_snp_hit_s_l4_q), + .l2_tbnk_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk1_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk_snp_tag_wr_l2_hit_state_l1 (l2_tbnk1_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk_snp_tag_wr_l2_hit_way_l1 (l2_tbnk1_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk_special_evict_hazard_l3 (l2_tbnk1_special_evict_hazard_l3), + .l2_tbnk_special_hazard_l3_q (l2_tbnk1_special_hazard_l3_q), + .l2_tbnk_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk1_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk_tag_ecc_err_cpu0_l4 (l2_tbnk1_tag_ecc_err_cpu0_l4), + .l2_tbnk_tag_ecc_err_cpu1_l4 (l2_tbnk1_tag_ecc_err_cpu1_l4), + .l2_tbnk_tag_ecc_err_cpu2_l4 (l2_tbnk1_tag_ecc_err_cpu2_l4), + .l2_tbnk_tag_ecc_err_cpu3_l4 (l2_tbnk1_tag_ecc_err_cpu3_l4), + .l2_tbnk_tag_ecc_err_l4 (l2_tbnk1_tag_ecc_err_l4), + .l2_tbnk_ulen_l4_q (l2_tbnk1_ulen_l4_q[1:0]), + .l2_tbnk_vld_init_l6_q (l2_tbnk1_vld_init_l6_q), + .l2_tbnk_vld_l6_q (l2_tbnk1_vld_l6_q), + .l2_tbnk_way_l4_q (l2_tbnk1_way_l4_q), + .l2_tbnk_way_nxt_l3a (l2_tbnk1_way_nxt_l3a), + .l2_tbnk_wr_data_l3 (l2_tbnk1_wr_data_l3[143:0]), + .l2_tbnk_wr_data_l4_en (l2_tbnk1_wr_data_l4_en), + .l2_tbnk_wr_non_crit_id_l4_q (l2_tbnk1_wr_non_crit_id_l4_q[11:0]), + + // inputs + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ), + .ck_areset_l2 (ck_areset_l2), + .ck_gclkl2 (ck_gclkb1), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_mbist2_snp0_outdata_b2 (l2_mbist2_tbnk1_snp0_outdata_b2[79:0]), + .l2_mbist2_snp0_outdata_vld_b2 (l2_mbist2_tbnk1_snp0_outdata_vld_b2), + .l2_mbist2_snp1_outdata_b2 (l2_mbist2_tbnk1_snp1_outdata_b2[79:0]), + .l2_mbist2_snp1_outdata_vld_b2 (l2_mbist2_tbnk1_snp1_outdata_vld_b2), + .l2_mbist2_snp2_outdata_b2 (l2_mbist2_tbnk1_snp2_outdata_b2[79:0]), + .l2_mbist2_snp2_outdata_vld_b2 (l2_mbist2_tbnk1_snp2_outdata_vld_b2), + .l2_mbist2_snp3_outdata_b2 (l2_mbist2_tbnk1_snp3_outdata_b2[79:0]), + .l2_mbist2_snp3_outdata_vld_b2 (l2_mbist2_tbnk1_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_skyros_intf (1'b0), + .l2_tbnk_addr_l1 (l2_tbnk1_addr_l1[44:0]), + .l2_tbnk_asq_cmp_evict_l3_q (l2_tbnk1_asq_cmp_evict_l3_q), + .l2_tbnk_asq_full_flsh (l2_tbnk1_asq_full_flsh), + .l2_tbnk_asq_nc_so_dev_limit (l2_tbnk1_asq_nc_so_dev_limit), + .l2_tbnk_cache_attr_l1 (l2_tbnk1_cache_attr_l1[2:0]), + .l2_tbnk_cfg_ecc_en (l2_tbnk1_cfg_ecc_en), + .l2_tbnk_cpu0_peq_full_q (l2_tbnk1_cpu0_peq_full_q), + .l2_tbnk_cpu0_peq_hit_q (l2_tbnk1_cpu0_peq_hit_q), + .l2_tbnk_cpu0_peq_self_evict_l3_q (l2_tbnk1_cpu0_peq_self_evict_l3_q), + .l2_tbnk_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu0_snp_hit_e_l3 (l2_tbnk1_cpu0_snp_hit_e_l3), + .l2_tbnk_cpu0_snp_hit_s_l3 (l2_tbnk1_cpu0_snp_hit_s_l3), + .l2_tbnk_cpu0_snp_setway_addr_l3 (l2_tbnk1_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu1_peq_full_q (l2_tbnk1_cpu1_peq_full_q), + .l2_tbnk_cpu1_peq_hit_q (l2_tbnk1_cpu1_peq_hit_q), + .l2_tbnk_cpu1_peq_self_evict_l3_q (l2_tbnk1_cpu1_peq_self_evict_l3_q), + .l2_tbnk_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu1_snp_hit_e_l3 (l2_tbnk1_cpu1_snp_hit_e_l3), + .l2_tbnk_cpu1_snp_hit_s_l3 (l2_tbnk1_cpu1_snp_hit_s_l3), + .l2_tbnk_cpu1_snp_setway_addr_l3 (l2_tbnk1_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu2_peq_full_q (l2_tbnk1_cpu2_peq_full_q), + .l2_tbnk_cpu2_peq_hit_q (l2_tbnk1_cpu2_peq_hit_q), + .l2_tbnk_cpu2_peq_self_evict_l3_q (l2_tbnk1_cpu2_peq_self_evict_l3_q), + .l2_tbnk_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu2_snp_hit_e_l3 (l2_tbnk1_cpu2_snp_hit_e_l3), + .l2_tbnk_cpu2_snp_hit_s_l3 (l2_tbnk1_cpu2_snp_hit_s_l3), + .l2_tbnk_cpu2_snp_setway_addr_l3 (l2_tbnk1_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu3_peq_full_q (l2_tbnk1_cpu3_peq_full_q), + .l2_tbnk_cpu3_peq_hit_q (l2_tbnk1_cpu3_peq_hit_q), + .l2_tbnk_cpu3_peq_self_evict_l3_q (l2_tbnk1_cpu3_peq_self_evict_l3_q), + .l2_tbnk_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu3_snp_hit_e_l3 (l2_tbnk1_cpu3_snp_hit_e_l3), + .l2_tbnk_cpu3_snp_hit_s_l3 (l2_tbnk1_cpu3_snp_hit_s_l3), + .l2_tbnk_cpu3_snp_setway_addr_l3 (l2_tbnk1_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_dirty_l1 (l2_tbnk1_dirty_l1), + .l2_tbnk_dis_ns_dbg_arr_acc_x2 (l2_tbnk1_dis_ns_dbg_arr_acc_x2), + .l2_tbnk_excl_l1 (l2_tbnk1_excl_l1), + .l2_tbnk_feq_alloc_failed_l4 (l2_tbnk1_feq_alloc_failed_l4), + .l2_tbnk_feq_axi_wr_vld_not_popped (l2_tbnk1_feq_axi_wr_vld_not_popped), + .l2_tbnk_feq_frc_incl_l3a (l2_tbnk1_feq_frc_incl_l3a[15:0]), + .l2_tbnk_feq_kill_l3 (l2_tbnk1_feq_kill_l3), + .l2_tbnk_feq_last_id_q (l2_tbnk1_feq_last_id_q[4:0]), + .l2_tbnk_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk_feq_tbnk_id_update_or_l3 (l2_tbnk1_feq_tbnk_id_update_or_l3), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .l2_tbnk_id_l1 (l2_tbnk1_id_l1[9:0]), + .l2_tbnk_init_req_l1 (l2_tbnk1_init_req_l1), + .l2_tbnk_kill_l2 (l2_tbnk1_kill_l2), + .l2_tbnk_l2bb_fake_wr_l1 (l2_tbnk1_l2bb_fake_wr_l1), + .l2_tbnk_l2bb_wr_l1 (l2_tbnk1_l2bb_wr_l1), + .l2_tbnk_last_qw_l1 (l2_tbnk1_last_qw_l1), + .l2_tbnk_lock_l1 (l2_tbnk1_lock_l1[2:0]), + .l2_tbnk_page_attr_l1 (l2_tbnk1_page_attr_l1[9:0]), + .l2_tbnk_partial_dw_wr_l1 (l2_tbnk1_partial_dw_wr_l1), + .l2_tbnk_pf_hazard_l3 (l2_tbnk1_pf_hazard_l3), + .l2_tbnk_prfm_l1 (l2_tbnk1_prfm_l1), + .l2_tbnk_prot_l1 (l2_tbnk1_prot_l1[3:0]), + .l2_tbnk_qw_cnt_l1 (l2_tbnk1_qw_cnt_l1[1:0]), + .l2_tbnk_rd_fail_hazchk_feq_l3 (l2_tbnk1_rd_fail_hazchk_feq_l3), + .l2_tbnk_rwvic_axi_read_err_l1 (l2_tbnk1_rwvic_axi_read_err_l1), + .l2_tbnk_rwvic_ccb_ls_xfer_l1 (l2_tbnk1_rwvic_ccb_ls_xfer_l1), + .l2_tbnk_rwvic_ccb_way_l1 (l2_tbnk1_rwvic_ccb_way_l1[3:0]), + .l2_tbnk_rwvic_cmo_clean_l1 (l2_tbnk1_rwvic_cmo_clean_l1), + .l2_tbnk_rwvic_cmo_inv_l1 (l2_tbnk1_rwvic_cmo_inv_l1), + .l2_tbnk_rwvic_cmo_pou_l1 (l2_tbnk1_rwvic_cmo_pou_l1), + .l2_tbnk_rwvic_cmo_setway_l1 (l2_tbnk1_rwvic_cmo_setway_l1), + .l2_tbnk_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk_rwvic_cpu_fb_id_l1 (l2_tbnk1_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk_rwvic_cpu_id_dcd_l1 (l2_tbnk1_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk_rwvic_feq_cmp_l3_q (l2_tbnk1_rwvic_feq_cmp_l3_q), + .l2_tbnk_rwvic_frc_l2hit_fwd_l1 (l2_tbnk1_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk_rwvic_l2hit_e_l1 (l2_tbnk1_rwvic_l2hit_e_l1), + .l2_tbnk_rwvic_mesi_sh_l1 (l2_tbnk1_rwvic_mesi_sh_l1), + .l2_tbnk_rwvic_owner_l1 (l2_tbnk1_rwvic_owner_l1[2:0]), + .l2_tbnk_rwvic_snp_clr_dirty_l1 (l2_tbnk1_rwvic_snp_clr_dirty_l1), + .l2_tbnk_rwvic_snp_inv_l1 (l2_tbnk1_rwvic_snp_inv_l1), + .l2_tbnk_rwvic_snp_l1 (l2_tbnk1_rwvic_snp_l1), + .l2_tbnk_rwvic_type_l1 (l2_tbnk1_rwvic_type_l1[3:0]), + .l2_tbnk_rwvic_wa_l1 (l2_tbnk1_rwvic_wa_l1), + .l2_tbnk_sel_l1 (l2_tbnk1_sel_l1[13:0]), + .l2_tbnk_size_l1 (l2_tbnk1_size_l1[2:0]), + .l2_tbnk_snp_byp_peq_haz_pending_q (l2_tbnk1_snp_byp_peq_haz_pending_q), + .l2_tbnk_snp_dvm_cmpl_l1 (l2_tbnk1_snp_dvm_cmpl_l1), + .l2_tbnk_snp_hit_feq_evict_l4_dly (l2_tbnk1_snp_hit_feq_evict_l4_dly), + .l2_tbnk_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_sync_l1 (l2_tbnk1_sync_l1), + .l2_tbnk_type_l1 (l2_tbnk1_type_l1[6:0]), + .l2_tbnk_ulen_l1 (l2_tbnk1_ulen_l1[1:0]), + .l2_tbnk_way_l1 (l2_tbnk1_way_l1), + .l2_tbnk_wr_data_l3a_q (l2_tbnk1_wr_data_l3a_q[127:0]), + .l2_tbnk_wr_err_l1 (l2_tbnk1_wr_err_l1), + .l2_tbnk_wr_fail_feq_full_l3 (l2_tbnk1_wr_fail_feq_full_l3), + .l2_tbnk_wr_fail_hazchk_feq_l3 (l2_tbnk1_wr_fail_hazchk_feq_l3), + .l2_tbnk_wr_non_crit_id_l1 (l2_tbnk1_wr_non_crit_id_l1[11:0]), + .l2_tbnk_wr_strb_mask_l3a_q (l2_tbnk1_wr_strb_mask_l3a_q[15:0]) + ); // ul2_tbnk1 + + maia_dt_pclk udt_pclk( // outputs + .CTICHINACK (CTICHINACK[3:0]), + .CTICHOUT (CTICHOUT[3:0]), + .CTIIRQ (CTIIRQ[`MAIA_CN:0]), + .DBGPWRUPREQ (DBGPWRUPREQ[`MAIA_CN:0]), + .PMUSNAPSHOTACK (PMUSNAPSHOTACK[`MAIA_CN:0]), + .PRDATADBG (PRDATADBG[31:0]), + .PREADYDBG (PREADYDBG), + .PSLVERRDBG (PSLVERRDBG), + .dt_cpu0_apb_active_pclk (dt_cpu0_apb_active_pclk), + .dt_cpu0_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cpu0_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cpu0_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cpu0_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_cpu0_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_cpu0_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_cpu0_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_cpu0_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_cpu0_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_cpu0_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_cpu0_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_cpu0_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_cpu0_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_cpu0_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_cpu0_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_cpu0_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_cpu0_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_cpu0_poreset_status_ack_pclk (dt_cpu0_poreset_status_ack_pclk), + .dt_cpu0_trcauxctlr_sb_rcg_disable_pclk (dt_cpu0_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_apb_active_pclk (dt_cpu1_apb_active_pclk), + .dt_cpu1_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cpu1_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cpu1_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cpu1_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_cpu1_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_cpu1_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_cpu1_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_cpu1_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_cpu1_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_cpu1_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_cpu1_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_cpu1_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_cpu1_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_cpu1_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_cpu1_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_cpu1_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_cpu1_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_cpu1_poreset_status_ack_pclk (dt_cpu1_poreset_status_ack_pclk), + .dt_cpu1_trcauxctlr_sb_rcg_disable_pclk (dt_cpu1_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_apb_active_pclk (dt_cpu2_apb_active_pclk), + .dt_cpu2_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cpu2_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cpu2_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cpu2_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_cpu2_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_cpu2_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_cpu2_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_cpu2_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_cpu2_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_cpu2_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_cpu2_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_cpu2_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_cpu2_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_cpu2_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_cpu2_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_cpu2_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_cpu2_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_cpu2_poreset_status_ack_pclk (dt_cpu2_poreset_status_ack_pclk), + .dt_cpu2_trcauxctlr_sb_rcg_disable_pclk (dt_cpu2_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_apb_active_pclk (dt_cpu3_apb_active_pclk), + .dt_cpu3_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cpu3_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cpu3_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cpu3_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_cpu3_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_cpu3_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_cpu3_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_cpu3_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_cpu3_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_cpu3_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_cpu3_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_cpu3_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_cpu3_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_cpu3_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_cpu3_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_cpu3_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_cpu3_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_cpu3_poreset_status_ack_pclk (dt_cpu3_poreset_status_ack_pclk), + .dt_cpu3_trcauxctlr_sb_rcg_disable_pclk (dt_cpu3_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + + // inputs + .CIHSBYPASS (CIHSBYPASS[3:0]), + .CISBYPASS (CISBYPASS), + .CLUSTERIDAFF1 (CLUSTERIDAFF1[7:0]), + .CLUSTERIDAFF2 (CLUSTERIDAFF2[7:0]), + .CRYPTODISABLE (CRYPTODISABLE[`MAIA_CN:0]), + .CTICHIN (CTICHIN[3:0]), + .CTICHOUTACK (CTICHOUTACK[3:0]), + .CTIIRQACK (CTIIRQACK[`MAIA_CN:0]), + .DBGEN (DBGEN[`MAIA_CN:0]), + .DBGPWRDUP (DBGPWRDUP[`MAIA_CN:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .EDBGRQ (EDBGRQ[`MAIA_CN:0]), + .GICCDISABLE (GICCDISABLE), + .NIDEN (NIDEN[`MAIA_CN:0]), + .PADDRDBG (PADDRDBG[21:2]), + .PADDRDBG31 (PADDRDBG31), + .PCLKDBG (PCLKDBG), + .PCLKENDBG (PCLKENDBG), + .PENABLEDBG (PENABLEDBG), + .PMUSNAPSHOTREQ (PMUSNAPSHOTREQ[`MAIA_CN:0]), + .PSELDBG (PSELDBG), + .PWDATADBG (PWDATADBG[31:0]), + .PWRITEDBG (PWRITEDBG), + .SPIDEN (SPIDEN[`MAIA_CN:0]), + .SPNIDEN (SPNIDEN[`MAIA_CN:0]), + .ck_cpu0_dt_standbywfx (ck_cpu0_dt_standbywfx), + .ck_cpu0_dt_wfx_ack (ck_cpu0_dt_wfx_ack), + .ck_cpu0_poreset_status (ck_cpu0_poreset_status), + .ck_cpu1_dt_standbywfx (ck_cpu1_dt_standbywfx), + .ck_cpu1_dt_wfx_ack (ck_cpu1_dt_wfx_ack), + .ck_cpu1_poreset_status (ck_cpu1_poreset_status), + .ck_cpu2_dt_standbywfx (ck_cpu2_dt_standbywfx), + .ck_cpu2_dt_wfx_ack (ck_cpu2_dt_wfx_ack), + .ck_cpu2_poreset_status (ck_cpu2_poreset_status), + .ck_cpu3_dt_standbywfx (ck_cpu3_dt_standbywfx), + .ck_cpu3_dt_wfx_ack (ck_cpu3_dt_wfx_ack), + .ck_cpu3_poreset_status (ck_cpu3_poreset_status), + .ck_dt_cpu0_coredbg_in_reset_gclk (ck_dt_cpu0_coredbg_in_reset_gclk), + .ck_dt_cpu0_cti_trigin_1to0_gclk (ck_dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu0_et_oslock_gclk (ck_dt_cpu0_et_oslock_gclk), + .ck_dt_cpu0_hlt_dbgevt_ok_gclk (ck_dt_cpu0_hlt_dbgevt_ok_gclk), + .ck_dt_cpu0_os_double_lock_gclk (ck_dt_cpu0_os_double_lock_gclk), + .ck_dt_cpu0_pmusnapshot_ack_gclk (ck_dt_cpu0_pmusnapshot_ack_gclk), + .ck_dt_cpu0_wfx_dbg_req_gclk (ck_dt_cpu0_wfx_dbg_req_gclk), + .ck_dt_cpu1_coredbg_in_reset_gclk (ck_dt_cpu1_coredbg_in_reset_gclk), + .ck_dt_cpu1_cti_trigin_1to0_gclk (ck_dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu1_et_oslock_gclk (ck_dt_cpu1_et_oslock_gclk), + .ck_dt_cpu1_hlt_dbgevt_ok_gclk (ck_dt_cpu1_hlt_dbgevt_ok_gclk), + .ck_dt_cpu1_os_double_lock_gclk (ck_dt_cpu1_os_double_lock_gclk), + .ck_dt_cpu1_pmusnapshot_ack_gclk (ck_dt_cpu1_pmusnapshot_ack_gclk), + .ck_dt_cpu1_wfx_dbg_req_gclk (ck_dt_cpu1_wfx_dbg_req_gclk), + .ck_dt_cpu2_coredbg_in_reset_gclk (ck_dt_cpu2_coredbg_in_reset_gclk), + .ck_dt_cpu2_cti_trigin_1to0_gclk (ck_dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu2_et_oslock_gclk (ck_dt_cpu2_et_oslock_gclk), + .ck_dt_cpu2_hlt_dbgevt_ok_gclk (ck_dt_cpu2_hlt_dbgevt_ok_gclk), + .ck_dt_cpu2_os_double_lock_gclk (ck_dt_cpu2_os_double_lock_gclk), + .ck_dt_cpu2_pmusnapshot_ack_gclk (ck_dt_cpu2_pmusnapshot_ack_gclk), + .ck_dt_cpu2_wfx_dbg_req_gclk (ck_dt_cpu2_wfx_dbg_req_gclk), + .ck_dt_cpu3_coredbg_in_reset_gclk (ck_dt_cpu3_coredbg_in_reset_gclk), + .ck_dt_cpu3_cti_trigin_1to0_gclk (ck_dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu3_et_oslock_gclk (ck_dt_cpu3_et_oslock_gclk), + .ck_dt_cpu3_hlt_dbgevt_ok_gclk (ck_dt_cpu3_hlt_dbgevt_ok_gclk), + .ck_dt_cpu3_os_double_lock_gclk (ck_dt_cpu3_os_double_lock_gclk), + .ck_dt_cpu3_pmusnapshot_ack_gclk (ck_dt_cpu3_pmusnapshot_ack_gclk), + .ck_dt_cpu3_wfx_dbg_req_gclk (ck_dt_cpu3_wfx_dbg_req_gclk), + .dt_cpu0_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_cpu0_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_cpu0_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_cpu0_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_cpu0_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_cpu1_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_cpu1_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_cpu1_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_cpu1_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_cpu1_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_cpu2_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_cpu2_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_cpu2_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_cpu2_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_cpu2_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_cpu3_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_cpu3_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_cpu3_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_cpu3_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_cpu3_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .nPRESETDBG (nPRESETDBG) + ); // udt_pclk + + maia_intctrl uic( // outputs + .ICCTDATA (ICCTDATA[15:0]), + .ICCTID (ICCTID[1:0]), + .ICCTLAST (ICCTLAST), + .ICCTVALID (ICCTVALID), + .ICDTREADY (ICDTREADY), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr_o[`MAIA_CN:0]), + .ic_cpu0_l2_dsb_block (ic_cpu0_l2_dsb_block), + .ic_cpu0_spr_rd_data (ic_cpu0_spr_rd_data[63:0]), + .ic_cpu1_l2_dsb_block (ic_cpu1_l2_dsb_block), + .ic_cpu1_spr_rd_data (ic_cpu1_spr_rd_data[63:0]), + .ic_cpu2_l2_dsb_block (ic_cpu2_l2_dsb_block), + .ic_cpu2_spr_rd_data (ic_cpu2_spr_rd_data[63:0]), + .ic_cpu3_l2_dsb_block (ic_cpu3_l2_dsb_block), + .ic_cpu3_spr_rd_data (ic_cpu3_spr_rd_data[63:0]), + .ic_el_change_complete_o (ic_el_change_complete_o[`MAIA_CN:0]), + .ic_hcr_change_complete_o (ic_hcr_change_complete_o[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0_o[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1_o[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc_o[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .ic_p_rdata (ic_p_rdata[31:0]), + .ic_p_rdata_valid (ic_p_rdata_valid), + .ic_p_ready (ic_p_ready), + .ic_p_valid (ic_p_valid[`MAIA_CN:0]), + .ic_sample_spr_o (ic_sample_spr_o[`MAIA_CN:0]), + .ic_scr_change_complete_o (ic_scr_change_complete_o[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en_o[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en_o[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en_o[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en_o[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap_o[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap_o[`MAIA_CN:0]), + .nVCPUMNTIRQ (nVCPUMNTIRQ[`MAIA_CN:0]), + + // inputs + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .GICCDISABLE (GICCDISABLE), + .ICCTREADY (ICCTREADY), + .ICDTDATA (ICDTDATA[15:0]), + .ICDTDEST (ICDTDEST[1:0]), + .ICDTLAST (ICDTLAST), + .ICDTVALID (ICDTVALID), + .ck_areset_l2 (ck_areset_l2), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_crcx_clk_en_n_ic (ck_cpu0_crcx_clk_en_n_ic), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_crcx_clk_en_n_ic (ck_cpu1_crcx_clk_en_n_ic), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_crcx_clk_en_n_ic (ck_cpu2_crcx_clk_en_n_ic), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_crcx_clk_en_n_ic (ck_cpu3_crcx_clk_en_n_ic), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_aa64naa32_i (ds_cpu0_ic_aa64naa32_i), + .ds_cpu0_cpsr_mode_i (ds_cpu0_ic_cpsr_mode_i[4:0]), + .ds_cpu0_hcr_change_i (ds_cpu0_ic_hcr_change_i), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu0_sample_spr_i (ds_cpu0_ic_sample_spr_i), + .ds_cpu0_scr_change_i (ds_cpu0_ic_scr_change_i), + .ds_cpu1_aa64naa32_i (ds_cpu1_ic_aa64naa32_i), + .ds_cpu1_cpsr_mode_i (ds_cpu1_ic_cpsr_mode_i[4:0]), + .ds_cpu1_hcr_change_i (ds_cpu1_ic_hcr_change_i), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu1_sample_spr_i (ds_cpu1_ic_sample_spr_i), + .ds_cpu1_scr_change_i (ds_cpu1_ic_scr_change_i), + .ds_cpu2_aa64naa32_i (ds_cpu2_ic_aa64naa32_i), + .ds_cpu2_cpsr_mode_i (ds_cpu2_ic_cpsr_mode_i[4:0]), + .ds_cpu2_hcr_change_i (ds_cpu2_ic_hcr_change_i), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu2_sample_spr_i (ds_cpu2_ic_sample_spr_i), + .ds_cpu2_scr_change_i (ds_cpu2_ic_scr_change_i), + .ds_cpu3_aa64naa32_i (ds_cpu3_ic_aa64naa32_i), + .ds_cpu3_cpsr_mode_i (ds_cpu3_ic_cpsr_mode_i[4:0]), + .ds_cpu3_hcr_change_i (ds_cpu3_ic_hcr_change_i), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_cpu3_sample_spr_i (ds_cpu3_ic_sample_spr_i), + .ds_cpu3_scr_change_i (ds_cpu3_ic_scr_change_i), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_cpu0_wr_decerr_i (l2_cpu0_wr_decerr_q), + .l2_cpu0_wr_slverr_i (l2_cpu0_wr_slverr_q), + .l2_cpu1_wr_decerr_i (l2_cpu1_wr_decerr_q), + .l2_cpu1_wr_slverr_i (l2_cpu1_wr_slverr_q), + .l2_cpu2_wr_decerr_i (l2_cpu2_wr_decerr_q), + .l2_cpu2_wr_slverr_i (l2_cpu2_wr_slverr_q), + .l2_cpu3_wr_decerr_i (l2_cpu3_wr_decerr_q), + .l2_cpu3_wr_slverr_i (l2_cpu3_wr_slverr_q), + .l2_p_addr (l2_p_addr[13:0]), + .l2_p_cpu (l2_p_cpu[1:0]), + .l2_p_nsecure (l2_p_nsecure), + .l2_p_sel (l2_p_sel[2:0]), + .l2_p_wdata (l2_p_wdata[31:0]), + .l2_p_write (l2_p_write), + .ls_cpu0_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_cpu0_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_cpu0_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_cpu0_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_cpu0_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_cpu0_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ls_cpu1_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_cpu1_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_cpu1_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_cpu1_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_cpu1_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_cpu1_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ls_cpu2_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_cpu2_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_cpu2_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_cpu2_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_cpu2_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_cpu2_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ls_cpu3_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_cpu3_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_cpu3_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_cpu3_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_cpu3_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_cpu3_raw_eae_secure (ls_cpu3_raw_eae_secure), + .nFIQ (nFIQ[`MAIA_CN:0]), + .nIRQ (nIRQ[`MAIA_CN:0]), + .nREI (nREI[`MAIA_CN:0]), + .nSEI (nSEI[`MAIA_CN:0]), + .nVFIQ (nVFIQ[`MAIA_CN:0]), + .nVIRQ (nVIRQ[`MAIA_CN:0]), + .nVSEI (nVSEI[`MAIA_CN:0]) + ); // uic + + maia_ck_l2 uck_l2( // outputs + .ck_gclkb0 (ck_gclkb0), + .ck_gclkb1 (ck_gclkb1), + .ck_gclkfr (ck_gclkfr), + .ck_gclkl2 (ck_gclkl2), + + // inputs + .DFTL2CLKDISABLE (DFTL2CLKDISABLE), + .DFTSE (DFTSE), + .ck_gclktl2 (ck_gclktl2), + .ck_l2_logic_clk_en (ck_l2_logic_clk_en), + .ck_l2_tbnk0_clk_en (ck_l2_tbnk0_clk_en), + .ck_l2_tbnk1_clk_en (ck_l2_tbnk1_clk_en), + .l2_reset3 (l2_reset3) + ); // uck_l2 + + maia_ck_top uck_top( // outputs + .ck_gclkt (ck_gclkt[`MAIA_CN:0]), + .ck_gclktl2 (ck_gclktl2), + + // inputs + .CLK (CLK), + .CLKEN (CLKEN), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ) + ); // uck_top + + maia_ck_logic uck_logic( // outputs + .CPUQACCEPTn (CPUQACCEPTn[`MAIA_CN:0]), + .CPUQACTIVE (CPUQACTIVE[`MAIA_CN:0]), + .CPUQDENY (CPUQDENY[`MAIA_CN:0]), + .STANDBYWFE (STANDBYWFE[`MAIA_CN:0]), + .STANDBYWFI (STANDBYWFI[`MAIA_CN:0]), + .STANDBYWFIL2 (STANDBYWFIL2), + .WARMRSTREQ (WARMRSTREQ[`MAIA_CN:0]), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_areset_l2dt (ck_cpu0_areset_l2dt), + .ck_cpu0_commrx (ck_cpu0_commrx), + .ck_cpu0_commtx (ck_cpu0_commtx), + .ck_cpu0_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_cpu0_crcx_clk_en_n_ic (ck_cpu0_crcx_clk_en_n_ic), + .ck_cpu0_dbgnopwrdwn (ck_cpu0_dbgnopwrdwn), + .ck_cpu0_dbgrstreq (ck_cpu0_dbgrstreq), + .ck_cpu0_dt_standbywfx (ck_cpu0_dt_standbywfx), + .ck_cpu0_dt_wfx_ack (ck_cpu0_dt_wfx_ack), + .ck_cpu0_event_reg (ck_cpu0_event_reg), + .ck_cpu0_l2_standbywfi (ck_cpu0_l2_standbywfi), + .ck_cpu0_l2_standbywfx (ck_cpu0_l2_standbywfx), + .ck_cpu0_ncommirq (ck_cpu0_ncommirq), + .ck_cpu0_npmuirq (ck_cpu0_npmuirq), + .ck_cpu0_poreset_status (ck_cpu0_poreset_status), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu0_reset1_n_l2dt (ck_cpu0_reset1_n_l2dt), + .ck_cpu0_wfe_ack (ck_cpu0_wfe_ack), + .ck_cpu0_wfi_ack (ck_cpu0_wfi_ack), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_areset_l2dt (ck_cpu1_areset_l2dt), + .ck_cpu1_commrx (ck_cpu1_commrx), + .ck_cpu1_commtx (ck_cpu1_commtx), + .ck_cpu1_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_cpu1_crcx_clk_en_n_ic (ck_cpu1_crcx_clk_en_n_ic), + .ck_cpu1_dbgnopwrdwn (ck_cpu1_dbgnopwrdwn), + .ck_cpu1_dbgrstreq (ck_cpu1_dbgrstreq), + .ck_cpu1_dt_standbywfx (ck_cpu1_dt_standbywfx), + .ck_cpu1_dt_wfx_ack (ck_cpu1_dt_wfx_ack), + .ck_cpu1_event_reg (ck_cpu1_event_reg), + .ck_cpu1_l2_standbywfi (ck_cpu1_l2_standbywfi), + .ck_cpu1_l2_standbywfx (ck_cpu1_l2_standbywfx), + .ck_cpu1_ncommirq (ck_cpu1_ncommirq), + .ck_cpu1_npmuirq (ck_cpu1_npmuirq), + .ck_cpu1_poreset_status (ck_cpu1_poreset_status), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu1_reset1_n_l2dt (ck_cpu1_reset1_n_l2dt), + .ck_cpu1_wfe_ack (ck_cpu1_wfe_ack), + .ck_cpu1_wfi_ack (ck_cpu1_wfi_ack), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_areset_l2dt (ck_cpu2_areset_l2dt), + .ck_cpu2_commrx (ck_cpu2_commrx), + .ck_cpu2_commtx (ck_cpu2_commtx), + .ck_cpu2_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_cpu2_crcx_clk_en_n_ic (ck_cpu2_crcx_clk_en_n_ic), + .ck_cpu2_dbgnopwrdwn (ck_cpu2_dbgnopwrdwn), + .ck_cpu2_dbgrstreq (ck_cpu2_dbgrstreq), + .ck_cpu2_dt_standbywfx (ck_cpu2_dt_standbywfx), + .ck_cpu2_dt_wfx_ack (ck_cpu2_dt_wfx_ack), + .ck_cpu2_event_reg (ck_cpu2_event_reg), + .ck_cpu2_l2_standbywfi (ck_cpu2_l2_standbywfi), + .ck_cpu2_l2_standbywfx (ck_cpu2_l2_standbywfx), + .ck_cpu2_ncommirq (ck_cpu2_ncommirq), + .ck_cpu2_npmuirq (ck_cpu2_npmuirq), + .ck_cpu2_poreset_status (ck_cpu2_poreset_status), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu2_reset1_n_l2dt (ck_cpu2_reset1_n_l2dt), + .ck_cpu2_wfe_ack (ck_cpu2_wfe_ack), + .ck_cpu2_wfi_ack (ck_cpu2_wfi_ack), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_areset_l2dt (ck_cpu3_areset_l2dt), + .ck_cpu3_commrx (ck_cpu3_commrx), + .ck_cpu3_commtx (ck_cpu3_commtx), + .ck_cpu3_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_cpu3_crcx_clk_en_n_ic (ck_cpu3_crcx_clk_en_n_ic), + .ck_cpu3_dbgnopwrdwn (ck_cpu3_dbgnopwrdwn), + .ck_cpu3_dbgrstreq (ck_cpu3_dbgrstreq), + .ck_cpu3_dt_standbywfx (ck_cpu3_dt_standbywfx), + .ck_cpu3_dt_wfx_ack (ck_cpu3_dt_wfx_ack), + .ck_cpu3_event_reg (ck_cpu3_event_reg), + .ck_cpu3_l2_standbywfi (ck_cpu3_l2_standbywfi), + .ck_cpu3_l2_standbywfx (ck_cpu3_l2_standbywfx), + .ck_cpu3_ncommirq (ck_cpu3_ncommirq), + .ck_cpu3_npmuirq (ck_cpu3_npmuirq), + .ck_cpu3_poreset_status (ck_cpu3_poreset_status), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_cpu3_reset1_n_l2dt (ck_cpu3_reset1_n_l2dt), + .ck_cpu3_wfe_ack (ck_cpu3_wfe_ack), + .ck_cpu3_wfi_ack (ck_cpu3_wfi_ack), + .ck_dt_cpu0_coredbg_in_reset_gclk (ck_dt_cpu0_coredbg_in_reset_gclk), + .ck_dt_cpu0_cti_trigin_1to0_gclk (ck_dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu0_et_oslock_gclk (ck_dt_cpu0_et_oslock_gclk), + .ck_dt_cpu0_hlt_dbgevt_ok_gclk (ck_dt_cpu0_hlt_dbgevt_ok_gclk), + .ck_dt_cpu0_os_double_lock_gclk (ck_dt_cpu0_os_double_lock_gclk), + .ck_dt_cpu0_pmusnapshot_ack_gclk (ck_dt_cpu0_pmusnapshot_ack_gclk), + .ck_dt_cpu0_wfx_dbg_req_gclk (ck_dt_cpu0_wfx_dbg_req_gclk), + .ck_dt_cpu1_coredbg_in_reset_gclk (ck_dt_cpu1_coredbg_in_reset_gclk), + .ck_dt_cpu1_cti_trigin_1to0_gclk (ck_dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu1_et_oslock_gclk (ck_dt_cpu1_et_oslock_gclk), + .ck_dt_cpu1_hlt_dbgevt_ok_gclk (ck_dt_cpu1_hlt_dbgevt_ok_gclk), + .ck_dt_cpu1_os_double_lock_gclk (ck_dt_cpu1_os_double_lock_gclk), + .ck_dt_cpu1_pmusnapshot_ack_gclk (ck_dt_cpu1_pmusnapshot_ack_gclk), + .ck_dt_cpu1_wfx_dbg_req_gclk (ck_dt_cpu1_wfx_dbg_req_gclk), + .ck_dt_cpu2_coredbg_in_reset_gclk (ck_dt_cpu2_coredbg_in_reset_gclk), + .ck_dt_cpu2_cti_trigin_1to0_gclk (ck_dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu2_et_oslock_gclk (ck_dt_cpu2_et_oslock_gclk), + .ck_dt_cpu2_hlt_dbgevt_ok_gclk (ck_dt_cpu2_hlt_dbgevt_ok_gclk), + .ck_dt_cpu2_os_double_lock_gclk (ck_dt_cpu2_os_double_lock_gclk), + .ck_dt_cpu2_pmusnapshot_ack_gclk (ck_dt_cpu2_pmusnapshot_ack_gclk), + .ck_dt_cpu2_wfx_dbg_req_gclk (ck_dt_cpu2_wfx_dbg_req_gclk), + .ck_dt_cpu3_coredbg_in_reset_gclk (ck_dt_cpu3_coredbg_in_reset_gclk), + .ck_dt_cpu3_cti_trigin_1to0_gclk (ck_dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu3_et_oslock_gclk (ck_dt_cpu3_et_oslock_gclk), + .ck_dt_cpu3_hlt_dbgevt_ok_gclk (ck_dt_cpu3_hlt_dbgevt_ok_gclk), + .ck_dt_cpu3_os_double_lock_gclk (ck_dt_cpu3_os_double_lock_gclk), + .ck_dt_cpu3_pmusnapshot_ack_gclk (ck_dt_cpu3_pmusnapshot_ack_gclk), + .ck_dt_cpu3_wfx_dbg_req_gclk (ck_dt_cpu3_wfx_dbg_req_gclk), + .ck_l2_ace_inactive (ck_l2_ace_inactive), + .ck_l2_acp_inactive (ck_l2_acp_inactive), + .ck_l2_sky_link_deactivate (ck_l2_sky_link_deactivate), + + // inputs + .ACINACTM (ACINACTM), + .AINACTS (AINACTS), + .CPUQREQn (CPUQREQn[`MAIA_CN:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .ck_gclkfr (ck_gclkfr), + .clrexmon_c1 (clrexmon_c1), + .commrx_cpu0_i (commrx_cpu0_i), + .commrx_cpu1_i (commrx_cpu1_i), + .commrx_cpu2_i (commrx_cpu2_i), + .commrx_cpu3_i (commrx_cpu3_i), + .commtx_cpu0_i (commtx_cpu0_i), + .commtx_cpu1_i (commtx_cpu1_i), + .commtx_cpu2_i (commtx_cpu2_i), + .commtx_cpu3_i (commtx_cpu3_i), + .dbgnopwrdwn_cpu0_i (dbgnopwrdwn_cpu0_i), + .dbgnopwrdwn_cpu1_i (dbgnopwrdwn_cpu1_i), + .dbgnopwrdwn_cpu2_i (dbgnopwrdwn_cpu2_i), + .dbgnopwrdwn_cpu3_i (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu0_i (dbgrstreq_cpu0_i), + .dbgrstreq_cpu1_i (dbgrstreq_cpu1_i), + .dbgrstreq_cpu2_i (dbgrstreq_cpu2_i), + .dbgrstreq_cpu3_i (dbgrstreq_cpu3_i), + .ds_cpu0_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpu0_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_cpu0_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_cpu0_flush (ds_cpu0_flush), + .ds_cpu0_flush_type (ds_cpu0_flush_type[5:0]), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_hcr_vf (ds_cpu0_hcr_vf), + .ds_cpu0_hcr_vi (ds_cpu0_hcr_vi), + .ds_cpu0_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_cpu0_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_cpu0_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_cpu0_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_cpu0_reset_req (ds_cpu0_reset_req), + .ds_cpu0_sevl_req (ds_cpu0_sevl_req), + .ds_cpu0_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_cpu0_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_cpu0_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_cpu0_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_cpu0_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_cpu0_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_cpu0_wfe_req (ds_cpu0_wfe_req), + .ds_cpu0_wfi_req (ds_cpu0_wfi_req), + .ds_cpu1_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpu1_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_cpu1_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_cpu1_flush (ds_cpu1_flush), + .ds_cpu1_flush_type (ds_cpu1_flush_type[5:0]), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_hcr_vf (ds_cpu1_hcr_vf), + .ds_cpu1_hcr_vi (ds_cpu1_hcr_vi), + .ds_cpu1_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_cpu1_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_cpu1_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_cpu1_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_cpu1_reset_req (ds_cpu1_reset_req), + .ds_cpu1_sevl_req (ds_cpu1_sevl_req), + .ds_cpu1_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_cpu1_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_cpu1_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_cpu1_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_cpu1_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_cpu1_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_cpu1_wfe_req (ds_cpu1_wfe_req), + .ds_cpu1_wfi_req (ds_cpu1_wfi_req), + .ds_cpu2_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpu2_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_cpu2_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_cpu2_flush (ds_cpu2_flush), + .ds_cpu2_flush_type (ds_cpu2_flush_type[5:0]), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_hcr_vf (ds_cpu2_hcr_vf), + .ds_cpu2_hcr_vi (ds_cpu2_hcr_vi), + .ds_cpu2_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_cpu2_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_cpu2_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_cpu2_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_cpu2_reset_req (ds_cpu2_reset_req), + .ds_cpu2_sevl_req (ds_cpu2_sevl_req), + .ds_cpu2_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_cpu2_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_cpu2_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_cpu2_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_cpu2_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_cpu2_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_cpu2_wfe_req (ds_cpu2_wfe_req), + .ds_cpu2_wfi_req (ds_cpu2_wfi_req), + .ds_cpu3_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpu3_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_cpu3_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_cpu3_flush (ds_cpu3_flush), + .ds_cpu3_flush_type (ds_cpu3_flush_type[5:0]), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_hcr_vf (ds_cpu3_hcr_vf), + .ds_cpu3_hcr_vi (ds_cpu3_hcr_vi), + .ds_cpu3_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_cpu3_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_cpu3_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_cpu3_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_cpu3_reset_req (ds_cpu3_reset_req), + .ds_cpu3_sevl_req (ds_cpu3_sevl_req), + .ds_cpu3_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_cpu3_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_cpu3_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_cpu3_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_cpu3_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_cpu3_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_cpu3_wfe_req (ds_cpu3_wfe_req), + .ds_cpu3_wfi_req (ds_cpu3_wfi_req), + .dt_cpu0_apb_active_pclk (dt_cpu0_apb_active_pclk), + .dt_cpu0_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cpu0_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cpu0_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_cpu0_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_cpu0_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_cpu0_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_cpu0_poreset_status_ack_pclk (dt_cpu0_poreset_status_ack_pclk), + .dt_cpu0_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_apb_active_pclk (dt_cpu1_apb_active_pclk), + .dt_cpu1_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cpu1_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cpu1_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_cpu1_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_cpu1_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_cpu1_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_cpu1_poreset_status_ack_pclk (dt_cpu1_poreset_status_ack_pclk), + .dt_cpu1_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_apb_active_pclk (dt_cpu2_apb_active_pclk), + .dt_cpu2_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cpu2_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cpu2_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_cpu2_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_cpu2_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_cpu2_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_cpu2_poreset_status_ack_pclk (dt_cpu2_poreset_status_ack_pclk), + .dt_cpu2_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_apb_active_pclk (dt_cpu3_apb_active_pclk), + .dt_cpu3_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cpu3_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cpu3_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_cpu3_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_cpu3_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_cpu3_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_cpu3_poreset_status_ack_pclk (dt_cpu3_poreset_status_ack_pclk), + .dt_cpu3_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_cpu0_snp_active (l2_cpu0_snp_active), + .l2_cpu1_snp_active (l2_cpu1_snp_active), + .l2_cpu2_snp_active (l2_cpu2_snp_active), + .l2_cpu3_snp_active (l2_cpu3_snp_active), + .l2_idle (l2_idle), + .l2_mbist1_en_b1 (l2_mbist1_en_b1[`MAIA_CN:0]), + .l2_reset3 (l2_reset3), + .l2_sky_link_stopped (1'b1), + .ls_cpu0_clrexmon (ls_cpu0_clrexmon), + .ls_cpu1_clrexmon (ls_cpu1_clrexmon), + .ls_cpu2_clrexmon (ls_cpu2_clrexmon), + .ls_cpu3_clrexmon (ls_cpu3_clrexmon), + .nCORERESET (nCORERESET[`MAIA_CN:0]), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .ncommirq_cpu0_i (ncommirq_cpu0_i), + .ncommirq_cpu1_i (ncommirq_cpu1_i), + .ncommirq_cpu2_i (ncommirq_cpu2_i), + .ncommirq_cpu3_i (ncommirq_cpu3_i), + .npmuirq_cpu0_i (npmuirq_cpu0_i), + .npmuirq_cpu1_i (npmuirq_cpu1_i), + .npmuirq_cpu2_i (npmuirq_cpu2_i), + .npmuirq_cpu3_i (npmuirq_cpu3_i), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_event_sev (tm_cpu0_event_sev), + .tm_cpu1_event_sev (tm_cpu1_event_sev), + .tm_cpu2_event_sev (tm_cpu2_event_sev), + .tm_cpu3_event_sev (tm_cpu3_event_sev) + ); // uck_logic + + maia_cpu_io ucpu_io( // outputs + .aa64naa32_cpu0_o (aa64naa32_cpu0_o), + .aa64naa32_cpu1_o (aa64naa32_cpu1_o), + .aa64naa32_cpu2_o (aa64naa32_cpu2_o), + .aa64naa32_cpu3_o (aa64naa32_cpu3_o), + .cfgend_cpu0_o (cfgend_cpu0_o), + .cfgend_cpu1_o (cfgend_cpu1_o), + .cfgend_cpu2_o (cfgend_cpu2_o), + .cfgend_cpu3_o (cfgend_cpu3_o), + .cfgte_cpu0_o (cfgte_cpu0_o), + .cfgte_cpu1_o (cfgte_cpu1_o), + .cfgte_cpu2_o (cfgte_cpu2_o), + .cfgte_cpu3_o (cfgte_cpu3_o), + .clrexmon_c1 (clrexmon_c1), + .clrexmonack_o (CLREXMONACK), + .clusteridaff1_cpu0_o (clusteridaff1_cpu0_o[7:0]), + .clusteridaff1_cpu1_o (clusteridaff1_cpu1_o[7:0]), + .clusteridaff1_cpu2_o (clusteridaff1_cpu2_o[7:0]), + .clusteridaff1_cpu3_o (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu0_o (clusteridaff2_cpu0_o[7:0]), + .clusteridaff2_cpu1_o (clusteridaff2_cpu1_o[7:0]), + .clusteridaff2_cpu2_o (clusteridaff2_cpu2_o[7:0]), + .clusteridaff2_cpu3_o (clusteridaff2_cpu3_o[7:0]), + .commrx_o (COMMRX[`MAIA_CN:0]), + .commtx_o (COMMTX[`MAIA_CN:0]), + .cp15sdisable_cpu0_o (cp15sdisable_cpu0_o), + .cp15sdisable_cpu1_o (cp15sdisable_cpu1_o), + .cp15sdisable_cpu2_o (cp15sdisable_cpu2_o), + .cp15sdisable_cpu3_o (cp15sdisable_cpu3_o), + .cpuid_cpu0_o (cpuid_cpu0_o[1:0]), + .cpuid_cpu1_o (cpuid_cpu1_o[1:0]), + .cpuid_cpu2_o (cpuid_cpu2_o[1:0]), + .cpuid_cpu3_o (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu0_o (cryptodisable_cpu0_o), + .cryptodisable_cpu1_o (cryptodisable_cpu1_o), + .cryptodisable_cpu2_o (cryptodisable_cpu2_o), + .cryptodisable_cpu3_o (cryptodisable_cpu3_o), + .dbgack_o (DBGACK[`MAIA_CN:0]), + .dbgen_cpu0_o (dbgen_cpu0_o), + .dbgen_cpu1_o (dbgen_cpu1_o), + .dbgen_cpu2_o (dbgen_cpu2_o), + .dbgen_cpu3_o (dbgen_cpu3_o), + .dbgl1rstdisable_cpu0_o (dbgl1rstdisable_cpu0_o), + .dbgl1rstdisable_cpu1_o (dbgl1rstdisable_cpu1_o), + .dbgl1rstdisable_cpu2_o (dbgl1rstdisable_cpu2_o), + .dbgl1rstdisable_cpu3_o (dbgl1rstdisable_cpu3_o), + .dbgnopwrdwn_o (DBGNOPWRDWN[`MAIA_CN:0]), + .dbgromaddr_cpu0_o (dbgromaddr_cpu0_o[43:12]), + .dbgromaddr_cpu1_o (dbgromaddr_cpu1_o[43:12]), + .dbgromaddr_cpu2_o (dbgromaddr_cpu2_o[43:12]), + .dbgromaddr_cpu3_o (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu0_o (dbgromaddrv_cpu0_o), + .dbgromaddrv_cpu1_o (dbgromaddrv_cpu1_o), + .dbgromaddrv_cpu2_o (dbgromaddrv_cpu2_o), + .dbgromaddrv_cpu3_o (dbgromaddrv_cpu3_o), + .dbgrstreq_o (DBGRSTREQ[`MAIA_CN:0]), + .dftcrclkdisable_cpu0_o (dftcrclkdisable_cpu0_o), + .dftcrclkdisable_cpu1_o (dftcrclkdisable_cpu1_o), + .dftcrclkdisable_cpu2_o (dftcrclkdisable_cpu2_o), + .dftcrclkdisable_cpu3_o (dftcrclkdisable_cpu3_o), + .dftramhold_cpu0_o (dftramhold_cpu0_o), + .dftramhold_cpu1_o (dftramhold_cpu1_o), + .dftramhold_cpu2_o (dftramhold_cpu2_o), + .dftramhold_cpu3_o (dftramhold_cpu3_o), + .dftrstdisable_cpu0_o (dftrstdisable_cpu0_o), + .dftrstdisable_cpu1_o (dftrstdisable_cpu1_o), + .dftrstdisable_cpu2_o (dftrstdisable_cpu2_o), + .dftrstdisable_cpu3_o (dftrstdisable_cpu3_o), + .dftse_cpu0_o (dftse_cpu0_o), + .dftse_cpu1_o (dftse_cpu1_o), + .dftse_cpu2_o (dftse_cpu2_o), + .dftse_cpu3_o (dftse_cpu3_o), + .eventi_sev (eventi_sev), + .evento_o (EVENTO), + .giccdisable_cpu0_o (giccdisable_cpu0_o), + .giccdisable_cpu1_o (giccdisable_cpu1_o), + .giccdisable_cpu2_o (giccdisable_cpu2_o), + .giccdisable_cpu3_o (giccdisable_cpu3_o), + .ncommirq_o (nCOMMIRQ[`MAIA_CN:0]), + .ncorereset_cpu0_o (ncorereset_cpu0_o), + .ncorereset_cpu1_o (ncorereset_cpu1_o), + .ncorereset_cpu2_o (ncorereset_cpu2_o), + .ncorereset_cpu3_o (ncorereset_cpu3_o), + .ncpuporeset_cpu0_o (ncpuporeset_cpu0_o), + .ncpuporeset_cpu1_o (ncpuporeset_cpu1_o), + .ncpuporeset_cpu2_o (ncpuporeset_cpu2_o), + .ncpuporeset_cpu3_o (ncpuporeset_cpu3_o), + .niden_cpu0_o (niden_cpu0_o), + .niden_cpu1_o (niden_cpu1_o), + .niden_cpu2_o (niden_cpu2_o), + .niden_cpu3_o (niden_cpu3_o), + .nmbistreset_cpu0_o (nmbistreset_cpu0_o), + .nmbistreset_cpu1_o (nmbistreset_cpu1_o), + .nmbistreset_cpu2_o (nmbistreset_cpu2_o), + .nmbistreset_cpu3_o (nmbistreset_cpu3_o), + .npmuirq_o (nPMUIRQ[`MAIA_CN:0]), + .pmuevent0_o (PMUEVENT0[24:0]), + .pmuevent1_o (PMUEVENT1[24:0]), + .pmuevent2_o (PMUEVENT2[24:0]), + .pmuevent3_o (PMUEVENT3[24:0]), + .rvbaraddr_cpu0_o (rvbaraddr_cpu0_o[43:2]), + .rvbaraddr_cpu1_o (rvbaraddr_cpu1_o[43:2]), + .rvbaraddr_cpu2_o (rvbaraddr_cpu2_o[43:2]), + .rvbaraddr_cpu3_o (rvbaraddr_cpu3_o[43:2]), + .smpen_o (SMPEN[`MAIA_CN:0]), + .spiden_cpu0_o (spiden_cpu0_o), + .spiden_cpu1_o (spiden_cpu1_o), + .spiden_cpu2_o (spiden_cpu2_o), + .spiden_cpu3_o (spiden_cpu3_o), + .spniden_cpu0_o (spniden_cpu0_o), + .spniden_cpu1_o (spniden_cpu1_o), + .spniden_cpu2_o (spniden_cpu2_o), + .spniden_cpu3_o (spniden_cpu3_o), + .vinithi_cpu0_o (vinithi_cpu0_o), + .vinithi_cpu1_o (vinithi_cpu1_o), + .vinithi_cpu2_o (vinithi_cpu2_o), + .vinithi_cpu3_o (vinithi_cpu3_o), + + // inputs + .aa64naa32_i (AA64nAA32[`MAIA_CN:0]), + .cfgend_i (CFGEND[`MAIA_CN:0]), + .cfgte_i (CFGTE[`MAIA_CN:0]), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_areset_l2dt (ck_cpu0_areset_l2dt), + .ck_cpu0_commrx (ck_cpu0_commrx), + .ck_cpu0_commtx (ck_cpu0_commtx), + .ck_cpu0_dbgnopwrdwn (ck_cpu0_dbgnopwrdwn), + .ck_cpu0_dbgrstreq (ck_cpu0_dbgrstreq), + .ck_cpu0_ncommirq (ck_cpu0_ncommirq), + .ck_cpu0_npmuirq (ck_cpu0_npmuirq), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu0_reset1_n_l2dt (ck_cpu0_reset1_n_l2dt), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_areset_l2dt (ck_cpu1_areset_l2dt), + .ck_cpu1_commrx (ck_cpu1_commrx), + .ck_cpu1_commtx (ck_cpu1_commtx), + .ck_cpu1_dbgnopwrdwn (ck_cpu1_dbgnopwrdwn), + .ck_cpu1_dbgrstreq (ck_cpu1_dbgrstreq), + .ck_cpu1_ncommirq (ck_cpu1_ncommirq), + .ck_cpu1_npmuirq (ck_cpu1_npmuirq), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu1_reset1_n_l2dt (ck_cpu1_reset1_n_l2dt), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_areset_l2dt (ck_cpu2_areset_l2dt), + .ck_cpu2_commrx (ck_cpu2_commrx), + .ck_cpu2_commtx (ck_cpu2_commtx), + .ck_cpu2_dbgnopwrdwn (ck_cpu2_dbgnopwrdwn), + .ck_cpu2_dbgrstreq (ck_cpu2_dbgrstreq), + .ck_cpu2_ncommirq (ck_cpu2_ncommirq), + .ck_cpu2_npmuirq (ck_cpu2_npmuirq), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu2_reset1_n_l2dt (ck_cpu2_reset1_n_l2dt), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_areset_l2dt (ck_cpu3_areset_l2dt), + .ck_cpu3_commrx (ck_cpu3_commrx), + .ck_cpu3_commtx (ck_cpu3_commtx), + .ck_cpu3_dbgnopwrdwn (ck_cpu3_dbgnopwrdwn), + .ck_cpu3_dbgrstreq (ck_cpu3_dbgrstreq), + .ck_cpu3_ncommirq (ck_cpu3_ncommirq), + .ck_cpu3_npmuirq (ck_cpu3_npmuirq), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_cpu3_reset1_n_l2dt (ck_cpu3_reset1_n_l2dt), + .ck_gclkfr (ck_gclkfr), + .clrexmonreq_i (CLREXMONREQ), + .clusteridaff1_i (CLUSTERIDAFF1[7:0]), + .clusteridaff2_i (CLUSTERIDAFF2[7:0]), + .cp15sdisable_i (CP15SDISABLE[`MAIA_CN:0]), + .cryptodisable_i (CRYPTODISABLE[`MAIA_CN:0]), + .dbgack_cpu0_i (dbgack_cpu0_i), + .dbgack_cpu1_i (dbgack_cpu1_i), + .dbgack_cpu2_i (dbgack_cpu2_i), + .dbgack_cpu3_i (dbgack_cpu3_i), + .dbgen_i (DBGEN[`MAIA_CN:0]), + .dbgl1rstdisable_i (DBGL1RSTDISABLE), + .dbgromaddr_i (DBGROMADDR[43:12]), + .dbgromaddrv_i (DBGROMADDRV), + .dftcrclkdisable_i (DFTCRCLKDISABLE[`MAIA_CN:0]), + .dftramhold_i (DFTRAMHOLD), + .dftrstdisable_i (DFTRSTDISABLE), + .dftse_i (DFTSE), + .ds_cpu0_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_cpu0_sev_req (ds_cpu0_sev_req), + .ds_cpu1_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_cpu1_sev_req (ds_cpu1_sev_req), + .ds_cpu2_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_cpu2_sev_req (ds_cpu2_sev_req), + .ds_cpu3_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_cpu3_sev_req (ds_cpu3_sev_req), + .eventi_i (EVENTI), + .giccdisable_i (GICCDISABLE), + .l2_reset3 (l2_reset3), + .ncorereset_i (nCORERESET[`MAIA_CN:0]), + .ncpuporeset_i (nCPUPORESET[`MAIA_CN:0]), + .niden_i (NIDEN[`MAIA_CN:0]), + .nmbistreset_i (nMBISTRESET), + .pm_export_cpu0_i (pm_export_cpu0_i), + .pm_export_cpu1_i (pm_export_cpu1_i), + .pm_export_cpu2_i (pm_export_cpu2_i), + .pm_export_cpu3_i (pm_export_cpu3_i), + .pmuevent_cpu0_i (pmuevent_cpu0_i[24:0]), + .pmuevent_cpu1_i (pmuevent_cpu1_i[24:0]), + .pmuevent_cpu2_i (pmuevent_cpu2_i[24:0]), + .pmuevent_cpu3_i (pmuevent_cpu3_i[24:0]), + .rvbaraddr0_i (RVBARADDR0[43:2]), + .rvbaraddr1_i (RVBARADDR1[43:2]), + .rvbaraddr2_i (RVBARADDR2[43:2]), + .rvbaraddr3_i (RVBARADDR3[43:2]), + .spiden_i (SPIDEN[`MAIA_CN:0]), + .spniden_i (SPNIDEN[`MAIA_CN:0]), + .vinithi_i (VINITHI[`MAIA_CN:0]) + ); // ucpu_io + + maia_dt_sb udt_sb( // outputs + .afreadym0_o (AFREADYM0), + .afreadym1_o (AFREADYM1), + .afreadym2_o (AFREADYM2), + .afreadym3_o (AFREADYM3), + .afvalidm_cpu0_o (afvalidm_cpu0_o), + .afvalidm_cpu1_o (afvalidm_cpu1_o), + .afvalidm_cpu2_o (afvalidm_cpu2_o), + .afvalidm_cpu3_o (afvalidm_cpu3_o), + .atbytesm0_o (ATBYTESM0[1:0]), + .atbytesm1_o (ATBYTESM1[1:0]), + .atbytesm2_o (ATBYTESM2[1:0]), + .atbytesm3_o (ATBYTESM3[1:0]), + .atclken_cpu0_o (atclken_cpu0_o), + .atclken_cpu1_o (atclken_cpu1_o), + .atclken_cpu2_o (atclken_cpu2_o), + .atclken_cpu3_o (atclken_cpu3_o), + .atdatam0_o (ATDATAM0[31:0]), + .atdatam1_o (ATDATAM1[31:0]), + .atdatam2_o (ATDATAM2[31:0]), + .atdatam3_o (ATDATAM3[31:0]), + .atidm0_o (ATIDM0[6:0]), + .atidm1_o (ATIDM1[6:0]), + .atidm2_o (ATIDM2[6:0]), + .atidm3_o (ATIDM3[6:0]), + .atreadym_cpu0_o (atreadym_cpu0_o), + .atreadym_cpu1_o (atreadym_cpu1_o), + .atreadym_cpu2_o (atreadym_cpu2_o), + .atreadym_cpu3_o (atreadym_cpu3_o), + .atvalidm0_o (ATVALIDM0), + .atvalidm1_o (ATVALIDM1), + .atvalidm2_o (ATVALIDM2), + .atvalidm3_o (ATVALIDM3), + .syncreqm_cpu0_o (syncreqm_cpu0_o), + .syncreqm_cpu1_o (syncreqm_cpu1_o), + .syncreqm_cpu2_o (syncreqm_cpu2_o), + .syncreqm_cpu3_o (syncreqm_cpu3_o), + .tsvalueb_cpu0_o (tsvalueb_cpu0_o[63:0]), + .tsvalueb_cpu1_o (tsvalueb_cpu1_o[63:0]), + .tsvalueb_cpu2_o (tsvalueb_cpu2_o[63:0]), + .tsvalueb_cpu3_o (tsvalueb_cpu3_o[63:0]), + + // inputs + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .TSVALUEB (TSVALUEB[63:0]), + .afreadym_cpu0_i (afreadym_cpu0_i), + .afreadym_cpu1_i (afreadym_cpu1_i), + .afreadym_cpu2_i (afreadym_cpu2_i), + .afreadym_cpu3_i (afreadym_cpu3_i), + .afvalidm0_i (AFVALIDM0), + .afvalidm1_i (AFVALIDM1), + .afvalidm2_i (AFVALIDM2), + .afvalidm3_i (AFVALIDM3), + .atbytesm_cpu0_i (atbytesm_cpu0_i[1:0]), + .atbytesm_cpu1_i (atbytesm_cpu1_i[1:0]), + .atbytesm_cpu2_i (atbytesm_cpu2_i[1:0]), + .atbytesm_cpu3_i (atbytesm_cpu3_i[1:0]), + .atclken_i (ATCLKEN), + .atdatam_cpu0_i (atdatam_cpu0_i[31:0]), + .atdatam_cpu1_i (atdatam_cpu1_i[31:0]), + .atdatam_cpu2_i (atdatam_cpu2_i[31:0]), + .atdatam_cpu3_i (atdatam_cpu3_i[31:0]), + .atidm_cpu0_i (atidm_cpu0_i[6:0]), + .atidm_cpu1_i (atidm_cpu1_i[6:0]), + .atidm_cpu2_i (atidm_cpu2_i[6:0]), + .atidm_cpu3_i (atidm_cpu3_i[6:0]), + .atreadym0_i (ATREADYM0), + .atreadym1_i (ATREADYM1), + .atreadym2_i (ATREADYM2), + .atreadym3_i (ATREADYM3), + .atvalidm_cpu0_i (atvalidm_cpu0_i), + .atvalidm_cpu1_i (atvalidm_cpu1_i), + .atvalidm_cpu2_i (atvalidm_cpu2_i), + .atvalidm_cpu3_i (atvalidm_cpu3_i), + .ck_gclkfr (ck_gclkfr), + .dt_cpu0_trcauxctlr_sb_rcg_disable_pclk (dt_cpu0_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu1_trcauxctlr_sb_rcg_disable_pclk (dt_cpu1_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu2_trcauxctlr_sb_rcg_disable_pclk (dt_cpu2_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu3_trcauxctlr_sb_rcg_disable_pclk (dt_cpu3_trcauxctlr_sb_rcg_disable_pclk), + .etclken_cpu0_i (etclken_cpu0_i), + .etclken_cpu1_i (etclken_cpu1_i), + .etclken_cpu2_i (etclken_cpu2_i), + .etclken_cpu3_i (etclken_cpu3_i), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nMBISTRESET (nMBISTRESET), + .syncreqm0_i (SYNCREQM0), + .syncreqm1_i (SYNCREQM1), + .syncreqm2_i (SYNCREQM2), + .syncreqm3_i (SYNCREQM3) + ); // udt_sb + + maia_ncpu_reg_rep uncpu_reg_rep( // outputs + .ds_cpu0_ic_aa64naa32_reg_o (ds_cpu0_ic_aa64naa32_i), + .ds_cpu0_ic_cpsr_mode_reg_o (ds_cpu0_ic_cpsr_mode_i[4:0]), + .ds_cpu0_ic_hcr_change_reg_o (ds_cpu0_ic_hcr_change_i), + .ds_cpu0_ic_sample_spr_reg_o (ds_cpu0_ic_sample_spr_i), + .ds_cpu0_ic_scr_change_reg_o (ds_cpu0_ic_scr_change_i), + .ds_cpu1_ic_aa64naa32_reg_o (ds_cpu1_ic_aa64naa32_i), + .ds_cpu1_ic_cpsr_mode_reg_o (ds_cpu1_ic_cpsr_mode_i[4:0]), + .ds_cpu1_ic_hcr_change_reg_o (ds_cpu1_ic_hcr_change_i), + .ds_cpu1_ic_sample_spr_reg_o (ds_cpu1_ic_sample_spr_i), + .ds_cpu1_ic_scr_change_reg_o (ds_cpu1_ic_scr_change_i), + .ds_cpu2_ic_aa64naa32_reg_o (ds_cpu2_ic_aa64naa32_i), + .ds_cpu2_ic_cpsr_mode_reg_o (ds_cpu2_ic_cpsr_mode_i[4:0]), + .ds_cpu2_ic_hcr_change_reg_o (ds_cpu2_ic_hcr_change_i), + .ds_cpu2_ic_sample_spr_reg_o (ds_cpu2_ic_sample_spr_i), + .ds_cpu2_ic_scr_change_reg_o (ds_cpu2_ic_scr_change_i), + .ds_cpu3_ic_aa64naa32_reg_o (ds_cpu3_ic_aa64naa32_i), + .ds_cpu3_ic_cpsr_mode_reg_o (ds_cpu3_ic_cpsr_mode_i[4:0]), + .ds_cpu3_ic_hcr_change_reg_o (ds_cpu3_ic_hcr_change_i), + .ds_cpu3_ic_sample_spr_reg_o (ds_cpu3_ic_sample_spr_i), + .ds_cpu3_ic_scr_change_reg_o (ds_cpu3_ic_scr_change_i), + .ic_block_eoi_sgi_wr_reg_o (ic_block_eoi_sgi_wr[`MAIA_CN:0]), + .ic_el_change_complete_reg_o (ic_el_change_complete[`MAIA_CN:0]), + .ic_hcr_change_complete_reg_o (ic_hcr_change_complete[`MAIA_CN:0]), + .ic_ich_el2_tall0_reg_o (ic_ich_el2_tall0[`MAIA_CN:0]), + .ic_ich_el2_tall1_reg_o (ic_ich_el2_tall1[`MAIA_CN:0]), + .ic_ich_el2_tc_reg_o (ic_ich_el2_tc[`MAIA_CN:0]), + .ic_nfiq_reg_o (ic_nfiq[`MAIA_CN:0]), + .ic_nirq_reg_o (ic_nirq[`MAIA_CN:0]), + .ic_nsei_reg_o (ic_nsei[`MAIA_CN:0]), + .ic_nvfiq_reg_o (ic_nvfiq[`MAIA_CN:0]), + .ic_nvirq_reg_o (ic_nvirq[`MAIA_CN:0]), + .ic_nvsei_reg_o (ic_nvsei[`MAIA_CN:0]), + .ic_sample_spr_reg_o (ic_sample_spr[`MAIA_CN:0]), + .ic_scr_change_complete_reg_o (ic_scr_change_complete[`MAIA_CN:0]), + .ic_sra_el1ns_en_reg_o (ic_sra_el1ns_en[`MAIA_CN:0]), + .ic_sra_el1s_en_reg_o (ic_sra_el1s_en[`MAIA_CN:0]), + .ic_sra_el2_en_reg_o (ic_sra_el2_en[`MAIA_CN:0]), + .ic_sra_el3_en_reg_o (ic_sra_el3_en[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap_reg_o (ic_sre_el1ns_hyp_trap[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap_reg_o (ic_sre_el1ns_mon_trap[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap_reg_o (ic_sre_el1s_mon_trap[`MAIA_CN:0]), + .ic_sre_el2_mon_trap_reg_o (ic_sre_el2_mon_trap[`MAIA_CN:0]), + + // inputs + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_cpu0_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_cpu0_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_cpu0_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_cpu0_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_cpu1_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_cpu1_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_cpu1_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_cpu1_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_cpu1_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_cpu2_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_cpu2_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_cpu2_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_cpu2_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_cpu2_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_cpu3_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_cpu3_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_cpu3_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_cpu3_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_cpu3_ic_scr_change (ds_cpu3_ic_scr_change), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr_o[`MAIA_CN:0]), + .ic_el_change_complete (ic_el_change_complete_o[`MAIA_CN:0]), + .ic_hcr_change_complete (ic_hcr_change_complete_o[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0_o[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1_o[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc_o[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .ic_sample_spr (ic_sample_spr_o[`MAIA_CN:0]), + .ic_scr_change_complete (ic_scr_change_complete_o[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en_o[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en_o[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en_o[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en_o[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap_o[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap_o[`MAIA_CN:0]) + ); // uncpu_reg_rep + +//----------------------------------------------------------------------------- +// OVL Assertions +//----------------------------------------------------------------------------- +`ifdef ARM_ASSERT_ON + `include "maia_noncpu_feq20_val.v" +`endif + +endmodule // maia_noncpu_feq20 + +//ARMAUTO UNDEF START +`define MAIA_UNDEFINE +`include "maia_header.v" +`undef MAIA_UNDEFINE +//ARMAUTO UNDEF END diff --git a/Security Algo Accelerator/logical/maia/verilog/maia_noncpu_feq20_s.v b/Security Algo Accelerator/logical/maia/verilog/maia_noncpu_feq20_s.v new file mode 100644 index 0000000000..d5b5463db9 --- /dev/null +++ b/Security Algo Accelerator/logical/maia/verilog/maia_noncpu_feq20_s.v @@ -0,0 +1,7951 @@ +//----------------------------------------------------------------------------- +// The confidential and proprietary information contained in this file may +// only be used by a person authorised under and to the extent permitted +// by a subsisting licensing agreement from ARM Limited. +// +// (C) COPYRIGHT 2013-2014 ARM Limited. +// ALL RIGHTS RESERVED +// +// This entire notice must be reproduced on all copies of this file +// and copies of this file may only be made by a person if such person is +// permitted to do so under the terms of a subsisting license agreement +// from ARM Limited. +// +// Filename : $RCSfile: maia_noncpu_feq20_s.v $ +// Checked In : $Date: 2015-05-06 10:47:09 -0500 (Wed, 06 May 2015) $ +// Revision : $Revision: 73443 $ +// Release Information : Cortex-A72-r1p0-00rel0 +// +//----------------------------------------------------------------------------- +// Verilog-2001 (IEEE Std 1364-2001) +//----------------------------------------------------------------------------- + +//# +//# Overview +//# ======== +//# + +// +// This is top-level interconnect layer for the non-CPU blocks at the Maia top-level. +// + +//# +//# Module Declaration +//# ================== +//# + +`include "maia_header.v" + +`define MAIA_CN 3 + +module maia_noncpu_feq20_s ( + CLK, + CLKEN, + nCPUPORESET, + nCORERESET, + nL2RESET, + L2RSTDISABLE, + WARMRSTREQ, + CFGEND, + VINITHI, + CFGTE, + CP15SDISABLE, + CLUSTERIDAFF1, + CLUSTERIDAFF2, + AA64nAA32, + RVBARADDR0, +// BEGIN INCLUDE FOR CPU1 + RVBARADDR1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + RVBARADDR2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + RVBARADDR3, +// END INCLUDE FOR CPU3 + CRYPTODISABLE, + nFIQ, + nIRQ, + nSEI, + nREI, + nVFIQ, + nVIRQ, + nVSEI, +// BEGIN NO-GIC pins + nVCPUMNTIRQ, +// END NO-GIC pins + PERIPHBASE, +// BEGIN NO-GIC pins + GICCDISABLE, + ICDTVALID, + ICDTREADY, + ICDTDATA, + ICDTLAST, + ICDTDEST, + ICCTVALID, + ICCTREADY, + ICCTDATA, + ICCTLAST, + ICCTID, +// END NO-GIC pins + CNTVALUEB, + CNTCLKEN, + nCNTPNSIRQ, + nCNTPSIRQ, + nCNTVIRQ, + nCNTHPIRQ, + CLREXMONREQ, + CLREXMONACK, + EVENTI, + EVENTO, + STANDBYWFI, + STANDBYWFE, + STANDBYWFIL2, + SMPEN, + CPUQACTIVE, + CPUQREQn, + CPUQACCEPTn, + CPUQDENY, + L2QACTIVE, + L2QREQn, + L2QACCEPTn, + L2QDENY, + L2FLUSHREQ, + L2FLUSHDONE, + nINTERRIRQ, + nEXTERRIRQ, + SYSBARDISABLE, + BROADCASTINNER, + BROADCASTOUTER, + BROADCASTCACHEMAINT, + SCLKEN, + SINACT, + NODEID, + TXSACTIVE, + RXSACTIVE, + TXLINKACTIVEREQ, + TXLINKACTIVEACK, + RXLINKACTIVEREQ, + RXLINKACTIVEACK, + TXREQFLITPEND, + TXREQFLITV, + TXREQFLIT, + REQMEMATTR, + TXREQLCRDV, + TXRSPFLITPEND, + TXRSPFLITV, + TXRSPFLIT, + TXRSPLCRDV, + TXDATFLITPEND, + TXDATFLITV, + TXDATFLIT, + TXDATLCRDV, + RXSNPFLITPEND, + RXSNPFLITV, + RXSNPFLIT, + RXSNPLCRDV, + RXRSPFLITPEND, + RXRSPFLITV, + RXRSPFLIT, + RXRSPLCRDV, + RXDATFLITPEND, + RXDATFLITV, + RXDATFLIT, + RXDATLCRDV, + SAMMNBASE, + SAMADDRMAP0, + SAMADDRMAP1, + SAMADDRMAP2, + SAMADDRMAP3, + SAMADDRMAP4, + SAMADDRMAP5, + SAMADDRMAP6, + SAMADDRMAP7, + SAMADDRMAP8, + SAMADDRMAP9, + SAMADDRMAP10, + SAMADDRMAP11, + SAMADDRMAP12, + SAMADDRMAP13, + SAMADDRMAP14, + SAMADDRMAP15, + SAMADDRMAP16, + SAMADDRMAP17, + SAMADDRMAP18, + SAMADDRMAP19, + SAMMNNODEID, + SAMHNI0NODEID, + SAMHNI1NODEID, + SAMHNF0NODEID, + SAMHNF1NODEID, + SAMHNF2NODEID, + SAMHNF3NODEID, + SAMHNF4NODEID, + SAMHNF5NODEID, + SAMHNF6NODEID, + SAMHNF7NODEID, + SAMHNFMODE, + ACLKENS, + AINACTS, +// BEGIN NO-ACP pins + AWREADYS, + AWVALIDS, + AWIDS, + AWADDRS, + AWLENS, + AWCACHES, + AWUSERS, + AWPROTS, + WREADYS, + WVALIDS, + WDATAS, + WSTRBS, + WLASTS, + BREADYS, + BVALIDS, + BIDS, + BRESPS, + ARREADYS, + ARVALIDS, + ARIDS, + ARADDRS, + ARLENS, + ARCACHES, + ARUSERS, + ARPROTS, + RREADYS, + RVALIDS, + RIDS, + RDATAS, + RRESPS, + RLASTS, +// END NO-ACP pins + DBGROMADDR, + DBGROMADDRV, + DBGACK, + nCOMMIRQ, + COMMRX, + COMMTX, + DBGRSTREQ, + DBGNOPWRDWN, + DBGL1RSTDISABLE, + nPMUIRQ, + PMUEVENT0, +// BEGIN INCLUDE FOR CPU1 + PMUEVENT1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + PMUEVENT2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + PMUEVENT3, +// END INCLUDE FOR CPU3 + ATCLKEN, + TSVALUEB, + ATREADYM0, + AFVALIDM0, + ATDATAM0, + ATVALIDM0, + ATBYTESM0, + AFREADYM0, + ATIDM0, + SYNCREQM0, +// BEGIN INCLUDE FOR CPU1 + ATREADYM1, + AFVALIDM1, + ATDATAM1, + ATVALIDM1, + ATBYTESM1, + AFREADYM1, + ATIDM1, + SYNCREQM1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ATREADYM2, + AFVALIDM2, + ATDATAM2, + ATVALIDM2, + ATBYTESM2, + AFREADYM2, + ATIDM2, + SYNCREQM2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ATREADYM3, + AFVALIDM3, + ATDATAM3, + ATVALIDM3, + ATBYTESM3, + AFREADYM3, + ATIDM3, + SYNCREQM3, +// END INCLUDE FOR CPU3 + PCLKDBG, + PCLKENDBG, + nPRESETDBG, + PSELDBG, + PADDRDBG, + PADDRDBG31, + PENABLEDBG, + PWRITEDBG, + PWDATADBG, + PRDATADBG, + PREADYDBG, + PSLVERRDBG, + EDBGRQ, + PMUSNAPSHOTREQ, + PMUSNAPSHOTACK, + DBGPWRDUP, + DBGPWRUPREQ, + CTICHIN, + CTICHOUTACK, + CTICHOUT, + CTICHINACK, + CISBYPASS, + CIHSBYPASS, + CTIIRQ, + CTIIRQACK, + DBGEN, + NIDEN, + SPIDEN, + SPNIDEN, + DFTSE, + DFTRSTDISABLE, + DFTCRCLKDISABLE, + DFTL2CLKDISABLE, + DFTRAMHOLD, + DFTCLKBYPASS, + DFTMCPHOLD, + nMBISTRESET, + MBISTREQ, + +//----------------------------------------------------------------------------- +// Signals from maia -> maia_cpu_io -> maia_cpu +//----------------------------------------------------------------------------- +// Outputs to maia_cpu + ncpuporeset_cpu0_o, + ncorereset_cpu0_o, + + cfgend_cpu0_o, + cfgte_cpu0_o, + cp15sdisable_cpu0_o, + vinithi_cpu0_o, + clusteridaff1_cpu0_o, + clusteridaff2_cpu0_o, + cpuid_cpu0_o, + aa64naa32_cpu0_o, + rvbaraddr_cpu0_o, + cryptodisable_cpu0_o, + giccdisable_cpu0_o, + + dbgromaddr_cpu0_o, + dbgromaddrv_cpu0_o, + dbgl1rstdisable_cpu0_o, + + dbgen_cpu0_o, + niden_cpu0_o, + spiden_cpu0_o, + spniden_cpu0_o, + + tsvalueb_cpu0_o, + + atclken_cpu0_o, + afvalidm_cpu0_o, + atreadym_cpu0_o, + syncreqm_cpu0_o, + + dftse_cpu0_o, + dftrstdisable_cpu0_o, + dftcrclkdisable_cpu0_o, + dftramhold_cpu0_o, + + nmbistreset_cpu0_o, + +// BEGIN INCLUDE FOR CPU1 + ncpuporeset_cpu1_o, + ncorereset_cpu1_o, + + cfgend_cpu1_o, + cfgte_cpu1_o, + cp15sdisable_cpu1_o, + vinithi_cpu1_o, + clusteridaff1_cpu1_o, + clusteridaff2_cpu1_o, + cpuid_cpu1_o, + aa64naa32_cpu1_o, + rvbaraddr_cpu1_o, + cryptodisable_cpu1_o, + giccdisable_cpu1_o, + + dbgromaddr_cpu1_o, + dbgromaddrv_cpu1_o, + dbgl1rstdisable_cpu1_o, + + dbgen_cpu1_o, + niden_cpu1_o, + spiden_cpu1_o, + spniden_cpu1_o, + + tsvalueb_cpu1_o, + + atclken_cpu1_o, + afvalidm_cpu1_o, + atreadym_cpu1_o, + syncreqm_cpu1_o, + + dftse_cpu1_o, + dftrstdisable_cpu1_o, + dftcrclkdisable_cpu1_o, + dftramhold_cpu1_o, + + nmbistreset_cpu1_o, +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + ncpuporeset_cpu2_o, + ncorereset_cpu2_o, + + cfgend_cpu2_o, + cfgte_cpu2_o, + cp15sdisable_cpu2_o, + vinithi_cpu2_o, + clusteridaff1_cpu2_o, + clusteridaff2_cpu2_o, + cpuid_cpu2_o, + aa64naa32_cpu2_o, + rvbaraddr_cpu2_o, + cryptodisable_cpu2_o, + giccdisable_cpu2_o, + + dbgromaddr_cpu2_o, + dbgromaddrv_cpu2_o, + dbgl1rstdisable_cpu2_o, + + dbgen_cpu2_o, + niden_cpu2_o, + spiden_cpu2_o, + spniden_cpu2_o, + + tsvalueb_cpu2_o, + + atclken_cpu2_o, + afvalidm_cpu2_o, + atreadym_cpu2_o, + syncreqm_cpu2_o, + + dftse_cpu2_o, + dftrstdisable_cpu2_o, + dftcrclkdisable_cpu2_o, + dftramhold_cpu2_o, + + nmbistreset_cpu2_o, +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + ncpuporeset_cpu3_o, + ncorereset_cpu3_o, + + cfgend_cpu3_o, + cfgte_cpu3_o, + cp15sdisable_cpu3_o, + vinithi_cpu3_o, + clusteridaff1_cpu3_o, + clusteridaff2_cpu3_o, + cpuid_cpu3_o, + aa64naa32_cpu3_o, + rvbaraddr_cpu3_o, + cryptodisable_cpu3_o, + giccdisable_cpu3_o, + + dbgromaddr_cpu3_o, + dbgromaddrv_cpu3_o, + dbgl1rstdisable_cpu3_o, + + dbgen_cpu3_o, + niden_cpu3_o, + spiden_cpu3_o, + spniden_cpu3_o, + + tsvalueb_cpu3_o, + + atclken_cpu3_o, + afvalidm_cpu3_o, + atreadym_cpu3_o, + syncreqm_cpu3_o, + + dftse_cpu3_o, + dftrstdisable_cpu3_o, + dftcrclkdisable_cpu3_o, + dftramhold_cpu3_o, + + nmbistreset_cpu3_o, +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Signals from maia_cpu -> maia_cpu_io -> maia +//----------------------------------------------------------------------------- +// Inputs from maia_cpu + ds_cpu0_sev_req, + ds_cpu0_sevl_req, + ds_cpu0_cpuectlr_smp, + + ncommirq_cpu0_i, + commrx_cpu0_i, + commtx_cpu0_i, + dbgack_cpu0_i, + dbgrstreq_cpu0_i, + dbgnopwrdwn_cpu0_i, + + npmuirq_cpu0_i, + pmuevent_cpu0_i, + pm_export_cpu0_i, + + etclken_cpu0_i, + afreadym_cpu0_i, + atbytesm_cpu0_i, + atdatam_cpu0_i, + atidm_cpu0_i, + atvalidm_cpu0_i, + +// BEGIN INCLUDE FOR CPU1 + ds_cpu1_sev_req, + ds_cpu1_sevl_req, + ds_cpu1_cpuectlr_smp, + + ncommirq_cpu1_i, + commrx_cpu1_i, + commtx_cpu1_i, + dbgack_cpu1_i, + dbgrstreq_cpu1_i, + dbgnopwrdwn_cpu1_i, + + npmuirq_cpu1_i, + pmuevent_cpu1_i, + pm_export_cpu1_i, + + etclken_cpu1_i, + afreadym_cpu1_i, + atbytesm_cpu1_i, + atdatam_cpu1_i, + atidm_cpu1_i, + atvalidm_cpu1_i, +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + ds_cpu2_sev_req, + ds_cpu2_sevl_req, + ds_cpu2_cpuectlr_smp, + + ncommirq_cpu2_i, + commrx_cpu2_i, + commtx_cpu2_i, + dbgack_cpu2_i, + dbgrstreq_cpu2_i, + dbgnopwrdwn_cpu2_i, + + npmuirq_cpu2_i, + pmuevent_cpu2_i, + pm_export_cpu2_i, + + etclken_cpu2_i, + afreadym_cpu2_i, + atbytesm_cpu2_i, + atdatam_cpu2_i, + atidm_cpu2_i, + atvalidm_cpu2_i, +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + ds_cpu3_sev_req, + ds_cpu3_sevl_req, + ds_cpu3_cpuectlr_smp, + + ncommirq_cpu3_i, + commrx_cpu3_i, + commtx_cpu3_i, + dbgack_cpu3_i, + dbgrstreq_cpu3_i, + dbgnopwrdwn_cpu3_i, + + npmuirq_cpu3_i, + pmuevent_cpu3_i, + pm_export_cpu3_i, + + etclken_cpu3_i, + afreadym_cpu3_i, + atbytesm_cpu3_i, + atdatam_cpu3_i, + atidm_cpu3_i, + atvalidm_cpu3_i, +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// L2 interface +//----------------------------------------------------------------------------- + l2_cpu0_mbist1_addr_b1, + l2_cpu0_mbist1_array_b1, + l2_cpu0_mbist1_be_b1, + l2_cpu0_mbist1_en_b1, + l2_cpu0_mbist1_rd_en_b1, + l2_cpu0_mbist1_wr_en_b1, + l2_cpu0_mbist1_all_b1, +// BEGIN INCLUDE FOR CPU1 + l2_cpu1_mbist1_addr_b1, + l2_cpu1_mbist1_array_b1, + l2_cpu1_mbist1_be_b1, + l2_cpu1_mbist1_en_b1, + l2_cpu1_mbist1_rd_en_b1, + l2_cpu1_mbist1_wr_en_b1, + l2_cpu1_mbist1_all_b1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + l2_cpu2_mbist1_addr_b1, + l2_cpu2_mbist1_array_b1, + l2_cpu2_mbist1_be_b1, + l2_cpu2_mbist1_en_b1, + l2_cpu2_mbist1_rd_en_b1, + l2_cpu2_mbist1_wr_en_b1, + l2_cpu2_mbist1_all_b1, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + l2_cpu3_mbist1_addr_b1, + l2_cpu3_mbist1_array_b1, + l2_cpu3_mbist1_be_b1, + l2_cpu3_mbist1_en_b1, + l2_cpu3_mbist1_rd_en_b1, + l2_cpu3_mbist1_wr_en_b1, + l2_cpu3_mbist1_all_b1, +// END INCLUDE FOR CPU3 + +// BEGIN L2-CPU interface + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + l2_cpu0_cfg_ecc_en, + l2_cpu0_arb_thrshld_timeout_en, + l2_cpu0_disable_clean_evict_opt, + l2_cpu0_dext_err_r2, + l2_cpu0_dext_err_type_r2, + l2_cpu0_dsngl_ecc_err_r3, + l2_cpu0_ddbl_ecc_err_r3, + l2_cpu0_ddata_r2, + l2_cpu0_barrier_done, + l2_cpu0_spec_valid, + l2_cpu0_spec_bufid, + l2_cpu0_rvalid, + l2_cpu0_rstate, + l2_cpu0_rexfail, + l2_cpu0_rbufid, + l2_cpu0_dvalid_r1, + l2_cpu0_dlast_r1, + l2_cpu0_dbufid_r1, + l2_cpu0_iext_err_r2, + l2_cpu0_iext_err_type_r2, + l2_cpu0_isngl_ecc_err_r3, + l2_cpu0_idbl_ecc_err_r3, + l2_cpu0_idata_r2, + l2_cpu0_ivalid_r1, + l2_cpu0_ibufid_r1, + l2_cpu0_ls_sync_req, + l2_cpu0_ccb_req_addr_c3, + l2_cpu0_ccb_dbg_req_c3, + l2_cpu0_ls_ccb_clken_c3, + l2_cpu0_ls_ccb_req_c3, + l2_cpu0_ccb_req_id_c3, + l2_cpu0_ccb_req_type_c3, + l2_cpu0_ccb_req_info_c3, + l2_cpu0_if_ccb_clken_c3, + l2_cpu0_if_ccb_req_c3, + l2_cpu0_if_sync_req, + l2_cpu0_tlb_ccb_clken_c3, + l2_cpu0_tlb_ccb_req_c3, + l2_cpu0_tlb_sync_req, + l2_cpu0_tlb_sync_complete, + l2_cpu0_tbw_desc_vld, + l2_cpu0_tbw_ext_err, + l2_cpu0_tbw_ext_err_type, + l2_cpu0_tbw_dbl_ecc_err, + l2_cpu0_tbw_desc_data, + l2_cpu0_spr_rd_data, + l2_cpu0_l2_cache_size, + l2_cpu0_pf_throttle_q, + + l2_cpu0_wr_ex_resp, + l2_cpu0_wr_ex_fail, + + l2_cpu0_ic_base, + l2_cpu0_no_intctrl, + + + l2_cpu0_pmu_events, + + ds_cpu0_l2_spr_en, + ds_cpu0_l2_spr_rd, + ds_cpu0_l2_spr_wr, + ds_cpu0_l2_spr_addr, + ds_cpu0_l2_spr_dw, + ds_cpu0_l2_spr_wr_data, + + l2_cpu0_wr_data_vld_x1_q, + l2_cpu0_wr_evict_x1_q, + l2_cpu0_wr_data, + l2_cpu0_ls_rd_haz_vld_arb_q, + l2_cpu0_ls_wr_haz_vld_arb_q, + l2_cpu0_dt_pmu_evt_en, + + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + l2_cpu1_cfg_ecc_en, + l2_cpu1_arb_thrshld_timeout_en, + l2_cpu1_disable_clean_evict_opt, + l2_cpu1_dext_err_r2, + l2_cpu1_dext_err_type_r2, + l2_cpu1_dsngl_ecc_err_r3, + l2_cpu1_ddbl_ecc_err_r3, + l2_cpu1_ddata_r2, + l2_cpu1_barrier_done, + l2_cpu1_spec_valid, + l2_cpu1_spec_bufid, + l2_cpu1_rvalid, + l2_cpu1_rstate, + l2_cpu1_rexfail, + l2_cpu1_rbufid, + l2_cpu1_dvalid_r1, + l2_cpu1_dlast_r1, + l2_cpu1_dbufid_r1, + l2_cpu1_iext_err_r2, + l2_cpu1_iext_err_type_r2, + l2_cpu1_isngl_ecc_err_r3, + l2_cpu1_idbl_ecc_err_r3, + l2_cpu1_idata_r2, + l2_cpu1_ivalid_r1, + l2_cpu1_ibufid_r1, + l2_cpu1_ls_sync_req, + l2_cpu1_ccb_req_addr_c3, + l2_cpu1_ccb_dbg_req_c3, + l2_cpu1_ls_ccb_clken_c3, + l2_cpu1_ls_ccb_req_c3, + l2_cpu1_ccb_req_id_c3, + l2_cpu1_ccb_req_type_c3, + l2_cpu1_ccb_req_info_c3, + l2_cpu1_if_ccb_clken_c3, + l2_cpu1_if_ccb_req_c3, + l2_cpu1_if_sync_req, + l2_cpu1_tlb_ccb_clken_c3, + l2_cpu1_tlb_ccb_req_c3, + l2_cpu1_tlb_sync_req, + l2_cpu1_tlb_sync_complete, + l2_cpu1_tbw_desc_vld, + l2_cpu1_tbw_ext_err, + l2_cpu1_tbw_ext_err_type, + l2_cpu1_tbw_dbl_ecc_err, + l2_cpu1_tbw_desc_data, + l2_cpu1_spr_rd_data, + l2_cpu1_l2_cache_size, + l2_cpu1_pf_throttle_q, + + l2_cpu1_wr_ex_resp, + l2_cpu1_wr_ex_fail, + + l2_cpu1_ic_base, + l2_cpu1_no_intctrl, + + l2_cpu1_pmu_events, + + ds_cpu1_l2_spr_en, + ds_cpu1_l2_spr_rd, + ds_cpu1_l2_spr_wr, + ds_cpu1_l2_spr_addr, + ds_cpu1_l2_spr_dw, + ds_cpu1_l2_spr_wr_data, + + l2_cpu1_wr_data_vld_x1_q, + l2_cpu1_wr_evict_x1_q, + l2_cpu1_wr_data, + l2_cpu1_ls_rd_haz_vld_arb_q, + l2_cpu1_ls_wr_haz_vld_arb_q, + l2_cpu1_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + l2_cpu2_cfg_ecc_en, + l2_cpu2_arb_thrshld_timeout_en, + l2_cpu2_disable_clean_evict_opt, + l2_cpu2_dext_err_r2, + l2_cpu2_dext_err_type_r2, + l2_cpu2_dsngl_ecc_err_r3, + l2_cpu2_ddbl_ecc_err_r3, + l2_cpu2_ddata_r2, + l2_cpu2_barrier_done, + l2_cpu2_spec_valid, + l2_cpu2_spec_bufid, + l2_cpu2_rvalid, + l2_cpu2_rstate, + l2_cpu2_rexfail, + l2_cpu2_rbufid, + l2_cpu2_dvalid_r1, + l2_cpu2_dlast_r1, + l2_cpu2_dbufid_r1, + l2_cpu2_iext_err_r2, + l2_cpu2_iext_err_type_r2, + l2_cpu2_isngl_ecc_err_r3, + l2_cpu2_idbl_ecc_err_r3, + l2_cpu2_idata_r2, + l2_cpu2_ivalid_r1, + l2_cpu2_ibufid_r1, + l2_cpu2_ls_sync_req, + l2_cpu2_ccb_req_addr_c3, + l2_cpu2_ccb_dbg_req_c3, + l2_cpu2_ls_ccb_clken_c3, + l2_cpu2_ls_ccb_req_c3, + l2_cpu2_ccb_req_id_c3, + l2_cpu2_ccb_req_type_c3, + l2_cpu2_ccb_req_info_c3, + l2_cpu2_if_ccb_clken_c3, + l2_cpu2_if_ccb_req_c3, + l2_cpu2_if_sync_req, + l2_cpu2_tlb_ccb_clken_c3, + l2_cpu2_tlb_ccb_req_c3, + l2_cpu2_tlb_sync_req, + l2_cpu2_tlb_sync_complete, + l2_cpu2_tbw_desc_vld, + l2_cpu2_tbw_ext_err, + l2_cpu2_tbw_ext_err_type, + l2_cpu2_tbw_dbl_ecc_err, + l2_cpu2_tbw_desc_data, + l2_cpu2_spr_rd_data, + l2_cpu2_l2_cache_size, + l2_cpu2_pf_throttle_q, + + l2_cpu2_wr_ex_resp, + l2_cpu2_wr_ex_fail, + + l2_cpu2_ic_base, + l2_cpu2_no_intctrl, + + l2_cpu2_pmu_events, + + ds_cpu2_l2_spr_en, + ds_cpu2_l2_spr_rd, + ds_cpu2_l2_spr_wr, + ds_cpu2_l2_spr_addr, + ds_cpu2_l2_spr_dw, + ds_cpu2_l2_spr_wr_data, + + l2_cpu2_wr_data_vld_x1_q, + l2_cpu2_wr_evict_x1_q, + l2_cpu2_wr_data, + l2_cpu2_ls_rd_haz_vld_arb_q, + l2_cpu2_ls_wr_haz_vld_arb_q, + l2_cpu2_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + l2_cpu3_cfg_ecc_en, + l2_cpu3_arb_thrshld_timeout_en, + l2_cpu3_disable_clean_evict_opt, + l2_cpu3_dext_err_r2, + l2_cpu3_dext_err_type_r2, + l2_cpu3_dsngl_ecc_err_r3, + l2_cpu3_ddbl_ecc_err_r3, + l2_cpu3_ddata_r2, + l2_cpu3_barrier_done, + l2_cpu3_spec_valid, + l2_cpu3_spec_bufid, + l2_cpu3_rvalid, + l2_cpu3_rstate, + l2_cpu3_rexfail, + l2_cpu3_rbufid, + l2_cpu3_dvalid_r1, + l2_cpu3_dlast_r1, + l2_cpu3_dbufid_r1, + l2_cpu3_iext_err_r2, + l2_cpu3_iext_err_type_r2, + l2_cpu3_isngl_ecc_err_r3, + l2_cpu3_idbl_ecc_err_r3, + l2_cpu3_idata_r2, + l2_cpu3_ivalid_r1, + l2_cpu3_ibufid_r1, + l2_cpu3_ls_sync_req, + l2_cpu3_ccb_req_addr_c3, + l2_cpu3_ccb_dbg_req_c3, + l2_cpu3_ls_ccb_clken_c3, + l2_cpu3_ls_ccb_req_c3, + l2_cpu3_ccb_req_id_c3, + l2_cpu3_ccb_req_type_c3, + l2_cpu3_ccb_req_info_c3, + l2_cpu3_if_ccb_clken_c3, + l2_cpu3_if_ccb_req_c3, + l2_cpu3_if_sync_req, + l2_cpu3_tlb_ccb_clken_c3, + l2_cpu3_tlb_ccb_req_c3, + l2_cpu3_tlb_sync_req, + l2_cpu3_tlb_sync_complete, + l2_cpu3_tbw_desc_vld, + l2_cpu3_tbw_ext_err, + l2_cpu3_tbw_ext_err_type, + l2_cpu3_tbw_dbl_ecc_err, + l2_cpu3_tbw_desc_data, + l2_cpu3_spr_rd_data, + l2_cpu3_l2_cache_size, + l2_cpu3_pf_throttle_q, + + l2_cpu3_wr_ex_resp, + l2_cpu3_wr_ex_fail, + + l2_cpu3_ic_base, + l2_cpu3_no_intctrl, + + l2_cpu3_pmu_events, + + ds_cpu3_l2_spr_en, + ds_cpu3_l2_spr_rd, + ds_cpu3_l2_spr_wr, + ds_cpu3_l2_spr_addr, + ds_cpu3_l2_spr_dw, + ds_cpu3_l2_spr_wr_data, + + l2_cpu3_wr_data_vld_x1_q, + l2_cpu3_wr_evict_x1_q, + l2_cpu3_wr_data, + l2_cpu3_ls_rd_haz_vld_arb_q, + l2_cpu3_ls_wr_haz_vld_arb_q, + l2_cpu3_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// tag_pipe / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_flsh_ls_rd_l2_dly, + l2_cpu0_flsh_ls_wr_l2_dly, + + l2_cpu0_wr_data_stall, + + l2_cpu1_flsh_ls_rd_l2_dly, + l2_cpu1_flsh_ls_wr_l2_dly, + + l2_cpu1_wr_data_stall, + + l2_cpu2_flsh_ls_rd_l2_dly, + l2_cpu2_flsh_ls_wr_l2_dly, + + l2_cpu2_wr_data_stall, + + l2_cpu3_flsh_ls_rd_l2_dly, + l2_cpu3_flsh_ls_wr_l2_dly, + + l2_cpu3_wr_data_stall, + + l2_cpu0_flsh_ls_rd_id_l2_dly, + l2_cpu0_flsh_ls_wr_id_l2_dly, + + l2_cpu1_flsh_ls_rd_id_l2_dly, + l2_cpu1_flsh_ls_wr_id_l2_dly, + + l2_cpu2_flsh_ls_rd_id_l2_dly, + l2_cpu2_flsh_ls_wr_id_l2_dly, + + l2_cpu3_flsh_ls_rd_id_l2_dly, + l2_cpu3_flsh_ls_wr_id_l2_dly, + + l2_cpu0_flsh_ls_rd_l4_dly, + l2_cpu0_flsh_if_rd_l4_dly, + l2_cpu0_flsh_tw_rd_l4_dly, + l2_cpu0_flsh_ls_wr_l4_dly, + + l2_cpu1_flsh_ls_rd_l4_dly, + l2_cpu1_flsh_if_rd_l4_dly, + l2_cpu1_flsh_tw_rd_l4_dly, + l2_cpu1_flsh_ls_wr_l4_dly, + + l2_cpu2_flsh_ls_rd_l4_dly, + l2_cpu2_flsh_if_rd_l4_dly, + l2_cpu2_flsh_tw_rd_l4_dly, + l2_cpu2_flsh_ls_wr_l4_dly, + + l2_cpu3_flsh_ls_rd_l4_dly, + l2_cpu3_flsh_if_rd_l4_dly, + l2_cpu3_flsh_tw_rd_l4_dly, + l2_cpu3_flsh_ls_wr_l4_dly, + + l2_cpu0_flsh_ls_rd_id_l4_dly, + l2_cpu0_flsh_if_rd_id_l4_dly, + l2_cpu0_flsh_ls_wr_id_l4_dly, + l2_cpu0_flsh_ls_wr_evict_l4_dly, + + l2_cpu1_flsh_ls_rd_id_l4_dly, + l2_cpu1_flsh_if_rd_id_l4_dly, + l2_cpu1_flsh_ls_wr_id_l4_dly, + l2_cpu1_flsh_ls_wr_evict_l4_dly, + + l2_cpu2_flsh_ls_rd_id_l4_dly, + l2_cpu2_flsh_if_rd_id_l4_dly, + l2_cpu2_flsh_ls_wr_id_l4_dly, + l2_cpu2_flsh_ls_wr_evict_l4_dly, + + l2_cpu3_flsh_ls_rd_id_l4_dly, + l2_cpu3_flsh_if_rd_id_l4_dly, + l2_cpu3_flsh_ls_wr_id_l4_dly, + l2_cpu3_flsh_ls_wr_evict_l4_dly, + + l2_cpu0_lrq_haz_pending, + l2_cpu1_lrq_haz_pending, + l2_cpu2_lrq_haz_pending, + l2_cpu3_lrq_haz_pending, + + l2_cpu0_ifq_haz_pending, + l2_cpu1_ifq_haz_pending, + l2_cpu2_ifq_haz_pending, + l2_cpu3_ifq_haz_pending, + + l2_cpu0_trq_haz_pending, + l2_cpu1_trq_haz_pending, + l2_cpu2_trq_haz_pending, + l2_cpu3_trq_haz_pending, + + l2_cpu0_wrq_haz_pending, + l2_cpu1_wrq_haz_pending, + l2_cpu2_wrq_haz_pending, + l2_cpu3_wrq_haz_pending, + + l2_cpu0_idle_block_reqs_q, + l2_cpu1_idle_block_reqs_q, + l2_cpu2_idle_block_reqs_q, + l2_cpu3_idle_block_reqs_q, + + l2_cpu0_ls_peq_coll_l4_dly, + l2_cpu1_ls_peq_coll_l4_dly, + l2_cpu2_ls_peq_coll_l4_dly, + l2_cpu3_ls_peq_coll_l4_dly, + +//----------------------------------------------------------------------------- +// tag_pipe +//----------------------------------------------------------------------------- + l2_tbnk0_cpu0_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu1_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu2_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu3_lrq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu1_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu2_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu3_lrq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu1_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu2_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu3_ifq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu1_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu2_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu3_ifq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_trq_clr_l4_dly2_q, + l2_tbnk0_cpu1_trq_clr_l4_dly2_q, + l2_tbnk0_cpu2_trq_clr_l4_dly2_q, + l2_tbnk0_cpu3_trq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_trq_clr_l4_dly2_q, + l2_tbnk1_cpu1_trq_clr_l4_dly2_q, + l2_tbnk1_cpu2_trq_clr_l4_dly2_q, + l2_tbnk1_cpu3_trq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu1_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu2_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu3_wrq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu1_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu2_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu3_wrq_clr_l4_dly2_q, + + +//----------------------------------------------------------------------------- +// cpu_logic / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly, + + +//----------------------------------------------------------------------------- +// feq / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_dsq_rd_data_q, + l2_cpu0_dsq_rd_byte_strb_q, + l2_cpu1_dsq_rd_data_q, + l2_cpu1_dsq_rd_byte_strb_q, + l2_cpu2_dsq_rd_data_q, + l2_cpu2_dsq_rd_byte_strb_q, + l2_cpu3_dsq_rd_data_q, + l2_cpu3_dsq_rd_byte_strb_q, + + l2_cpu0_dsq_clr_vld_q, + l2_cpu0_dsq_clr_id_q, + l2_cpu0_dsq_rd_en, + l2_cpu0_dsq_rd_en_x2, + l2_cpu0_dsq_rd_buf_id, + l2_cpu1_dsq_clr_vld_q, + l2_cpu1_dsq_clr_id_q, + l2_cpu1_dsq_rd_en, + l2_cpu1_dsq_rd_en_x2, + l2_cpu1_dsq_rd_buf_id, + l2_cpu2_dsq_clr_vld_q, + l2_cpu2_dsq_clr_id_q, + l2_cpu2_dsq_rd_en, + l2_cpu2_dsq_rd_en_x2, + l2_cpu2_dsq_rd_buf_id, + l2_cpu3_dsq_clr_vld_q, + l2_cpu3_dsq_rd_en, + l2_cpu3_dsq_rd_en_x2, + l2_cpu3_dsq_clr_id_q, + l2_cpu3_dsq_rd_buf_id, + +//----------------------------------------------------------------------------- +// arbitration +//----------------------------------------------------------------------------- + l2_cpu0_rd_vld_skid, + l2_cpu1_rd_vld_skid, + l2_cpu2_rd_vld_skid, + l2_cpu3_rd_vld_skid, + + l2_cpu0_pf_rd_vld_skid_popped, + l2_cpu1_pf_rd_vld_skid_popped, + l2_cpu2_pf_rd_vld_skid_popped, + l2_cpu3_pf_rd_vld_skid_popped, + + l2_cpu0_rd_arb, + l2_cpu1_rd_arb, + l2_cpu2_rd_arb, + l2_cpu3_rd_arb, + + l2_cpu0_wr_vld_skid, + l2_cpu1_wr_vld_skid, + l2_cpu2_wr_vld_skid, + l2_cpu3_wr_vld_skid, + + l2_cpu0_wr_arb, + l2_cpu1_wr_arb, + l2_cpu2_wr_arb, + l2_cpu3_wr_arb, + + l2_cpu0_ic_vld_skid, + l2_cpu1_ic_vld_skid, + l2_cpu2_ic_vld_skid, + l2_cpu3_ic_vld_skid, + + l2_cpu0_ic_barrier_stall_q, + l2_cpu1_ic_barrier_stall_q, + l2_cpu2_ic_barrier_stall_q, + l2_cpu3_ic_barrier_stall_q, + + l2_cpu0_blk_non_evict_wr, + l2_cpu1_blk_non_evict_wr, + l2_cpu2_blk_non_evict_wr, + l2_cpu3_blk_non_evict_wr, + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + l2_cpu0_idle_wakeup_q, + l2_cpu0_rd_arb_fast, + l2_cpu0_rd_id_arb_set, + l2_cpu0_rd_lrq_id_arb_set, + l2_cpu0_rd_type_arb_set, + l2_cpu0_rd_cache_attr_arb_set, + l2_cpu0_rd_page_attr_arb_set, + l2_cpu0_rd_elem_size_arb_set, + l2_cpu0_rd_way_arb_set, + l2_cpu0_rd_replayed_arb_set, + l2_cpu0_rd_excl_arb_set, + l2_cpu0_rd_priv_arb_set, + l2_cpu0_rd_shared_arb_set, + l2_cpu0_rd_va48_arb_set, + l2_cpu0_rd_aarch64_arb_set, + l2_cpu0_rd_asid_arb_set, + l2_cpu0_rd_prfm_arb_set, + l2_cpu0_rd_addr_arb_set, + l2_cpu0_rd_bypass_arb_set, + l2_cpu0_rd_bypass_req_can_e5, + l2_cpu0_early_rd_reqe4_e5_q, + l2_cpu0_rd_bypass_way_e5, + l2_cpu0_rd_bypass_bufid_e5, + l2_cpu0_rd_bypass_lrq_id_e5, + + l2_cpu0_wr_arb_fast, + l2_cpu0_wr_id_arb_set, + l2_cpu0_wr_partial_dw_arb_set, + l2_cpu0_wr_cache_attr_arb_set, + l2_cpu0_wr_page_attr_arb_set, + l2_cpu0_wr_elem_size_arb_set, + l2_cpu0_wr_type_arb_set, + l2_cpu0_wr_cl_id_arb_set, + l2_cpu0_wr_priv_arb_set, + l2_cpu0_wr_shared_arb_set, + l2_cpu0_wr_last_arb_set, + l2_cpu0_wr_clean_evict_arb_set, + l2_cpu0_wr_err_arb_set, + l2_cpu0_wr_way_arb_set, + l2_cpu0_wr_dirty_arb_set, + l2_cpu0_wr_1st_replayed_arb_set, + l2_cpu0_wr_addr_arb_set, + l2_cpu0_ic_arb_fast, + l2_cpu0_ic_id_arb_set, + l2_cpu0_ic_write_arb_set, + l2_cpu0_ic_excl_arb_set, + l2_cpu0_ic_elem_size_arb_set, + l2_cpu0_ic_ns_arb_set, + l2_cpu0_ic_addr_arb_set, + l2_cpu0_ic_data_arb_set, + + l2_cpu0_wrq_almost_full, + + l2_cpu0_ls_wr_req_w2a, + l2_cpu0_ls_wr_last_w2a, + l2_cpu0_ls_wr_dirty_w2a, + l2_cpu0_ls_wr_err_w2a, + l2_cpu0_ls_wr_type_w2a, + l2_cpu0_ls_wr_ccb_id_w2a, + l2_cpu0_ls_wr_data_w2a, + + l2_cpu0_ls_ccb_resp, + l2_cpu0_ls_ccb_resp_id, + l2_cpu0_ls_ccb_data_wr, + + l2_cpu0_if_ccb_resp, + l2_cpu0_if_ccb_resp_id, + + l2_cpu0_tw_ccb_resp, + l2_cpu0_tw_ccb_resp_id, + + l2_cpu0_if_sync_done_q, + l2_cpu0_tlb_sync_done_q, + + l2_cpu0_lrq_haz_clr_id_dcd_q, + l2_cpu0_wrq_haz_clr_id_dcd_q, + l2_cpu0_ls_rd_haz_id_arb_q, + l2_cpu0_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + l2_cpu1_idle_wakeup_q, + l2_cpu1_rd_arb_fast, + l2_cpu1_rd_id_arb_set, + l2_cpu1_rd_lrq_id_arb_set, + l2_cpu1_rd_type_arb_set, + l2_cpu1_rd_cache_attr_arb_set, + l2_cpu1_rd_page_attr_arb_set, + l2_cpu1_rd_elem_size_arb_set, + l2_cpu1_rd_way_arb_set, + l2_cpu1_rd_replayed_arb_set, + l2_cpu1_rd_excl_arb_set, + l2_cpu1_rd_priv_arb_set, + l2_cpu1_rd_shared_arb_set, + l2_cpu1_rd_va48_arb_set, + l2_cpu1_rd_aarch64_arb_set, + l2_cpu1_rd_asid_arb_set, + l2_cpu1_rd_prfm_arb_set, + l2_cpu1_rd_addr_arb_set, + l2_cpu1_rd_bypass_arb_set, + l2_cpu1_rd_bypass_req_can_e5, + l2_cpu1_early_rd_reqe4_e5_q, + l2_cpu1_rd_bypass_way_e5, + l2_cpu1_rd_bypass_bufid_e5, + l2_cpu1_rd_bypass_lrq_id_e5, + + l2_cpu1_wr_arb_fast, + l2_cpu1_wr_id_arb_set, + l2_cpu1_wr_partial_dw_arb_set, + l2_cpu1_wr_cache_attr_arb_set, + l2_cpu1_wr_page_attr_arb_set, + l2_cpu1_wr_elem_size_arb_set, + l2_cpu1_wr_type_arb_set, + l2_cpu1_wr_cl_id_arb_set, + l2_cpu1_wr_priv_arb_set, + l2_cpu1_wr_shared_arb_set, + l2_cpu1_wr_last_arb_set, + l2_cpu1_wr_clean_evict_arb_set, + l2_cpu1_wr_err_arb_set, + l2_cpu1_wr_way_arb_set, + l2_cpu1_wr_dirty_arb_set, + l2_cpu1_wr_1st_replayed_arb_set, + l2_cpu1_wr_addr_arb_set, + l2_cpu1_ic_arb_fast, + l2_cpu1_ic_id_arb_set, + l2_cpu1_ic_write_arb_set, + l2_cpu1_ic_excl_arb_set, + l2_cpu1_ic_elem_size_arb_set, + l2_cpu1_ic_ns_arb_set, + l2_cpu1_ic_addr_arb_set, + l2_cpu1_ic_data_arb_set, + + l2_cpu1_wrq_almost_full, + + l2_cpu1_ls_wr_req_w2a, + l2_cpu1_ls_wr_last_w2a, + l2_cpu1_ls_wr_dirty_w2a, + l2_cpu1_ls_wr_err_w2a, + l2_cpu1_ls_wr_type_w2a, + l2_cpu1_ls_wr_ccb_id_w2a, + l2_cpu1_ls_wr_data_w2a, + + l2_cpu1_ls_ccb_resp, + l2_cpu1_ls_ccb_resp_id, + l2_cpu1_ls_ccb_data_wr, + + l2_cpu1_if_ccb_resp, + l2_cpu1_if_ccb_resp_id, + + l2_cpu1_tw_ccb_resp, + l2_cpu1_tw_ccb_resp_id, + + l2_cpu1_if_sync_done_q, + l2_cpu1_tlb_sync_done_q, + + l2_cpu1_lrq_haz_clr_id_dcd_q, + l2_cpu1_wrq_haz_clr_id_dcd_q, + l2_cpu1_ls_rd_haz_id_arb_q, + l2_cpu1_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + l2_cpu2_idle_wakeup_q, + l2_cpu2_rd_arb_fast, + l2_cpu2_rd_id_arb_set, + l2_cpu2_rd_lrq_id_arb_set, + l2_cpu2_rd_type_arb_set, + l2_cpu2_rd_cache_attr_arb_set, + l2_cpu2_rd_page_attr_arb_set, + l2_cpu2_rd_elem_size_arb_set, + l2_cpu2_rd_way_arb_set, + l2_cpu2_rd_replayed_arb_set, + l2_cpu2_rd_excl_arb_set, + l2_cpu2_rd_priv_arb_set, + l2_cpu2_rd_shared_arb_set, + l2_cpu2_rd_va48_arb_set, + l2_cpu2_rd_aarch64_arb_set, + l2_cpu2_rd_asid_arb_set, + l2_cpu2_rd_prfm_arb_set, + l2_cpu2_rd_addr_arb_set, + l2_cpu2_rd_bypass_arb_set, + l2_cpu2_rd_bypass_req_can_e5, + l2_cpu2_early_rd_reqe4_e5_q, + l2_cpu2_rd_bypass_way_e5, + l2_cpu2_rd_bypass_bufid_e5, + l2_cpu2_rd_bypass_lrq_id_e5, + + l2_cpu2_wr_arb_fast, + l2_cpu2_wr_id_arb_set, + l2_cpu2_wr_partial_dw_arb_set, + l2_cpu2_wr_cache_attr_arb_set, + l2_cpu2_wr_page_attr_arb_set, + l2_cpu2_wr_elem_size_arb_set, + l2_cpu2_wr_type_arb_set, + l2_cpu2_wr_cl_id_arb_set, + l2_cpu2_wr_priv_arb_set, + l2_cpu2_wr_shared_arb_set, + l2_cpu2_wr_last_arb_set, + l2_cpu2_wr_clean_evict_arb_set, + l2_cpu2_wr_err_arb_set, + l2_cpu2_wr_way_arb_set, + l2_cpu2_wr_dirty_arb_set, + l2_cpu2_wr_1st_replayed_arb_set, + l2_cpu2_wr_addr_arb_set, + l2_cpu2_ic_arb_fast, + l2_cpu2_ic_id_arb_set, + l2_cpu2_ic_write_arb_set, + l2_cpu2_ic_excl_arb_set, + l2_cpu2_ic_elem_size_arb_set, + l2_cpu2_ic_ns_arb_set, + l2_cpu2_ic_addr_arb_set, + l2_cpu2_ic_data_arb_set, + + l2_cpu2_wrq_almost_full, + + l2_cpu2_ls_wr_req_w2a, + l2_cpu2_ls_wr_last_w2a, + l2_cpu2_ls_wr_dirty_w2a, + l2_cpu2_ls_wr_err_w2a, + l2_cpu2_ls_wr_type_w2a, + l2_cpu2_ls_wr_ccb_id_w2a, + l2_cpu2_ls_wr_data_w2a, + + l2_cpu2_ls_ccb_resp, + l2_cpu2_ls_ccb_resp_id, + l2_cpu2_ls_ccb_data_wr, + + l2_cpu2_if_ccb_resp, + l2_cpu2_if_ccb_resp_id, + + l2_cpu2_tw_ccb_resp, + l2_cpu2_tw_ccb_resp_id, + + l2_cpu2_if_sync_done_q, + l2_cpu2_tlb_sync_done_q, + + l2_cpu2_lrq_haz_clr_id_dcd_q, + l2_cpu2_wrq_haz_clr_id_dcd_q, + l2_cpu2_ls_rd_haz_id_arb_q, + l2_cpu2_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + l2_cpu3_idle_wakeup_q, + l2_cpu3_rd_arb_fast, + l2_cpu3_rd_id_arb_set, + l2_cpu3_rd_lrq_id_arb_set, + l2_cpu3_rd_type_arb_set, + l2_cpu3_rd_cache_attr_arb_set, + l2_cpu3_rd_page_attr_arb_set, + l2_cpu3_rd_elem_size_arb_set, + l2_cpu3_rd_way_arb_set, + l2_cpu3_rd_replayed_arb_set, + l2_cpu3_rd_excl_arb_set, + l2_cpu3_rd_priv_arb_set, + l2_cpu3_rd_shared_arb_set, + l2_cpu3_rd_va48_arb_set, + l2_cpu3_rd_aarch64_arb_set, + l2_cpu3_rd_asid_arb_set, + l2_cpu3_rd_prfm_arb_set, + l2_cpu3_rd_addr_arb_set, + l2_cpu3_rd_bypass_arb_set, + l2_cpu3_rd_bypass_req_can_e5, + l2_cpu3_early_rd_reqe4_e5_q, + l2_cpu3_rd_bypass_way_e5, + l2_cpu3_rd_bypass_bufid_e5, + l2_cpu3_rd_bypass_lrq_id_e5, + + l2_cpu3_wr_arb_fast, + l2_cpu3_wr_id_arb_set, + l2_cpu3_wr_partial_dw_arb_set, + l2_cpu3_wr_cache_attr_arb_set, + l2_cpu3_wr_page_attr_arb_set, + l2_cpu3_wr_elem_size_arb_set, + l2_cpu3_wr_type_arb_set, + l2_cpu3_wr_cl_id_arb_set, + l2_cpu3_wr_priv_arb_set, + l2_cpu3_wr_shared_arb_set, + l2_cpu3_wr_last_arb_set, + l2_cpu3_wr_clean_evict_arb_set, + l2_cpu3_wr_err_arb_set, + l2_cpu3_wr_way_arb_set, + l2_cpu3_wr_dirty_arb_set, + l2_cpu3_wr_1st_replayed_arb_set, + l2_cpu3_wr_addr_arb_set, + l2_cpu3_ic_arb_fast, + l2_cpu3_ic_id_arb_set, + l2_cpu3_ic_write_arb_set, + l2_cpu3_ic_excl_arb_set, + l2_cpu3_ic_elem_size_arb_set, + l2_cpu3_ic_ns_arb_set, + l2_cpu3_ic_addr_arb_set, + l2_cpu3_ic_data_arb_set, + + l2_cpu3_wrq_almost_full, + + l2_cpu3_ls_wr_req_w2a, + l2_cpu3_ls_wr_last_w2a, + l2_cpu3_ls_wr_dirty_w2a, + l2_cpu3_ls_wr_err_w2a, + l2_cpu3_ls_wr_type_w2a, + l2_cpu3_ls_wr_ccb_id_w2a, + l2_cpu3_ls_wr_data_w2a, + + l2_cpu3_ls_ccb_resp, + l2_cpu3_ls_ccb_resp_id, + l2_cpu3_ls_ccb_data_wr, + + l2_cpu3_if_ccb_resp, + l2_cpu3_if_ccb_resp_id, + + l2_cpu3_tw_ccb_resp, + l2_cpu3_tw_ccb_resp_id, + + l2_cpu3_if_sync_done_q, + l2_cpu3_tlb_sync_done_q, + + l2_cpu3_lrq_haz_clr_id_dcd_q, + l2_cpu3_wrq_haz_clr_id_dcd_q, + l2_cpu3_ls_rd_haz_id_arb_q, + l2_cpu3_ls_wr_haz_id_arb_q, + +// END L2-CPU interface + +//------------------------------------------------------------------- +// TM interface +//------------------------------------------------------------------- +// BEGIN TIMER-CPU interface + tm_cpu0_cntkctl_usr, + tm_cpu0_cnthctl_kernel, + + tm_cpu1_cntkctl_usr, + tm_cpu1_cnthctl_kernel, + + tm_cpu2_cntkctl_usr, + tm_cpu2_cnthctl_kernel, + + tm_cpu3_cntkctl_usr, + tm_cpu3_cnthctl_kernel, +// END TIMER-CPU interface + +//----------------------------------------------------------------------------- +// IC interface +//----------------------------------------------------------------------------- + ls_cpu0_imp_abort_slv, + ls_cpu0_imp_abort_ecc, + ls_cpu0_imp_abort_dec, + ls_cpu0_imp_abort_containable, + ls_cpu0_raw_eae_nonsec, + ls_cpu0_raw_eae_secure, + + ds_cpu0_ic_cpsr_mode, + ds_cpu0_ic_sample_spr, + ds_cpu0_ic_aa64naa32, + ds_cpu0_ic_hcr_change, + ds_cpu0_ic_scr_change, +// BEGIN INCLUDE FOR CPU1 + ds_cpu1_ic_cpsr_mode, + ds_cpu1_ic_sample_spr, + ds_cpu1_ic_aa64naa32, + ds_cpu1_ic_hcr_change, + ds_cpu1_ic_scr_change, + ls_cpu1_imp_abort_slv, + ls_cpu1_imp_abort_ecc, + ls_cpu1_imp_abort_dec, + ls_cpu1_imp_abort_containable, + ls_cpu1_raw_eae_nonsec, + ls_cpu1_raw_eae_secure, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ds_cpu2_ic_cpsr_mode, + ds_cpu2_ic_sample_spr, + ds_cpu2_ic_aa64naa32, + ds_cpu2_ic_hcr_change, + ds_cpu2_ic_scr_change, + ls_cpu2_imp_abort_slv, + ls_cpu2_imp_abort_ecc, + ls_cpu2_imp_abort_dec, + ls_cpu2_imp_abort_containable, + ls_cpu2_raw_eae_nonsec, + ls_cpu2_raw_eae_secure, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ds_cpu3_ic_cpsr_mode, + ds_cpu3_ic_sample_spr, + ds_cpu3_ic_aa64naa32, + ds_cpu3_ic_hcr_change, + ds_cpu3_ic_scr_change, + ls_cpu3_imp_abort_slv, + ls_cpu3_imp_abort_ecc, + ls_cpu3_imp_abort_dec, + ls_cpu3_imp_abort_containable, + ls_cpu3_raw_eae_nonsec, + ls_cpu3_raw_eae_secure, +// END INCLUDE FOR CPU3 + + ic_nfiq, + ic_nirq, + ic_nsei, + ic_nvfiq, + ic_nvirq, + ic_nvsei, + ic_p_valid, + + ic_sample_spr, + ic_hcr_change_complete, + ic_scr_change_complete, + ic_el_change_complete, + ic_ich_el2_tc, + ic_ich_el2_tall0, + ic_ich_el2_tall1, + ic_sra_el3_en, + ic_sra_el1s_en, + ic_sra_el2_en, + ic_sra_el1ns_en, + ic_sre_el1ns_hyp_trap, + ic_sre_el1ns_mon_trap, + ic_sre_el1s_mon_trap, + ic_sre_el2_mon_trap, + ic_block_eoi_sgi_wr, + +//----------------------------------------------------------------------------- +// DT interface +//----------------------------------------------------------------------------- +// BEGIN DT-CPU interface +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + dt_cpu0_et_oslock_gclk, + dt_cpu0_os_double_lock_gclk, + dt_cpu0_halt_ack_gclk, + dt_cpu0_coredbg_in_reset_gclk, + dt_cpu0_wfx_dbg_req_gclk, + dt_cpu0_hlt_dbgevt_ok_gclk, + dt_cpu0_dbif_ack_gclk, + dt_cpu0_dbif_err_gclk, + dt_cpu0_dbif_rddata_gclk, + + dt_cpu0_dbif_addr_pclk, + dt_cpu0_dbif_locked_pclk, + dt_cpu0_dbif_req_pclk, + dt_cpu0_dbif_wrdata_pclk, + dt_cpu0_dbif_write_pclk, + dt_cpu0_edecr_osuce_pclk, + dt_cpu0_edecr_rce_pclk, + dt_cpu0_edecr_ss_pclk, + dt_cpu0_edbgrq_pclk, + dt_cpu0_edacr_frc_idleack_pclk, + dt_cpu0_edprcr_corepurq_pclk, + + dt_cpu0_pmusnapshot_ack_gclk, + dt_cpu0_pmusnapshot_req_pclk, + + dt_cpu0_cti_trigin_7to4_gclk, + dt_cpu0_cti_trigin_1to0_gclk, + dt_cpu0_cti_trigoutack_7to4_gclk, + dt_cpu0_cti_trigoutack_bit1_gclk, + + dt_cpu0_cti_trigout_7to4_pclk, + dt_cpu0_cti_trigout_1to0_pclk, + dt_cpu0_cti_triginack_7to4_pclk, + dt_cpu0_cti_triginack_1to0_pclk, + + dt_cpu0_wfx_wakeup_pclk, + dt_cpu0_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + dt_cpu1_et_oslock_gclk, + dt_cpu1_os_double_lock_gclk, + dt_cpu1_halt_ack_gclk, + dt_cpu1_coredbg_in_reset_gclk, + dt_cpu1_wfx_dbg_req_gclk, + dt_cpu1_hlt_dbgevt_ok_gclk, + dt_cpu1_dbif_ack_gclk, + dt_cpu1_dbif_err_gclk, + dt_cpu1_dbif_rddata_gclk, + + dt_cpu1_dbif_addr_pclk, + dt_cpu1_dbif_locked_pclk, + dt_cpu1_dbif_req_pclk, + dt_cpu1_dbif_wrdata_pclk, + dt_cpu1_dbif_write_pclk, + dt_cpu1_edecr_osuce_pclk, + dt_cpu1_edecr_rce_pclk, + dt_cpu1_edecr_ss_pclk, + dt_cpu1_edbgrq_pclk, + dt_cpu1_edacr_frc_idleack_pclk, + dt_cpu1_edprcr_corepurq_pclk, + + dt_cpu1_pmusnapshot_ack_gclk, + dt_cpu1_pmusnapshot_req_pclk, + + dt_cpu1_cti_trigin_7to4_gclk, + dt_cpu1_cti_trigin_1to0_gclk, + dt_cpu1_cti_trigoutack_7to4_gclk, + dt_cpu1_cti_trigoutack_bit1_gclk, + + dt_cpu1_cti_trigout_7to4_pclk, + dt_cpu1_cti_trigout_1to0_pclk, + dt_cpu1_cti_triginack_7to4_pclk, + dt_cpu1_cti_triginack_1to0_pclk, + + dt_cpu1_wfx_wakeup_pclk, + dt_cpu1_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + dt_cpu2_et_oslock_gclk, + dt_cpu2_os_double_lock_gclk, + dt_cpu2_halt_ack_gclk, + dt_cpu2_coredbg_in_reset_gclk, + dt_cpu2_wfx_dbg_req_gclk, + dt_cpu2_hlt_dbgevt_ok_gclk, + dt_cpu2_dbif_ack_gclk, + dt_cpu2_dbif_err_gclk, + dt_cpu2_dbif_rddata_gclk, + + dt_cpu2_dbif_addr_pclk, + dt_cpu2_dbif_locked_pclk, + dt_cpu2_dbif_req_pclk, + dt_cpu2_dbif_wrdata_pclk, + dt_cpu2_dbif_write_pclk, + dt_cpu2_edecr_osuce_pclk, + dt_cpu2_edecr_rce_pclk, + dt_cpu2_edecr_ss_pclk, + dt_cpu2_edbgrq_pclk, + dt_cpu2_edacr_frc_idleack_pclk, + dt_cpu2_edprcr_corepurq_pclk, + + dt_cpu2_pmusnapshot_ack_gclk, + dt_cpu2_pmusnapshot_req_pclk, + + dt_cpu2_cti_trigin_7to4_gclk, + dt_cpu2_cti_trigin_1to0_gclk, + dt_cpu2_cti_trigoutack_7to4_gclk, + dt_cpu2_cti_trigoutack_bit1_gclk, + + dt_cpu2_cti_trigout_7to4_pclk, + dt_cpu2_cti_trigout_1to0_pclk, + dt_cpu2_cti_triginack_7to4_pclk, + dt_cpu2_cti_triginack_1to0_pclk, + + dt_cpu2_wfx_wakeup_pclk, + dt_cpu2_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + dt_cpu3_et_oslock_gclk, + dt_cpu3_os_double_lock_gclk, + dt_cpu3_halt_ack_gclk, + dt_cpu3_coredbg_in_reset_gclk, + dt_cpu3_wfx_dbg_req_gclk, + dt_cpu3_hlt_dbgevt_ok_gclk, + dt_cpu3_dbif_ack_gclk, + dt_cpu3_dbif_err_gclk, + dt_cpu3_dbif_rddata_gclk, + + dt_cpu3_dbif_addr_pclk, + dt_cpu3_dbif_locked_pclk, + dt_cpu3_dbif_req_pclk, + dt_cpu3_dbif_wrdata_pclk, + dt_cpu3_dbif_write_pclk, + dt_cpu3_edecr_osuce_pclk, + dt_cpu3_edecr_rce_pclk, + dt_cpu3_edecr_ss_pclk, + dt_cpu3_edbgrq_pclk, + dt_cpu3_edacr_frc_idleack_pclk, + dt_cpu3_edprcr_corepurq_pclk, + + dt_cpu3_pmusnapshot_ack_gclk, + dt_cpu3_pmusnapshot_req_pclk, + + dt_cpu3_cti_trigin_7to4_gclk, + dt_cpu3_cti_trigin_1to0_gclk, + dt_cpu3_cti_trigoutack_7to4_gclk, + dt_cpu3_cti_trigoutack_bit1_gclk, + + dt_cpu3_cti_trigout_7to4_pclk, + dt_cpu3_cti_trigout_1to0_pclk, + dt_cpu3_cti_triginack_7to4_pclk, + dt_cpu3_cti_triginack_1to0_pclk, + + dt_cpu3_wfx_wakeup_pclk, + dt_cpu3_noclkstop_pclk, +// END DT-CPU interface + +//----------------------------------------------------------------------------- +// CK interface +//----------------------------------------------------------------------------- +// BEGIN CK-CPU interface + ds_cpu0_reset_req, + ds_cpu0_wfi_req, + ds_cpu0_wfe_req, + ds_cpu0_flush, + ds_cpu0_flush_type, + ds_cpu0_imp_abrt_wfi_qual, + ds_cpu0_irq_wfi_qual, + ds_cpu0_fiq_wfi_qual, + ds_cpu0_vimp_abrt_wfi_qual, + ds_cpu0_virq_wfi_qual, + ds_cpu0_vfiq_wfi_qual, + ds_cpu0_imp_abrt_wfe_qual, + ds_cpu0_irq_wfe_qual, + ds_cpu0_fiq_wfe_qual, + ds_cpu0_vimp_abrt_wfe_qual, + ds_cpu0_virq_wfe_qual, + ds_cpu0_vfiq_wfe_qual, + ds_cpu0_hcr_va, + ds_cpu0_hcr_vi, + ds_cpu0_hcr_vf, + ds_cpu0_cpuectlr_ret, + ck_cpu0_event_reg, + ck_cpu0_wfi_ack, + ck_cpu0_wfe_ack, + ck_cpu0_crcx_clk_en_n, + + ds_cpu1_reset_req, + ds_cpu1_wfi_req, + ds_cpu1_wfe_req, + ds_cpu1_flush, + ds_cpu1_flush_type, + ds_cpu1_imp_abrt_wfi_qual, + ds_cpu1_irq_wfi_qual, + ds_cpu1_fiq_wfi_qual, + ds_cpu1_vimp_abrt_wfi_qual, + ds_cpu1_virq_wfi_qual, + ds_cpu1_vfiq_wfi_qual, + ds_cpu1_imp_abrt_wfe_qual, + ds_cpu1_irq_wfe_qual, + ds_cpu1_fiq_wfe_qual, + ds_cpu1_vimp_abrt_wfe_qual, + ds_cpu1_virq_wfe_qual, + ds_cpu1_vfiq_wfe_qual, + ds_cpu1_hcr_va, + ds_cpu1_hcr_vi, + ds_cpu1_hcr_vf, + ds_cpu1_cpuectlr_ret, + ck_cpu1_event_reg, + ck_cpu1_wfi_ack, + ck_cpu1_wfe_ack, + ck_cpu1_crcx_clk_en_n, + + ds_cpu2_reset_req, + ds_cpu2_wfi_req, + ds_cpu2_wfe_req, + ds_cpu2_flush, + ds_cpu2_flush_type, + ds_cpu2_imp_abrt_wfi_qual, + ds_cpu2_irq_wfi_qual, + ds_cpu2_fiq_wfi_qual, + ds_cpu2_vimp_abrt_wfi_qual, + ds_cpu2_virq_wfi_qual, + ds_cpu2_vfiq_wfi_qual, + ds_cpu2_imp_abrt_wfe_qual, + ds_cpu2_irq_wfe_qual, + ds_cpu2_fiq_wfe_qual, + ds_cpu2_vimp_abrt_wfe_qual, + ds_cpu2_virq_wfe_qual, + ds_cpu2_vfiq_wfe_qual, + ds_cpu2_hcr_va, + ds_cpu2_hcr_vi, + ds_cpu2_hcr_vf, + ds_cpu2_cpuectlr_ret, + ck_cpu2_event_reg, + ck_cpu2_wfi_ack, + ck_cpu2_wfe_ack, + ck_cpu2_crcx_clk_en_n, + + ds_cpu3_reset_req, + ds_cpu3_wfi_req, + ds_cpu3_wfe_req, + ds_cpu3_flush, + ds_cpu3_flush_type, + ds_cpu3_imp_abrt_wfi_qual, + ds_cpu3_irq_wfi_qual, + ds_cpu3_fiq_wfi_qual, + ds_cpu3_vimp_abrt_wfi_qual, + ds_cpu3_virq_wfi_qual, + ds_cpu3_vfiq_wfi_qual, + ds_cpu3_imp_abrt_wfe_qual, + ds_cpu3_irq_wfe_qual, + ds_cpu3_fiq_wfe_qual, + ds_cpu3_vimp_abrt_wfe_qual, + ds_cpu3_virq_wfe_qual, + ds_cpu3_vfiq_wfe_qual, + ds_cpu3_hcr_va, + ds_cpu3_hcr_vi, + ds_cpu3_hcr_vf, + ds_cpu3_cpuectlr_ret, + ck_cpu3_event_reg, + ck_cpu3_wfi_ack, + ck_cpu3_wfe_ack, + ck_cpu3_crcx_clk_en_n, + + ls_cpu0_clrexmon, + ls_cpu1_clrexmon, + ls_cpu2_clrexmon, + ls_cpu3_clrexmon, +// END CK-CPU interface + + ck_gclkt +); + +//# +//# Interface Signals +//# ================= +//# + +//----------------------------------------------------------------------------- +// Clock and Reset Signals +//----------------------------------------------------------------------------- + input CLK; // Fast Clock + input CLKEN; // Fast Clock Enable + + input [`MAIA_CN:0] nCPUPORESET; // CPU Power-on reset + input [`MAIA_CN:0] nCORERESET; // CPU reset (excluding DBG & ETM) + input nL2RESET; // L2 reset + input L2RSTDISABLE; // L2 RAMs hardware reset disable + output [`MAIA_CN:0] WARMRSTREQ; // CPU Warm reset request +//See also nPRESETDBG; // Debug APB reset (PCLK) + +//----------------------------------------------------------------------------- +// Static Configuration Signals +//----------------------------------------------------------------------------- +// Static configuration signals that should be tied off and not change dynamically. +// Many of the initial values specified by these inputs +// may be overridden in software using CP15 registers. + + input [`MAIA_CN:0] CFGEND; // Endianness EE bit (1:big endian) + input [`MAIA_CN:0] VINITHI; // 1: start up using high vectors + input [`MAIA_CN:0] CFGTE; // Exception handling state (0:ARM/1:Thumb) + input [`MAIA_CN:0] CP15SDISABLE; // Disable write access to some secure CP15 registers + + input [7:0] CLUSTERIDAFF1; // Value read in ClusterID Affinity1 field, MPIDR bits[15:8] + input [7:0] CLUSTERIDAFF2; // Value read in ClusterID Affinity2 field, MPIDR bits[23:16] + + input [`MAIA_CN:0] AA64nAA32; // Register Width (1:AArch64/0:AArch32) + input [43:2] RVBARADDR0; // RVBAR address +// BEGIN INCLUDE FOR CPU1 + input [43:2] RVBARADDR1; // RVBAR address +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input [43:2] RVBARADDR2; // RVBAR address +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input [43:2] RVBARADDR3; // RVBAR address +// END INCLUDE FOR CPU3 + input [`MAIA_CN:0] CRYPTODISABLE; // Disable Cryptography Extension + +//----------------------------------------------------------------------------- +// Interrupt Controller Signals +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] nFIQ; // Fast Interrupt request + input [`MAIA_CN:0] nIRQ; // Interrupt request + input [`MAIA_CN:0] nSEI; // System Error Interrupt + input [`MAIA_CN:0] nREI; // RAM Error Interrupt + input [`MAIA_CN:0] nVFIQ; // Virtual Fast Interrupt request + input [`MAIA_CN:0] nVIRQ; // Virtual Interrupt request + input [`MAIA_CN:0] nVSEI; // Virtual System Error Interrupt + +// BEGIN NO-GIC pins + output [`MAIA_CN:0] nVCPUMNTIRQ; // Virtual Maintenance Interrupt output +// END NO-GIC pins + + input [43:18] PERIPHBASE; // Base address for IC memory-mapped registers +// BEGIN NO-GIC pins + input GICCDISABLE; // Put GIC into bypass mode + + input ICDTVALID; // Distrubuter AXI4 SP Message Valid + output ICDTREADY; // GIC Ready for Distrubuter AXI4 SP Message + input [15:0] ICDTDATA; // Distrubuter AXI4 SP Message Data + input ICDTLAST; // Distrubuter AXI4 SP Message Last Packet + input [1:0] ICDTDEST; // Distrubuter AXI4 SP Message CPU ID + + output ICCTVALID; // GIC to Distributer AXI4 SP Message Valid + input ICCTREADY; // Distributer Ready for GIC AXI4 SP Message + output [15:0] ICCTDATA; // GIC to Distributer AXI4 SP Message Data + output ICCTLAST; // GIC to Distributer AXI4 SP Message Last Packet + output [1:0] ICCTID; // GIC to Distributer AXI4 SP Message CPU ID +// END NO-GIC pins + +//----------------------------------------------------------------------------- +// Timer Signals +//----------------------------------------------------------------------------- + input [63:0] CNTVALUEB; // Counter value in binary + input CNTCLKEN; // Counter clock enable + output [`MAIA_CN:0] nCNTPNSIRQ; // NS Physical Timer event + output [`MAIA_CN:0] nCNTPSIRQ; // S Physical Timer event + output [`MAIA_CN:0] nCNTVIRQ; // Virtual Timer event + output [`MAIA_CN:0] nCNTHPIRQ; // Hyp Physical Timer event + +//----------------------------------------------------------------------------- +// Power Management Signals +//----------------------------------------------------------------------------- + input CLREXMONREQ; // Clearing of external global exclusive monitor (REQ) + output CLREXMONACK; // Clearing of external global exclusive monitor (ACK) + input EVENTI; // Event input for processor wake-up from WFE state + output EVENTO; // Event output, signal is active when SEV instruction is executed + output [`MAIA_CN:0] STANDBYWFI; // WFI mode + output [`MAIA_CN:0] STANDBYWFE; // WFE mode + output STANDBYWFIL2; // WFI mode for L2 + output [`MAIA_CN:0] SMPEN; // CPU SMP bit + + output [`MAIA_CN:0] CPUQACTIVE; // CPU Q-channel QACTIVE + input [`MAIA_CN:0] CPUQREQn; // CPU Q-channel QREQn + output [`MAIA_CN:0] CPUQACCEPTn; // CPU Q-channel QACCEPTn + output [`MAIA_CN:0] CPUQDENY; // CPU Q-channel QDENY + + output L2QACTIVE; // L2 Q-channel QACTIVE + input L2QREQn; // L2 Q-channel QREQn + output L2QACCEPTn; // L2 Q-channel QACCEPTn + output L2QDENY; // L2 Q-channel QDENY + + input L2FLUSHREQ; // L2 hardware flush request + output L2FLUSHDONE; // L2 hardware flush done + +//----------------------------------------------------------------------------- +// Asynchronous Error Signals +//----------------------------------------------------------------------------- + output nINTERRIRQ; // L2 RAM dbl-bit ECC error + output nEXTERRIRQ; // Write transaction error + +//----------------------------------------------------------------------------- +// Bus Configuration Signals +//----------------------------------------------------------------------------- + input SYSBARDISABLE; // Disable broadcast of barriers + input BROADCASTINNER; // Extend Inner Shared Domain + input BROADCASTOUTER; // Extend Outer Shared Domain + input BROADCASTCACHEMAINT; // Broadcast cache maint ops + +//----------------------------------------------------------------------------- +// Skyros RN-F Interface +//----------------------------------------------------------------------------- + input SCLKEN; // Skyros clock enable + input SINACT; // Skyros snoop inactive + + input [6:0] NODEID; // Skyros requestor NodeID + + output TXSACTIVE; // Skyros active - indicates pending activity on pins + input RXSACTIVE; // Skyros active - indicates pending activity on pins + + output TXLINKACTIVEREQ; // Skyros transmit link active request + input TXLINKACTIVEACK; // SKyros transmit link active acknowledge + + input RXLINKACTIVEREQ; // SKyros receive link active request + output RXLINKACTIVEACK; // Skyros receive link active acknowledge + +// TXREQ - outbound requests + output TXREQFLITPEND; // Skyros TXREQ FLIT pending + output TXREQFLITV; // Skyros TXREQ FLIT valid + output [99:0] TXREQFLIT; // Skyros TXREQ FLIT payload + output [7:0] REQMEMATTR; // Skyros TXREQ raw memory attributes + input TXREQLCRDV; // Skyros TXREQ link-layer credit valid + +// TXRSP - outbound response + output TXRSPFLITPEND; // Skyros TXRSP FLIT pending + output TXRSPFLITV; // Skyros TXRSP FLIT valid + output [44:0] TXRSPFLIT; // Skyros TXRSP FLIT payload + input TXRSPLCRDV; // Skyros TXRSP link-layer credit valid + +// TXDAT - outbound data + output TXDATFLITPEND; // Skyros TXDAT FLIT pending + output TXDATFLITV; // Skyros TXDAT FLIT valid + output [193:0] TXDATFLIT; // Skyros TXDAT FLIT payload + input TXDATLCRDV; // Skyros TXDAT link-layer credit valid + +// RXSNP - inbound snoops + input RXSNPFLITPEND; // Skyros RXSNP FLIT pending + input RXSNPFLITV; // Skyros RXSNP FLIT valid + input [64:0] RXSNPFLIT; // Skyros RXSNP FLIT payload + output RXSNPLCRDV; // Skyros RXSNP link-layer credit valid + +// RXRSP - inbound response + input RXRSPFLITPEND; // Skyros RXRSP FLIT pending + input RXRSPFLITV; // Skyros RXRSP FLIT valid + input [44:0] RXRSPFLIT; // Skyros RXRSP FLIT payload + output RXRSPLCRDV; // Skyros RXRSP link-layer credit valid + +// RXDAT - inbound data + input RXDATFLITPEND; // Skyros RXDAT FLIT pending + input RXDATFLITV; // Skyros RXDAT FLIT valid + input [193:0] RXDATFLIT; // Skyros RXDAT FLIT payload + output RXDATLCRDV; // Skyros RXDAT link-layer credit valid + + input [43:24] SAMMNBASE; // Skyros SAM MN base address + input [1:0] SAMADDRMAP0; // Skyros SAM address region 0 mapping + input [1:0] SAMADDRMAP1; // Skyros SAM address region 1 mapping + input [1:0] SAMADDRMAP2; // Skyros SAM address region 2 mapping + input [1:0] SAMADDRMAP3; // Skyros SAM address region 3 mapping + input [1:0] SAMADDRMAP4; // Skyros SAM address region 4 mapping + input [1:0] SAMADDRMAP5; // Skyros SAM address region 5 mapping + input [1:0] SAMADDRMAP6; // Skyros SAM address region 6 mapping + input [1:0] SAMADDRMAP7; // Skyros SAM address region 7 mapping + input [1:0] SAMADDRMAP8; // Skyros SAM address region 8 mapping + input [1:0] SAMADDRMAP9; // Skyros SAM address region 9 mapping + input [1:0] SAMADDRMAP10; // Skyros SAM address region 10 mapping + input [1:0] SAMADDRMAP11; // Skyros SAM address region 11 mapping + input [1:0] SAMADDRMAP12; // Skyros SAM address region 12 mapping + input [1:0] SAMADDRMAP13; // Skyros SAM address region 13 mapping + input [1:0] SAMADDRMAP14; // Skyros SAM address region 14 mapping + input [1:0] SAMADDRMAP15; // Skyros SAM address region 15 mapping + input [1:0] SAMADDRMAP16; // Skyros SAM address region 16 mapping + input [1:0] SAMADDRMAP17; // Skyros SAM address region 17 mapping + input [1:0] SAMADDRMAP18; // Skyros SAM address region 18 mapping + input [1:0] SAMADDRMAP19; // Skyros SAM address region 19 mapping + input [6:0] SAMMNNODEID; // Skyros SAM MN target ID + input [6:0] SAMHNI0NODEID; // Skyros SAM HNI0 target ID + input [6:0] SAMHNI1NODEID; // Skyros SAM HNI1 target ID + input [6:0] SAMHNF0NODEID; // Skyros SAM HNF0 target ID + input [6:0] SAMHNF1NODEID; // Skyros SAM HNF1 target ID + input [6:0] SAMHNF2NODEID; // Skyros SAM HNF2 target ID + input [6:0] SAMHNF3NODEID; // Skyros SAM HNF3 target ID + input [6:0] SAMHNF4NODEID; // Skyros SAM HNF4 target ID + input [6:0] SAMHNF5NODEID; // Skyros SAM HNF5 target ID + input [6:0] SAMHNF6NODEID; // Skyros SAM HNF6 target ID + input [6:0] SAMHNF7NODEID; // Skyros SAM HNF7 target ID + input [2:0] SAMHNFMODE; // Skyros SAM HNF interleaving mode + +//----------------------------------------------------------------------------- +// ACP AXI Slave +//----------------------------------------------------------------------------- + input ACLKENS; // AXI slave clock enable + input AINACTS; // AXI slave interface no longer active or accepting requests + +// Write Address channel signals + output AWREADYS; // Write Address ready (slave ready to accept write address) + input AWVALIDS; // Write Address valid + input [4:0] AWIDS; // Write Address ID + input [43:0] AWADDRS; // Write Address + input [7:0] AWLENS; // Write Burst Length + input [3:0] AWCACHES; // Write Cache type + input [1:0] AWUSERS; // Write inner & outer shareability + input [2:0] AWPROTS; // Write Protection type + +// Write Data channel signals + output WREADYS; // Write Data ready (slave ready to accept data) + input WVALIDS; // Write Data valid + input [127:0] WDATAS; // Write Data + input [15:0] WSTRBS; // Write byte-lane strobes + input WLASTS; // Write Data last transfer indicator + +// Write Response channel signals + input BREADYS; // Write Response ready (master ready to accept response) + output BVALIDS; // Write Response Valid + output [4:0] BIDS; // Write Response ID tag + output [1:0] BRESPS; // Write Response + +// Read Address channel signals + output ARREADYS; // Read Address ready (slave ready to accept read address) + input ARVALIDS; // Read Address valid + input [4:0] ARIDS; // Read Address ID + input [43:0] ARADDRS; // Read Address + input [7:0] ARLENS; // Read Burst Length + input [3:0] ARCACHES; // Read Cache type + input [1:0] ARUSERS; // Read inner & outer shareability + input [2:0] ARPROTS; // Read Protection type + +// Read Data channel signals + input RREADYS; // Read Data ready (master ready to accept data) + output RVALIDS; // Read Data valid + output [4:0] RIDS; // Read Data ID + output [127:0] RDATAS; // Read Data + output [1:0] RRESPS; // Read Data response + output RLASTS; // Read Data last transfer indicator + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (CLK) +//----------------------------------------------------------------------------- +// Debug CLK interface + input [43:12] DBGROMADDR; // Debug ROM base address + input DBGROMADDRV; // Debug ROM base address valid + + output [`MAIA_CN:0] DBGACK; // Debug acknowledge + output [`MAIA_CN:0] nCOMMIRQ; // Comms channel receive/transmit interrupt + output [`MAIA_CN:0] COMMRX; // Comms channel receive + output [`MAIA_CN:0] COMMTX; // Comms channel transmit + + output [`MAIA_CN:0] DBGRSTREQ; // Warm reset request + output [`MAIA_CN:0] DBGNOPWRDWN; // No power-down request + + input DBGL1RSTDISABLE; // L1 DCache hardware reset disable + +// PMU CLK interface + output [`MAIA_CN:0] nPMUIRQ; // PMU IRQ request + output [24:0] PMUEVENT0; // PMU Event bus +// BEGIN INCLUDE FOR CPU1 + output [24:0] PMUEVENT1; // PMU Event bus +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + output [24:0] PMUEVENT2; // PMU Event bus +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + output [24:0] PMUEVENT3; // PMU Event bus +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (ATCLK) +//----------------------------------------------------------------------------- +// ETM ATB interface and Misc signals + input ATCLKEN; // ATB Clock Enable + input [63:0] TSVALUEB; // ATB Timestamp in binary + + input ATREADYM0; // ATDATA can be accepted + input AFVALIDM0; // ATB Fifo Flush Request + output [31:0] ATDATAM0; // ATB Data + output ATVALIDM0; // ATB Data Valid + output [1:0] ATBYTESM0; // ATB Data Size + output AFREADYM0; // ATB Fifo Flush Finished + output [6:0] ATIDM0; // ATB Trace Source ID + input SYNCREQM0; // ATB External synchronization request + +// BEGIN INCLUDE FOR CPU1 + input ATREADYM1; // ATDATA can be accepted + input AFVALIDM1; // ATB Fifo Flush Request + output [31:0] ATDATAM1; // ATB Data + output ATVALIDM1; // ATB Data Valid + output [1:0] ATBYTESM1; // ATB Data Size + output AFREADYM1; // ATB Fifo Flush Finished + output [6:0] ATIDM1; // ATB Trace Source ID + input SYNCREQM1; // ATB External synchronization request +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ATREADYM2; // ATDATA can be accepted + input AFVALIDM2; // ATB Fifo Flush Request + output [31:0] ATDATAM2; // ATB Data + output ATVALIDM2; // ATB Data Valid + output [1:0] ATBYTESM2; // ATB Data Size + output AFREADYM2; // ATB Fifo Flush Finished + output [6:0] ATIDM2; // ATB Trace Source ID + input SYNCREQM2; // ATB External synchronization request +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ATREADYM3; // ATDATA can be accepted + input AFVALIDM3; // ATB Fifo Flush Request + output [31:0] ATDATAM3; // ATB Data + output ATVALIDM3; // ATB Data Valid + output [1:0] ATBYTESM3; // ATB Data Size + output AFREADYM3; // ATB Fifo Flush Finished + output [6:0] ATIDM3; // ATB Trace Source ID + input SYNCREQM3; // ATB External synchronization request +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (PCLK) +//----------------------------------------------------------------------------- +// Debug-APBv3 port (APB) + input PCLKDBG; // APB Clock + input PCLKENDBG; // APB Clock Enable + input nPRESETDBG; // APB Reset + input PSELDBG; // Debug bus access + input [21:2] PADDRDBG; // APB address + input PADDRDBG31; // APB address bit[31] + input PENABLEDBG; // APB transfer complete flag + input PWRITEDBG; // APB read/write indicator + input [31:0] PWDATADBG; // APB write data + output [31:0] PRDATADBG; // APB read data + output PREADYDBG; // APB slave ready, used to extend a transfer + output PSLVERRDBG; // APB slave transfer error + +// Misc interface + input [`MAIA_CN:0] EDBGRQ; // External debug request + +// PMU Snapshot interface + input [`MAIA_CN:0] PMUSNAPSHOTREQ; // PMU snapshot trigger request + output [`MAIA_CN:0] PMUSNAPSHOTACK; // PMU snapshot trigger acknowledge + +// Power-related interface + input [`MAIA_CN:0] DBGPWRDUP; // Processor power-up status + output [`MAIA_CN:0] DBGPWRUPREQ; // Processor power-up request + +// CTI interface + input [3:0] CTICHIN; // Channel In + input [3:0] CTICHOUTACK; // Channel Out acknowledge + output [3:0] CTICHOUT; // Channel Out + output [3:0] CTICHINACK; // Channel In acknowledge + input CISBYPASS; // Channel interface sync bypass + input [3:0] CIHSBYPASS; // Channel interface H/S bypass + output [`MAIA_CN:0] CTIIRQ; // CTI Interrupt + input [`MAIA_CN:0] CTIIRQACK; // CTI Interrupt acknowledge + +//----------------------------------------------------------------------------- +// Debug Authentication Interface (CLK & PCLK) +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] DBGEN; // Invasive debug enable + input [`MAIA_CN:0] NIDEN; // Non-invasive debug enable + input [`MAIA_CN:0] SPIDEN; // Secure Priviledge invasive debug enable + input [`MAIA_CN:0] SPNIDEN; // Secure Priviledge non-invasive debug enable + +//----------------------------------------------------------------------------- +// DFT Signals +//----------------------------------------------------------------------------- + input DFTSE; // Scan enable + input DFTRSTDISABLE; // Disable reset to cells during scan shift + input [`MAIA_CN:0] DFTCRCLKDISABLE; // Clock grid control for ck_gclkcr + input DFTL2CLKDISABLE; // Clock grid control for ck_gclkl2 + input DFTRAMHOLD; // Holds data in RAMs + input DFTCLKBYPASS; // L2 RAM strobe clock bypass + input DFTMCPHOLD; // Disable multi-cycle RAM paths + +//----------------------------------------------------------------------------- +// MBIST Interface +//----------------------------------------------------------------------------- + input nMBISTRESET; // MBIST reset + input MBISTREQ; // MBIST mode request + +//----------------------------------------------------------------------------- +// Signals from maia -> maia_cpu_io -> maia_cpu +//----------------------------------------------------------------------------- +// Outputs to maia_cpu + output ncpuporeset_cpu0_o; + output ncorereset_cpu0_o; + + output cfgend_cpu0_o; + output cfgte_cpu0_o; + output cp15sdisable_cpu0_o; + output vinithi_cpu0_o; + output [7:0] clusteridaff1_cpu0_o; + output [7:0] clusteridaff2_cpu0_o; + output [1:0] cpuid_cpu0_o; + output aa64naa32_cpu0_o; + output [43:2] rvbaraddr_cpu0_o; + output cryptodisable_cpu0_o; + output giccdisable_cpu0_o; + + output [43:12] dbgromaddr_cpu0_o; + output dbgromaddrv_cpu0_o; + output dbgl1rstdisable_cpu0_o; + + output dbgen_cpu0_o; + output niden_cpu0_o; + output spiden_cpu0_o; + output spniden_cpu0_o; + + output [63:0] tsvalueb_cpu0_o; + + output atclken_cpu0_o; + output afvalidm_cpu0_o; + output atreadym_cpu0_o; + output syncreqm_cpu0_o; + + output dftse_cpu0_o; + output dftrstdisable_cpu0_o; + output dftcrclkdisable_cpu0_o; + output dftramhold_cpu0_o; + output nmbistreset_cpu0_o; + +// BEGIN INCLUDE FOR CPU1 + output ncpuporeset_cpu1_o; + output ncorereset_cpu1_o; + + output cfgend_cpu1_o; + output cfgte_cpu1_o; + output cp15sdisable_cpu1_o; + output vinithi_cpu1_o; + output [7:0] clusteridaff1_cpu1_o; + output [7:0] clusteridaff2_cpu1_o; + output [1:0] cpuid_cpu1_o; + output aa64naa32_cpu1_o; + output [43:2] rvbaraddr_cpu1_o; + output cryptodisable_cpu1_o; + output giccdisable_cpu1_o; + + output [43:12] dbgromaddr_cpu1_o; + output dbgromaddrv_cpu1_o; + output dbgl1rstdisable_cpu1_o; + + output dbgen_cpu1_o; + output niden_cpu1_o; + output spiden_cpu1_o; + output spniden_cpu1_o; + + output [63:0] tsvalueb_cpu1_o; + + output atclken_cpu1_o; + output afvalidm_cpu1_o; + output atreadym_cpu1_o; + output syncreqm_cpu1_o; + + output dftse_cpu1_o; + output dftrstdisable_cpu1_o; + output dftcrclkdisable_cpu1_o; + output dftramhold_cpu1_o; + output nmbistreset_cpu1_o; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + output ncpuporeset_cpu2_o; + output ncorereset_cpu2_o; + + output cfgend_cpu2_o; + output cfgte_cpu2_o; + output cp15sdisable_cpu2_o; + output vinithi_cpu2_o; + output [7:0] clusteridaff1_cpu2_o; + output [7:0] clusteridaff2_cpu2_o; + output [1:0] cpuid_cpu2_o; + output aa64naa32_cpu2_o; + output [43:2] rvbaraddr_cpu2_o; + output cryptodisable_cpu2_o; + output giccdisable_cpu2_o; + + output [43:12] dbgromaddr_cpu2_o; + output dbgromaddrv_cpu2_o; + output dbgl1rstdisable_cpu2_o; + + output dbgen_cpu2_o; + output niden_cpu2_o; + output spiden_cpu2_o; + output spniden_cpu2_o; + + output [63:0] tsvalueb_cpu2_o; + + output atclken_cpu2_o; + output afvalidm_cpu2_o; + output atreadym_cpu2_o; + output syncreqm_cpu2_o; + + output dftse_cpu2_o; + output dftrstdisable_cpu2_o; + output dftcrclkdisable_cpu2_o; + output dftramhold_cpu2_o; + output nmbistreset_cpu2_o; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + output ncpuporeset_cpu3_o; + output ncorereset_cpu3_o; + + output cfgend_cpu3_o; + output cfgte_cpu3_o; + output cp15sdisable_cpu3_o; + output vinithi_cpu3_o; + output [7:0] clusteridaff1_cpu3_o; + output [7:0] clusteridaff2_cpu3_o; + output [1:0] cpuid_cpu3_o; + output aa64naa32_cpu3_o; + output [43:2] rvbaraddr_cpu3_o; + output cryptodisable_cpu3_o; + output giccdisable_cpu3_o; + + output [43:12] dbgromaddr_cpu3_o; + output dbgromaddrv_cpu3_o; + output dbgl1rstdisable_cpu3_o; + + output dbgen_cpu3_o; + output niden_cpu3_o; + output spiden_cpu3_o; + output spniden_cpu3_o; + + output [63:0] tsvalueb_cpu3_o; + + output atclken_cpu3_o; + output afvalidm_cpu3_o; + output atreadym_cpu3_o; + output syncreqm_cpu3_o; + + output dftse_cpu3_o; + output dftrstdisable_cpu3_o; + output dftcrclkdisable_cpu3_o; + output dftramhold_cpu3_o; + output nmbistreset_cpu3_o; +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Signals from maia_cpu -> maia_cpu_io -> maia +//----------------------------------------------------------------------------- +// Inputs from maia_cpu + input ds_cpu0_sev_req; + input ds_cpu0_sevl_req; + input ds_cpu0_cpuectlr_smp; + + input ncommirq_cpu0_i; + input commrx_cpu0_i; + input commtx_cpu0_i; + input dbgack_cpu0_i; + input dbgrstreq_cpu0_i; + input dbgnopwrdwn_cpu0_i; + + input npmuirq_cpu0_i; + input [24:0] pmuevent_cpu0_i; + input pm_export_cpu0_i; + + input etclken_cpu0_i; + input afreadym_cpu0_i; + input [1:0] atbytesm_cpu0_i; + input [31:0] atdatam_cpu0_i; + input [6:0] atidm_cpu0_i; + input atvalidm_cpu0_i; + +// BEGIN INCLUDE FOR CPU1 + input ds_cpu1_sev_req; + input ds_cpu1_sevl_req; + input ds_cpu1_cpuectlr_smp; + + input ncommirq_cpu1_i; + input commrx_cpu1_i; + input commtx_cpu1_i; + input dbgack_cpu1_i; + input dbgrstreq_cpu1_i; + input dbgnopwrdwn_cpu1_i; + + input npmuirq_cpu1_i; + input [24:0] pmuevent_cpu1_i; + input pm_export_cpu1_i; + + input etclken_cpu1_i; + input afreadym_cpu1_i; + input [1:0] atbytesm_cpu1_i; + input [31:0] atdatam_cpu1_i; + input [6:0] atidm_cpu1_i; + input atvalidm_cpu1_i; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ds_cpu2_sev_req; + input ds_cpu2_sevl_req; + input ds_cpu2_cpuectlr_smp; + + input ncommirq_cpu2_i; + input commrx_cpu2_i; + input commtx_cpu2_i; + input dbgack_cpu2_i; + input dbgrstreq_cpu2_i; + input dbgnopwrdwn_cpu2_i; + + input npmuirq_cpu2_i; + input [24:0] pmuevent_cpu2_i; + input pm_export_cpu2_i; + + input etclken_cpu2_i; + input afreadym_cpu2_i; + input [1:0] atbytesm_cpu2_i; + input [31:0] atdatam_cpu2_i; + input [6:0] atidm_cpu2_i; + input atvalidm_cpu2_i; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ds_cpu3_sev_req; + input ds_cpu3_sevl_req; + input ds_cpu3_cpuectlr_smp; + + input ncommirq_cpu3_i; + input commrx_cpu3_i; + input commtx_cpu3_i; + input dbgack_cpu3_i; + input dbgrstreq_cpu3_i; + input dbgnopwrdwn_cpu3_i; + + input npmuirq_cpu3_i; + input [24:0] pmuevent_cpu3_i; + input pm_export_cpu3_i; + + input etclken_cpu3_i; + input afreadym_cpu3_i; + input [1:0] atbytesm_cpu3_i; + input [31:0] atdatam_cpu3_i; + input [6:0] atidm_cpu3_i; + input atvalidm_cpu3_i; +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// L2 interface +//----------------------------------------------------------------------------- + output [12:0] l2_cpu0_mbist1_addr_b1; + output [3:0] l2_cpu0_mbist1_array_b1; + output [7:0] l2_cpu0_mbist1_be_b1; + output l2_cpu0_mbist1_en_b1; + output l2_cpu0_mbist1_rd_en_b1; + output l2_cpu0_mbist1_wr_en_b1; + output l2_cpu0_mbist1_all_b1; + +// BEGIN INCLUDE FOR CPU1 + output [12:0] l2_cpu1_mbist1_addr_b1; + output [3:0] l2_cpu1_mbist1_array_b1; + output [7:0] l2_cpu1_mbist1_be_b1; + output l2_cpu1_mbist1_en_b1; + output l2_cpu1_mbist1_rd_en_b1; + output l2_cpu1_mbist1_wr_en_b1; + output l2_cpu1_mbist1_all_b1; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + output [12:0] l2_cpu2_mbist1_addr_b1; + output [3:0] l2_cpu2_mbist1_array_b1; + output [7:0] l2_cpu2_mbist1_be_b1; + output l2_cpu2_mbist1_en_b1; + output l2_cpu2_mbist1_rd_en_b1; + output l2_cpu2_mbist1_wr_en_b1; + output l2_cpu2_mbist1_all_b1; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + output [12:0] l2_cpu3_mbist1_addr_b1; + output [3:0] l2_cpu3_mbist1_array_b1; + output [7:0] l2_cpu3_mbist1_be_b1; + output l2_cpu3_mbist1_en_b1; + output l2_cpu3_mbist1_rd_en_b1; + output l2_cpu3_mbist1_wr_en_b1; + output l2_cpu3_mbist1_all_b1; +// END INCLUDE FOR CPU3 + +// BEGIN L2-CPU interface + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + output l2_cpu0_cfg_ecc_en; + output l2_cpu0_arb_thrshld_timeout_en; + output l2_cpu0_disable_clean_evict_opt; + output l2_cpu0_dext_err_r2; // LS external error + output l2_cpu0_dext_err_type_r2; // LS external error type + output l2_cpu0_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu0_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu0_ddata_r2; // LS read data + output l2_cpu0_barrier_done; // LS barrier complete + output l2_cpu0_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu0_spec_bufid; // LS read speculative response buffer id + output l2_cpu0_rvalid; // LS read response valid + output [1:0] l2_cpu0_rstate; // LS read response state + output l2_cpu0_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu0_rbufid; // LS read response buffer id + output l2_cpu0_dvalid_r1; // LS read data valid + output l2_cpu0_dlast_r1; // LS read last indicator + output [2:0] l2_cpu0_dbufid_r1; // LS read data fill buffer id + output l2_cpu0_iext_err_r2; // IF external error + output l2_cpu0_iext_err_type_r2; // IF external error type + output l2_cpu0_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu0_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu0_idata_r2; // IF read data + output l2_cpu0_ivalid_r1; // IF read data valid + output [1:0] l2_cpu0_ibufid_r1; // IF read data fill buffer id + output l2_cpu0_ls_sync_req; // LS sync req + output [48:0] l2_cpu0_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu0_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu0_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu0_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu0_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu0_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu0_ccb_req_info_c3; // LS ccb req info + output l2_cpu0_if_ccb_clken_c3; // IF ccb clken + output l2_cpu0_if_ccb_req_c3; // IF ccb req + output l2_cpu0_if_sync_req; // IF sync req + output l2_cpu0_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu0_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu0_tlb_sync_req; // TLB sync req + output l2_cpu0_tlb_sync_complete; // TLB sync complete + output l2_cpu0_tbw_desc_vld; // TBW descriptor valid + output l2_cpu0_tbw_ext_err; // TBW descriptor external error + output l2_cpu0_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu0_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu0_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu0_spr_rd_data; // DS spr read data + output [1:0] l2_cpu0_l2_cache_size; // DS L2 cache size + output l2_cpu0_pf_throttle_q; // PF throttling + + output l2_cpu0_wr_ex_resp; // store exclusive response + output l2_cpu0_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu0_ic_base; // PERIPHBASE + output l2_cpu0_no_intctrl; // INTCTLR not present + + + output [33:0] l2_cpu0_pmu_events; // L2 PMU events + + input ds_cpu0_l2_spr_en; // cpu0 early spr req for clk enables + input ds_cpu0_l2_spr_rd; // cpu0 spr read op + input ds_cpu0_l2_spr_wr; // cpu0 spr write op + input [8:0] ds_cpu0_l2_spr_addr; // cpu0 spr address + input ds_cpu0_l2_spr_dw; // cpu0 spr access dw + input [63:0] ds_cpu0_l2_spr_wr_data; // cpu0 spr write data + + input l2_cpu0_wr_data_vld_x1_q; // cpu0 write data vld x1 stage + input l2_cpu0_wr_evict_x1_q; // cpu0 write evict x1 stage + input [143:0] l2_cpu0_wr_data; + input l2_cpu0_ls_rd_haz_vld_arb_q; + input l2_cpu0_ls_wr_haz_vld_arb_q; + input l2_cpu0_dt_pmu_evt_en; // PMU enabled. + + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + output l2_cpu1_cfg_ecc_en; + output l2_cpu1_arb_thrshld_timeout_en; + output l2_cpu1_disable_clean_evict_opt; + output l2_cpu1_dext_err_r2; // LS external error + output l2_cpu1_dext_err_type_r2; // LS external error type + output l2_cpu1_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu1_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu1_ddata_r2; // LS read data + output l2_cpu1_barrier_done; // LS barrier complete + output l2_cpu1_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu1_spec_bufid; // LS read speculative response buffer id + output l2_cpu1_rvalid; // LS read response valid + output [1:0] l2_cpu1_rstate; // LS read response state + output l2_cpu1_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu1_rbufid; // LS read response buffer id + output l2_cpu1_dvalid_r1; // LS read data valid + output l2_cpu1_dlast_r1; // LS read last indicator + output [2:0] l2_cpu1_dbufid_r1; // LS read data fill buffer id + output l2_cpu1_iext_err_r2; // IF external error + output l2_cpu1_iext_err_type_r2; // IF external error type + output l2_cpu1_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu1_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu1_idata_r2; // IF read data + output l2_cpu1_ivalid_r1; // IF read data valid + output [1:0] l2_cpu1_ibufid_r1; // IF read data fill buffer id + output l2_cpu1_ls_sync_req; // LS sync req + output [48:0] l2_cpu1_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu1_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu1_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu1_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu1_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu1_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu1_ccb_req_info_c3; // LS ccb req info + output l2_cpu1_if_ccb_clken_c3; // IF ccb clken + output l2_cpu1_if_ccb_req_c3; // IF ccb req + output l2_cpu1_if_sync_req; // IF sync req + output l2_cpu1_tlb_ccb_clken_c3; // IF ccb clken + output l2_cpu1_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu1_tlb_sync_req; // TLB sync req + output l2_cpu1_tlb_sync_complete; // TLB sync complete + output l2_cpu1_tbw_desc_vld; // TBW descriptor valid + output l2_cpu1_tbw_ext_err; // TBW descriptor external error + output l2_cpu1_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu1_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu1_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu1_spr_rd_data; // DS spr read data + output [1:0] l2_cpu1_l2_cache_size; // DS L2 cache size + output l2_cpu1_pf_throttle_q; // PF throttling + + output l2_cpu1_wr_ex_resp; // store exclusive response + output l2_cpu1_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu1_ic_base; // PERIPHBASE + output l2_cpu1_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu1_pmu_events; // L2 PMU events + + input ds_cpu1_l2_spr_en; // cpu1 early spr req for clk enables + input ds_cpu1_l2_spr_rd; // cpu1 spr read op + input ds_cpu1_l2_spr_wr; // cpu1 spr write op + input [8:0] ds_cpu1_l2_spr_addr; // cpu1 spr address + input ds_cpu1_l2_spr_dw; // cpu1 spr access dw + input [63:0] ds_cpu1_l2_spr_wr_data; // cpu1 spr write data + + input l2_cpu1_wr_data_vld_x1_q; // cpu1 write data vld x1 stage + input l2_cpu1_wr_evict_x1_q; // cpu1 write evict x1 stage + input [143:0] l2_cpu1_wr_data; + input l2_cpu1_ls_rd_haz_vld_arb_q; + input l2_cpu1_ls_wr_haz_vld_arb_q; + input l2_cpu1_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + output l2_cpu2_cfg_ecc_en; + output l2_cpu2_arb_thrshld_timeout_en; + output l2_cpu2_disable_clean_evict_opt; + output l2_cpu2_dext_err_r2; // LS external error + output l2_cpu2_dext_err_type_r2; // LS external error type + output l2_cpu2_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu2_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu2_ddata_r2; // LS read data + output l2_cpu2_barrier_done; // LS barrier complete + output l2_cpu2_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu2_spec_bufid; // LS read speculative response buffer id + output l2_cpu2_rvalid; // LS read response valid + output [1:0] l2_cpu2_rstate; // LS read response state + output l2_cpu2_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu2_rbufid; // LS read response buffer id + output l2_cpu2_dvalid_r1; // LS read data valid + output l2_cpu2_dlast_r1; // LS read last indicator + output [2:0] l2_cpu2_dbufid_r1; // LS read data fill buffer id + output l2_cpu2_iext_err_r2; // IF external error + output l2_cpu2_iext_err_type_r2; // IF external error type + output l2_cpu2_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu2_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu2_idata_r2; // IF read data + output l2_cpu2_ivalid_r1; // IF read data valid + output [1:0] l2_cpu2_ibufid_r1; // IF read data fill buffer id + output l2_cpu2_ls_sync_req; // LS sync req + output [48:0] l2_cpu2_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu2_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu2_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu2_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu2_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu2_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu2_ccb_req_info_c3; // LS ccb req info + output l2_cpu2_if_ccb_clken_c3; // IF ccb clken + output l2_cpu2_if_ccb_req_c3; // IF ccb req + output l2_cpu2_if_sync_req; // IF sync req + output l2_cpu2_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu2_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu2_tlb_sync_req; // TLB sync req + output l2_cpu2_tlb_sync_complete; // TLB sync complete + output l2_cpu2_tbw_desc_vld; // TBW descriptor valid + output l2_cpu2_tbw_ext_err; // TBW descriptor external error + output l2_cpu2_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu2_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu2_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu2_spr_rd_data; // DS spr read data + output [1:0] l2_cpu2_l2_cache_size; // DS L2 cache size + output l2_cpu2_pf_throttle_q; // PF throttling + + output l2_cpu2_wr_ex_resp; // store exclusive response + output l2_cpu2_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu2_ic_base; // PERIPHBASE + output l2_cpu2_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu2_pmu_events; // L2 PMU events + + input ds_cpu2_l2_spr_en; // cpu2 early spr req for clk enables + input ds_cpu2_l2_spr_rd; // cpu2 spr read op + input ds_cpu2_l2_spr_wr; // cpu2 spr write op + input [8:0] ds_cpu2_l2_spr_addr; // cpu2 spr address + input ds_cpu2_l2_spr_dw; // cpu2 spr access dw + input [63:0] ds_cpu2_l2_spr_wr_data; // cpu2 spr write data + + input l2_cpu2_wr_data_vld_x1_q; // cpu2 write data vld x1 stage + input l2_cpu2_wr_evict_x1_q; // cpu2 write evict x1 stage + input [143:0] l2_cpu2_wr_data; + input l2_cpu2_ls_rd_haz_vld_arb_q; + input l2_cpu2_ls_wr_haz_vld_arb_q; + input l2_cpu2_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + output l2_cpu3_cfg_ecc_en; + output l2_cpu3_arb_thrshld_timeout_en; + output l2_cpu3_disable_clean_evict_opt; + output l2_cpu3_dext_err_r2; // LS external error + output l2_cpu3_dext_err_type_r2; // LS external error type + output l2_cpu3_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu3_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu3_ddata_r2; // LS read data + output l2_cpu3_barrier_done; // LS barrier complete + output l2_cpu3_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu3_spec_bufid; // LS read speculative response buffer id + output l2_cpu3_rvalid; // LS read response valid + output [1:0] l2_cpu3_rstate; // LS read response state + output l2_cpu3_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu3_rbufid; // LS read response buffer id + output l2_cpu3_dvalid_r1; // LS read data valid + output l2_cpu3_dlast_r1; // LS read last indicator + output [2:0] l2_cpu3_dbufid_r1; // LS read data fill buffer id + output l2_cpu3_iext_err_r2; // IF external error + output l2_cpu3_iext_err_type_r2; // IF external error type + output l2_cpu3_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu3_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu3_idata_r2; // IF read data + output l2_cpu3_ivalid_r1; // IF read data valid + output [1:0] l2_cpu3_ibufid_r1; // IF read data fill buffer id + output l2_cpu3_ls_sync_req; // LS sync req + output [48:0] l2_cpu3_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu3_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu3_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu3_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu3_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu3_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu3_ccb_req_info_c3; // LS ccb req info + output l2_cpu3_if_ccb_clken_c3; // IF ccb clken + output l2_cpu3_if_ccb_req_c3; // IF ccb req + output l2_cpu3_if_sync_req; // IF sync req + output l2_cpu3_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu3_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu3_tlb_sync_req; // TLB sync req + output l2_cpu3_tlb_sync_complete; // TLB sync complete + output l2_cpu3_tbw_desc_vld; // TBW descriptor valid + output l2_cpu3_tbw_ext_err; // TBW descriptor external error + output l2_cpu3_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu3_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu3_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu3_spr_rd_data; // DS spr read data + output [1:0] l2_cpu3_l2_cache_size; // DS L2 cache size + output l2_cpu3_pf_throttle_q; // PF throttling + + output l2_cpu3_wr_ex_resp; // store exclusive response + output l2_cpu3_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu3_ic_base; // PERIPHBASE + output l2_cpu3_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu3_pmu_events; // L2 PMU events + + input ds_cpu3_l2_spr_en; // cpu3 early spr req for clk enables + input ds_cpu3_l2_spr_rd; // cpu3 spr read op + input ds_cpu3_l2_spr_wr; // cpu3 spr write op + input [8:0] ds_cpu3_l2_spr_addr; // cpu3 spr address + input ds_cpu3_l2_spr_dw; // cpu3 spr access dw + input [63:0] ds_cpu3_l2_spr_wr_data; // cpu3 spr write data + + input l2_cpu3_wr_data_vld_x1_q; // cpu3 write data vld x1 stage + input l2_cpu3_wr_evict_x1_q; // cpu3 write evict x1 stage + input [143:0] l2_cpu3_wr_data; + input l2_cpu3_ls_rd_haz_vld_arb_q; + input l2_cpu3_ls_wr_haz_vld_arb_q; + input l2_cpu3_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// tag_pipe / cpu slave +//----------------------------------------------------------------------------- + output l2_cpu0_flsh_ls_rd_l2_dly; // cpu0 ls local hazard flush + output l2_cpu0_flsh_ls_wr_l2_dly; // cpu0 ls local hazard flush + + output l2_cpu0_wr_data_stall; // cpu0 write data stall + + output l2_cpu1_flsh_ls_rd_l2_dly; // cpu1 ls local hazard flush + output l2_cpu1_flsh_ls_wr_l2_dly; // cpu1 ls local hazard flush + + output l2_cpu1_wr_data_stall; // cpu1 write data stall + + output l2_cpu2_flsh_ls_rd_l2_dly; // cpu2 ls local hazard flush + output l2_cpu2_flsh_ls_wr_l2_dly; // cpu2 ls local hazard flush + + output l2_cpu2_wr_data_stall; // cpu2 write data stall + + output l2_cpu3_flsh_ls_rd_l2_dly; // cpu3 ls local hazard flush + output l2_cpu3_flsh_ls_wr_l2_dly; // cpu3 ls local hazard flush + + output l2_cpu3_wr_data_stall; // cpu3 write data stall + + output [2:0] l2_cpu0_flsh_ls_rd_id_l2_dly; // cpu0 ls id local hazard flush + output [3:0] l2_cpu0_flsh_ls_wr_id_l2_dly; // cpu0 ls id local hazard flush + + output [2:0] l2_cpu1_flsh_ls_rd_id_l2_dly; // cpu1 ls id local hazard flush + output [3:0] l2_cpu1_flsh_ls_wr_id_l2_dly; // cpu1 ls id local hazard flush + + output [2:0] l2_cpu2_flsh_ls_rd_id_l2_dly; // cpu2 ls id local hazard flush + output [3:0] l2_cpu2_flsh_ls_wr_id_l2_dly; // cpu2 ls id local hazard flush + + output [2:0] l2_cpu3_flsh_ls_rd_id_l2_dly; // cpu3 ls id local hazard flush + output [3:0] l2_cpu3_flsh_ls_wr_id_l2_dly; // cpu3 ls id local hazard flush + + output l2_cpu0_flsh_ls_rd_l4_dly; // cpu0 ls global hazard flush + output l2_cpu0_flsh_if_rd_l4_dly; // cpu0 if global hazard flush + output l2_cpu0_flsh_tw_rd_l4_dly; // cpu0 tw global hazard flush + output l2_cpu0_flsh_ls_wr_l4_dly; // cpu0 ls global hazard flush + + output l2_cpu1_flsh_ls_rd_l4_dly; // cpu1 ls global hazard flush + output l2_cpu1_flsh_if_rd_l4_dly; // cpu1 if global hazard flush + output l2_cpu1_flsh_tw_rd_l4_dly; // cpu1 tw global hazard flush + output l2_cpu1_flsh_ls_wr_l4_dly; // cpu1 ls global hazard flush + + output l2_cpu2_flsh_ls_rd_l4_dly; // cpu2 ls global hazard flush + output l2_cpu2_flsh_if_rd_l4_dly; // cpu2 if global hazard flush + output l2_cpu2_flsh_tw_rd_l4_dly; // cpu2 tw global hazard flush + output l2_cpu2_flsh_ls_wr_l4_dly; // cpu2 ls global hazard flush + + output l2_cpu3_flsh_ls_rd_l4_dly; // cpu3 ls global hazard flush + output l2_cpu3_flsh_if_rd_l4_dly; // cpu3 if global hazard flush + output l2_cpu3_flsh_tw_rd_l4_dly; // cpu3 tw global hazard flush + output l2_cpu3_flsh_ls_wr_l4_dly; // cpu3 ls global hazard flush + + output [2:0] l2_cpu0_flsh_ls_rd_id_l4_dly; // cpu0 ls id global hazard flush + output [1:0] l2_cpu0_flsh_if_rd_id_l4_dly; // cpu0 if id global hazard flush + output [3:0] l2_cpu0_flsh_ls_wr_id_l4_dly; // cpu0 ls id global hazard flush + output l2_cpu0_flsh_ls_wr_evict_l4_dly; // cpu0 ls evict hazard + + output [2:0] l2_cpu1_flsh_ls_rd_id_l4_dly; // cpu1 ls id global hazard flush + output [1:0] l2_cpu1_flsh_if_rd_id_l4_dly; // cpu1 if id global hazard flush + output [3:0] l2_cpu1_flsh_ls_wr_id_l4_dly; // cpu1 ls id global hazard flush + output l2_cpu1_flsh_ls_wr_evict_l4_dly; // cpu1 ls evict hazard + + output [2:0] l2_cpu2_flsh_ls_rd_id_l4_dly; // cpu2 ls id global hazard flush + output [1:0] l2_cpu2_flsh_if_rd_id_l4_dly; // cpu2 if id global hazard flush + output [3:0] l2_cpu2_flsh_ls_wr_id_l4_dly; // cpu2 ls id global hazard flush + output l2_cpu2_flsh_ls_wr_evict_l4_dly; // cpu2 ls evict hazard + + output [2:0] l2_cpu3_flsh_ls_rd_id_l4_dly; // cpu3 ls id global hazard flush + output [1:0] l2_cpu3_flsh_if_rd_id_l4_dly; // cpu3 if id global hazard flush + output [3:0] l2_cpu3_flsh_ls_wr_id_l4_dly; // cpu3 ls id global hazard flush + output l2_cpu3_flsh_ls_wr_evict_l4_dly; // cpu3 ls evict hazard + + output l2_cpu0_lrq_haz_pending; // cpu0 lrq hazard pending + output l2_cpu1_lrq_haz_pending; // cpu1 lrq hazard pending + output l2_cpu2_lrq_haz_pending; // cpu2 lrq hazard pending + output l2_cpu3_lrq_haz_pending; // cpu3 lrq hazard pending + + output l2_cpu0_ifq_haz_pending; // cpu0 ifq hazard pending + output l2_cpu1_ifq_haz_pending; // cpu1 ifq hazard pending + output l2_cpu2_ifq_haz_pending; // cpu2 ifq hazard pending + output l2_cpu3_ifq_haz_pending; // cpu3 ifq hazard pending + + output l2_cpu0_trq_haz_pending; // cpu0 trq hazard pending + output l2_cpu1_trq_haz_pending; // cpu1 trq hazard pending + output l2_cpu2_trq_haz_pending; // cpu2 trq hazard pending + output l2_cpu3_trq_haz_pending; // cpu3 trq hazard pending + + output l2_cpu0_wrq_haz_pending; // cpu0 wrq hazard pending + output l2_cpu1_wrq_haz_pending; // cpu1 wrq hazard pending + output l2_cpu2_wrq_haz_pending; // cpu2 wrq hazard pending + output l2_cpu3_wrq_haz_pending; // cpu3 wrq hazard pending + + output l2_cpu0_idle_block_reqs_q; // cpu0 idle block requests + output l2_cpu1_idle_block_reqs_q; // cpu1 idle block requests + output l2_cpu2_idle_block_reqs_q; // cpu2 idle block requests + output l2_cpu3_idle_block_reqs_q; // cpu3 idle block requests + + output l2_cpu0_ls_peq_coll_l4_dly; // cpu0 peq collision detected + output l2_cpu1_ls_peq_coll_l4_dly; // cpu1 peq collision detected + output l2_cpu2_ls_peq_coll_l4_dly; // cpu2 peq collision detected + output l2_cpu3_ls_peq_coll_l4_dly; // cpu3 peq collision detected + +//----------------------------------------------------------------------------- +// tag_pipe +//----------------------------------------------------------------------------- + output [3:0] l2_tbnk0_cpu0_lrq_clr_l4_dly2_q; // tbnk0 clear cpu0 lrq entry + output [3:0] l2_tbnk0_cpu1_lrq_clr_l4_dly2_q; // tbnk0 clear cpu1 lrq entry + output [3:0] l2_tbnk0_cpu2_lrq_clr_l4_dly2_q; // tbnk0 clear cpu2 lrq entry + output [3:0] l2_tbnk0_cpu3_lrq_clr_l4_dly2_q; // tbnk0 clear cpu3 lrq entry + + output [3:0] l2_tbnk1_cpu0_lrq_clr_l4_dly2_q; // tbnk1 clear cpu0 lrq entry + output [3:0] l2_tbnk1_cpu1_lrq_clr_l4_dly2_q; // tbnk1 clear cpu1 lrq entry + output [3:0] l2_tbnk1_cpu2_lrq_clr_l4_dly2_q; // tbnk1 clear cpu2 lrq entry + output [3:0] l2_tbnk1_cpu3_lrq_clr_l4_dly2_q; // tbnk1 clear cpu3 lrq entry + + output [2:0] l2_tbnk0_cpu0_ifq_clr_l4_dly2_q; // tbnk0 clear cpu0 ifq entry + output [2:0] l2_tbnk0_cpu1_ifq_clr_l4_dly2_q; // tbnk0 clear cpu1 ifq entry + output [2:0] l2_tbnk0_cpu2_ifq_clr_l4_dly2_q; // tbnk0 clear cpu2 ifq entry + output [2:0] l2_tbnk0_cpu3_ifq_clr_l4_dly2_q; // tbnk0 clear cpu3 ifq entry + + output [2:0] l2_tbnk1_cpu0_ifq_clr_l4_dly2_q; // tbnk1 clear cpu0 ifq entry + output [2:0] l2_tbnk1_cpu1_ifq_clr_l4_dly2_q; // tbnk1 clear cpu1 ifq entry + output [2:0] l2_tbnk1_cpu2_ifq_clr_l4_dly2_q; // tbnk1 clear cpu2 ifq entry + output [2:0] l2_tbnk1_cpu3_ifq_clr_l4_dly2_q; // tbnk1 clear cpu3 ifq entry + + output l2_tbnk0_cpu0_trq_clr_l4_dly2_q; // tbnk0 clear cpu0 trq entry + output l2_tbnk0_cpu1_trq_clr_l4_dly2_q; // tbnk0 clear cpu1 trq entry + output l2_tbnk0_cpu2_trq_clr_l4_dly2_q; // tbnk0 clear cpu2 trq entry + output l2_tbnk0_cpu3_trq_clr_l4_dly2_q; // tbnk0 clear cpu3 trq entry + + output l2_tbnk1_cpu0_trq_clr_l4_dly2_q; // tbnk1 clear cpu0 trq entry + output l2_tbnk1_cpu1_trq_clr_l4_dly2_q; // tbnk1 clear cpu1 trq entry + output l2_tbnk1_cpu2_trq_clr_l4_dly2_q; // tbnk1 clear cpu2 trq entry + output l2_tbnk1_cpu3_trq_clr_l4_dly2_q; // tbnk1 clear cpu3 trq entry + + output [5:0] l2_tbnk0_cpu0_wrq_clr_l4_dly2_q; // tbnk0 clear cpu0 wrq entry + output [5:0] l2_tbnk0_cpu1_wrq_clr_l4_dly2_q; // tbnk0 clear cpu1 wrq entry + output [5:0] l2_tbnk0_cpu2_wrq_clr_l4_dly2_q; // tbnk0 clear cpu2 wrq entry + output [5:0] l2_tbnk0_cpu3_wrq_clr_l4_dly2_q; // tbnk0 clear cpu3 wrq entry + + output [5:0] l2_tbnk1_cpu0_wrq_clr_l4_dly2_q; // tbnk1 clear cpu0 wrq entry + output [5:0] l2_tbnk1_cpu1_wrq_clr_l4_dly2_q; // tbnk1 clear cpu1 wrq entry + output [5:0] l2_tbnk1_cpu2_wrq_clr_l4_dly2_q; // tbnk1 clear cpu2 wrq entry + output [5:0] l2_tbnk1_cpu3_wrq_clr_l4_dly2_q; // tbnk1 clear cpu3 wrq entry + + +//----------------------------------------------------------------------------- +// cpu_logic / cpu slave +//----------------------------------------------------------------------------- + output l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu0 ls rd flsh l4 active + output l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu0 wr rd flsh l4 active + + output l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu1 ls rd flsh l4 active + output l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu1 wr rd flsh l4 active + + output l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu2 ls rd flsh l4 active + output l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu2 wr rd flsh l4 active + + output l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu3 ls rd flsh l4 active + output l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu3 wr rd flsh l4 active + + +//----------------------------------------------------------------------------- +// feq / cpu slave +//----------------------------------------------------------------------------- + input [129:0] l2_cpu0_dsq_rd_data_q; // cpu0 wrq/dsq data + input [15:0] l2_cpu0_dsq_rd_byte_strb_q; // cpu0 wrq/dsq byte strobes + input [129:0] l2_cpu1_dsq_rd_data_q; // cpu1 wrq/dsq data + input [15:0] l2_cpu1_dsq_rd_byte_strb_q; // cpu1 wrq/dsq byte strobes + input [129:0] l2_cpu2_dsq_rd_data_q; // cpu2 wrq/dsq data + input [15:0] l2_cpu2_dsq_rd_byte_strb_q; // cpu2 wrq/dsq byte strobes + input [129:0] l2_cpu3_dsq_rd_data_q; // cpu3 wrq/dsq data + input [15:0] l2_cpu3_dsq_rd_byte_strb_q; // cpu3 wrq/dsq byte strobes + + output l2_cpu0_dsq_clr_vld_q; // cpu0 dsq clear wrq vld entry + output [3:0] l2_cpu0_dsq_clr_id_q; // cpu0 dsq clear wrq buffer id + output l2_cpu0_dsq_rd_en; // cpu0 dsq/wrq data enable + output l2_cpu0_dsq_rd_en_x2; // cpu0 dsq/wrq data enable x2 + output [3:0] l2_cpu0_dsq_rd_buf_id; // cpu0 dsq/wrq data select + output l2_cpu1_dsq_clr_vld_q; // cpu1 dsq clear wrq vld entry + output [3:0] l2_cpu1_dsq_clr_id_q; // cpu1 dsq clear wrq buffer id + output l2_cpu1_dsq_rd_en; // cpu1 dsq/wrq data enable + output l2_cpu1_dsq_rd_en_x2; // cpu1 dsq/wrq data enable x2 + output [3:0] l2_cpu1_dsq_rd_buf_id; // cpu1 dsq/wrq data select + output l2_cpu2_dsq_clr_vld_q; // cpu2 dsq clear wrq vld entry + output [3:0] l2_cpu2_dsq_clr_id_q; // cpu2 dsq clear wrq buffer id + output l2_cpu2_dsq_rd_en; // cpu2 dsq/wrq data enable + output l2_cpu2_dsq_rd_en_x2; // cpu2 dsq/wrq data enable x2 + output [3:0] l2_cpu2_dsq_rd_buf_id; // cpu2 dsq/wrq data select + output l2_cpu3_dsq_clr_vld_q; // cpu3 dsq clear wrq vld entry + output l2_cpu3_dsq_rd_en; // cpu3 dsq/wrq data enable + output l2_cpu3_dsq_rd_en_x2; // cpu3 dsq/wrq data enable x2 + output [3:0] l2_cpu3_dsq_clr_id_q; // cpu3 dsq clear wrq buffer id + output [3:0] l2_cpu3_dsq_rd_buf_id; // cpu3 dsq/wrq data select + +//----------------------------------------------------------------------------- +// arbitration +//----------------------------------------------------------------------------- + output l2_cpu0_rd_vld_skid; // cpu0 read skid buffer valid + output l2_cpu1_rd_vld_skid; // cpu1 read skid buffer valid + output l2_cpu2_rd_vld_skid; // cpu2 read skid buffer valid + output l2_cpu3_rd_vld_skid; // cpu3 read skid buffer valid + + output l2_cpu0_pf_rd_vld_skid_popped; // cpu0 pf read skid buffer popped + output l2_cpu1_pf_rd_vld_skid_popped; // cpu1 pf read skid buffer popped + output l2_cpu2_pf_rd_vld_skid_popped; // cpu2 pf read skid buffer popped + output l2_cpu3_pf_rd_vld_skid_popped; // cpu3 pf read skid buffer popped + + output l2_cpu0_rd_arb; // + output l2_cpu1_rd_arb; // + output l2_cpu2_rd_arb; // + output l2_cpu3_rd_arb; // + + output l2_cpu0_wr_vld_skid; // cpu0 write skid buffer valid + output l2_cpu1_wr_vld_skid; // cpu1 write skid buffer valid + output l2_cpu2_wr_vld_skid; // cpu2 write skid buffer valid + output l2_cpu3_wr_vld_skid; // cpu3 write skid buffer valid + + output l2_cpu0_wr_arb; // + output l2_cpu1_wr_arb; // + output l2_cpu2_wr_arb; // + output l2_cpu3_wr_arb; // + + output l2_cpu0_ic_vld_skid; // cpu0 peripheral (ic) skid buffer valid + output l2_cpu1_ic_vld_skid; // cpu1 peripheral (ic) skid buffer valid + output l2_cpu2_ic_vld_skid; // cpu2 peripheral (ic) skid buffer valid + output l2_cpu3_ic_vld_skid; // cpu3 peripheral (ic) skid buffer valid + + output l2_cpu0_ic_barrier_stall_q; // cpu0 (ic) barrier stall + output l2_cpu1_ic_barrier_stall_q; // cpu1 (ic) barrier stall + output l2_cpu2_ic_barrier_stall_q; // cpu2 (ic) barrier stall + output l2_cpu3_ic_barrier_stall_q; // cpu3 (ic) barrier stall + + output l2_cpu0_blk_non_evict_wr; // cpu0 block non-evict writes from arbitrating + output l2_cpu1_blk_non_evict_wr; // cpu1 block non-evict writes from arbitrating + output l2_cpu2_blk_non_evict_wr; // cpu2 block non-evict writes from arbitrating + output l2_cpu3_blk_non_evict_wr; // cpu3 block non-evict writes from arbitrating + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + input l2_cpu0_idle_wakeup_q; // cpu0 idle wakeup + input l2_cpu0_rd_arb_fast; // cpu0 read arbitration fast request + input [4:0] l2_cpu0_rd_id_arb_set; // cpu0 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu0_rd_lrq_id_arb_set; // cpu0 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu0_rd_type_arb_set; // cpu0 read arbitration type + input [2:0] l2_cpu0_rd_cache_attr_arb_set; // cpu0 read arbitration cache attributes + input [7:0] l2_cpu0_rd_page_attr_arb_set; // cpu0 read arbitration page attributes + input [2:0] l2_cpu0_rd_elem_size_arb_set; // cpu0 read arbitration element size + input l2_cpu0_rd_way_arb_set; // cpu0 read arbitration way + input l2_cpu0_rd_replayed_arb_set; // cpu0 read arbitration replayed + input l2_cpu0_rd_excl_arb_set; // cpu0 read arbitration exclusive + input l2_cpu0_rd_priv_arb_set; // cpu0 read arbitration priv + input [1:0] l2_cpu0_rd_shared_arb_set; // cpu0 read arbitration shared + input l2_cpu0_rd_va48_arb_set; // cpu0 read arbitration va48 + input l2_cpu0_rd_aarch64_arb_set; // cpu0 read arbitration aarch64 + input [15:8] l2_cpu0_rd_asid_arb_set; // cpu0 read arbitration asid + input l2_cpu0_rd_prfm_arb_set; // cpu0 read arbitration prfm + input [44:0] l2_cpu0_rd_addr_arb_set; // cpu0 read arbitration address + input l2_cpu0_rd_bypass_arb_set; // cpu0 read arbitration bypass + input l2_cpu0_rd_bypass_req_can_e5; // cpu0 read arbitration bypass cancelled request + input l2_cpu0_early_rd_reqe4_e5_q; // cpu0 read arbitration bypass cancelled request + input l2_cpu0_rd_bypass_way_e5; // cpu0 read arbitration bypass way + input [2:0] l2_cpu0_rd_bypass_bufid_e5; // cpu0 read arbitration bypass bufid + input [2:0] l2_cpu0_rd_bypass_lrq_id_e5; // cpu0 read arbitration bypass bufid + + input l2_cpu0_wr_arb_fast; // cpu0 write arbitration fast request + input [3:0] l2_cpu0_wr_id_arb_set; // cpu0 write arbitration id for 1st qw + input [3:0] l2_cpu0_wr_partial_dw_arb_set; // cpu0 write partial qw byte strobe indicator + input [2:0] l2_cpu0_wr_cache_attr_arb_set; // cpu0 write arbitration cache attributes + input [7:0] l2_cpu0_wr_page_attr_arb_set; // cpu0 write arbitration page attributes + input [2:0] l2_cpu0_wr_elem_size_arb_set; // cpu0 write arbitration element size + input [2:0] l2_cpu0_wr_type_arb_set; // cpu0 write arbitration type + input [11:0] l2_cpu0_wr_cl_id_arb_set; // cpu0 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu0_wr_priv_arb_set; // cpu0 write arbitration priv + input [1:0] l2_cpu0_wr_shared_arb_set; // cpu0 write arbitration shared + input l2_cpu0_wr_last_arb_set; // cpu0 write arbitration last + input l2_cpu0_wr_clean_evict_arb_set; // cpu0 write arbitration clean eviction + input l2_cpu0_wr_err_arb_set; // cpu0 write arbitration error + input l2_cpu0_wr_way_arb_set; // cpu0 write arbitration way + input l2_cpu0_wr_dirty_arb_set; // cpu0 write arbitration dirty + input l2_cpu0_wr_1st_replayed_arb_set; // cpu0 write arbitration 1st replay indicator + input [44:0] l2_cpu0_wr_addr_arb_set; // cpu0 write arbitration address + input l2_cpu0_ic_arb_fast; // cpu0 peripheral (ic) arbitration fast request + input [2:0] l2_cpu0_ic_id_arb_set; // cpu0 peripheral (ic) fill buffer id + input l2_cpu0_ic_write_arb_set; // cpu0 peripheral (ic) write indicator + input l2_cpu0_ic_excl_arb_set; // cpu0 peripheral (ic) exclusive indicator + input [2:0] l2_cpu0_ic_elem_size_arb_set; // cpu0 peripheral (ic) element size + input l2_cpu0_ic_ns_arb_set; // cpu0 peripheral (ic) non-secure + input [15:0] l2_cpu0_ic_addr_arb_set; // cpu0 peripheral (ic) address + input [31:0] l2_cpu0_ic_data_arb_set; // cpu0 peripheral (ic) write data + + input l2_cpu0_wrq_almost_full; // cpu0 wrq almost full indicator + + input l2_cpu0_ls_wr_req_w2a; // cpu0 ls write request + input l2_cpu0_ls_wr_last_w2a; // cpu0 ls last indicator + input l2_cpu0_ls_wr_dirty_w2a; // cpu0 ls dirty indicator + input l2_cpu0_ls_wr_err_w2a; // cpu0 ls error indicator + input [2:0] l2_cpu0_ls_wr_type_w2a; // cpu0 ls write type + input [4:0] l2_cpu0_ls_wr_ccb_id_w2a; // cpu0 ls ccb id + input [127:0] l2_cpu0_ls_wr_data_w2a; // cpu0 ls write data + + input l2_cpu0_ls_ccb_resp; // cpu0 ls ccb resp + input [4:0] l2_cpu0_ls_ccb_resp_id; // cpu0 ls ccb id + input l2_cpu0_ls_ccb_data_wr; // cpu0 ls ccb data xfer + + input l2_cpu0_if_ccb_resp; // cpu0 if ccb resp + input [4:0] l2_cpu0_if_ccb_resp_id; // cpu0 if ccb id + + input l2_cpu0_tw_ccb_resp; // cpu0 tw ccb resp + input [4:0] l2_cpu0_tw_ccb_resp_id; // cpu0 tw ccb id + + input l2_cpu0_if_sync_done_q; // cpu0 sync response + input l2_cpu0_tlb_sync_done_q; // cpu0 tlb sync response + + input [5:0] l2_cpu0_lrq_haz_clr_id_dcd_q; // cpu0 lrq clear hazard id + input [15:0] l2_cpu0_wrq_haz_clr_id_dcd_q; // cpu0 wrq clear hazard id + input [3:0] l2_cpu0_ls_rd_haz_id_arb_q; // cpu0 ls rd wrq hazard id + input [2:0] l2_cpu0_ls_wr_haz_id_arb_q; // cpu0 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + input l2_cpu1_idle_wakeup_q; // cpu1 idle wakeup + input l2_cpu1_rd_arb_fast; // cpu1 read arbitration fast request + input [4:0] l2_cpu1_rd_id_arb_set; // cpu1 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu1_rd_lrq_id_arb_set; // cpu1 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu1_rd_type_arb_set; // cpu1 read arbitration type + input [2:0] l2_cpu1_rd_cache_attr_arb_set; // cpu1 read arbitration cache attributes + input [7:0] l2_cpu1_rd_page_attr_arb_set; // cpu1 read arbitration page attributes + input [2:0] l2_cpu1_rd_elem_size_arb_set; // cpu1 read arbitration element size + input l2_cpu1_rd_way_arb_set; // cpu1 read arbitration way + input l2_cpu1_rd_replayed_arb_set; // cpu1 read arbitration replayed + input l2_cpu1_rd_excl_arb_set; // cpu1 read arbitration exclusive + input l2_cpu1_rd_priv_arb_set; // cpu1 read arbitration priv + input [1:0] l2_cpu1_rd_shared_arb_set; // cpu1 read arbitration shared + input l2_cpu1_rd_va48_arb_set; // cpu1 read arbitration va48 + input l2_cpu1_rd_aarch64_arb_set; // cpu1 read arbitration aarch64 + input [15:8] l2_cpu1_rd_asid_arb_set; // cpu1 read arbitration asid + input l2_cpu1_rd_prfm_arb_set; // cpu1 read arbitration prfm + input [44:0] l2_cpu1_rd_addr_arb_set; // cpu1 read arbitration address + input l2_cpu1_rd_bypass_arb_set; // cpu1 read arbitration bypass + input l2_cpu1_rd_bypass_req_can_e5; // cpu1 read arbitration bypass cancelled request + input l2_cpu1_early_rd_reqe4_e5_q; // cpu1 read arbitration bypass cancelled request + input l2_cpu1_rd_bypass_way_e5; // cpu1 read arbitration bypass way + input [2:0] l2_cpu1_rd_bypass_bufid_e5; // cpu1 read arbitration bypass bufid + input [2:0] l2_cpu1_rd_bypass_lrq_id_e5; // cpu1 read arbitration bypass bufid + + input l2_cpu1_wr_arb_fast; // cpu1 write arbitration fast request + input [3:0] l2_cpu1_wr_id_arb_set; // cpu1 write arbitration id for 1st qw + input [3:0] l2_cpu1_wr_partial_dw_arb_set; // cpu1 write partial qw byte strobe indicator + input [2:0] l2_cpu1_wr_cache_attr_arb_set; // cpu1 write arbitration cache attributes + input [7:0] l2_cpu1_wr_page_attr_arb_set; // cpu1 write arbitration page attributes + input [2:0] l2_cpu1_wr_elem_size_arb_set; // cpu1 write arbitration element size + input [2:0] l2_cpu1_wr_type_arb_set; // cpu1 write arbitration type + input [11:0] l2_cpu1_wr_cl_id_arb_set; // cpu1 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu1_wr_priv_arb_set; // cpu1 write arbitration priv + input [1:0] l2_cpu1_wr_shared_arb_set; // cpu1 write arbitration shared + input l2_cpu1_wr_last_arb_set; // cpu1 write arbitration last + input l2_cpu1_wr_clean_evict_arb_set; // cpu1 write arbitration clean eviction + input l2_cpu1_wr_err_arb_set; // cpu1 write arbitration error + input l2_cpu1_wr_way_arb_set; // cpu1 write arbitration way + input l2_cpu1_wr_dirty_arb_set; // cpu1 write arbitration dirty + input l2_cpu1_wr_1st_replayed_arb_set; // cpu1 write arbitration 1st replay indicator + input [44:0] l2_cpu1_wr_addr_arb_set; // cpu1 write arbitration address + input l2_cpu1_ic_arb_fast; // cpu1 peripheral (ic) arbitration fast request + input [2:0] l2_cpu1_ic_id_arb_set; // cpu1 peripheral (ic) fill buffer id + input l2_cpu1_ic_write_arb_set; // cpu1 peripheral (ic) write indicator + input l2_cpu1_ic_excl_arb_set; // cpu1 peripheral (ic) exclusive indicator + input [2:0] l2_cpu1_ic_elem_size_arb_set; // cpu1 peripheral (ic) element size + input l2_cpu1_ic_ns_arb_set; // cpu1 peripheral (ic) non-secure + input [15:0] l2_cpu1_ic_addr_arb_set; // cpu1 peripheral (ic) address + input [31:0] l2_cpu1_ic_data_arb_set; // cpu1 peripheral (ic) write data + + input l2_cpu1_wrq_almost_full; // cpu1 wrq almost full indicator + + input l2_cpu1_ls_wr_req_w2a; // cpu1 ls write request + input l2_cpu1_ls_wr_last_w2a; // cpu1 ls last indicator + input l2_cpu1_ls_wr_dirty_w2a; // cpu1 ls dirty indicator + input l2_cpu1_ls_wr_err_w2a; // cpu1 ls error indicator + input [2:0] l2_cpu1_ls_wr_type_w2a; // cpu1 ls write type + input [4:0] l2_cpu1_ls_wr_ccb_id_w2a; // cpu1 ls ccb id + input [127:0] l2_cpu1_ls_wr_data_w2a; // cpu1 ls write data + + input l2_cpu1_ls_ccb_resp; // cpu1 ls ccb resp + input [4:0] l2_cpu1_ls_ccb_resp_id; // cpu1 ls ccb id + input l2_cpu1_ls_ccb_data_wr; // cpu1 ls ccb data xfer + + input l2_cpu1_if_ccb_resp; // cpu1 if ccb resp + input [4:0] l2_cpu1_if_ccb_resp_id; // cpu1 if ccb id + + input l2_cpu1_tw_ccb_resp; // cpu1 tw ccb resp + input [4:0] l2_cpu1_tw_ccb_resp_id; // cpu1 tw ccb id + + input l2_cpu1_if_sync_done_q; // cpu1 sync response + input l2_cpu1_tlb_sync_done_q; // cpu1 tlb sync response + + input [5:0] l2_cpu1_lrq_haz_clr_id_dcd_q; // cpu1 lrq clear hazard id + input [15:0] l2_cpu1_wrq_haz_clr_id_dcd_q; // cpu1 wrq clear hazard id + input [3:0] l2_cpu1_ls_rd_haz_id_arb_q; // cpu1 ls rd wrq hazard id + input [2:0] l2_cpu1_ls_wr_haz_id_arb_q; // cpu1 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + input l2_cpu2_idle_wakeup_q; // cpu2 idle wakeup + input l2_cpu2_rd_arb_fast; // cpu2 read arbitration fast request + input [4:0] l2_cpu2_rd_id_arb_set; // cpu2 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu2_rd_lrq_id_arb_set; // cpu2 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu2_rd_type_arb_set; // cpu2 read arbitration type + input [2:0] l2_cpu2_rd_cache_attr_arb_set; // cpu2 read arbitration cache attributes + input [7:0] l2_cpu2_rd_page_attr_arb_set; // cpu2 read arbitration page attributes + input [2:0] l2_cpu2_rd_elem_size_arb_set; // cpu2 read arbitration element size + input l2_cpu2_rd_way_arb_set; // cpu2 read arbitration way + input l2_cpu2_rd_replayed_arb_set; // cpu2 read arbitration replayed + input l2_cpu2_rd_excl_arb_set; // cpu2 read arbitration exclusive + input l2_cpu2_rd_priv_arb_set; // cpu2 read arbitration priv + input [1:0] l2_cpu2_rd_shared_arb_set; // cpu2 read arbitration shared + input l2_cpu2_rd_va48_arb_set; // cpu0 read arbitration va48 + input l2_cpu2_rd_aarch64_arb_set; // cpu2 read arbitration aarch64 + input [15:8] l2_cpu2_rd_asid_arb_set; // cpu2 read arbitration asid + input l2_cpu2_rd_prfm_arb_set; // cpu2 read arbitration prfm + input [44:0] l2_cpu2_rd_addr_arb_set; // cpu2 read arbitration address + input l2_cpu2_rd_bypass_arb_set; // cpu2 read arbitration bypass + input l2_cpu2_rd_bypass_req_can_e5; // cpu2 read arbitration bypass cancelled request + input l2_cpu2_early_rd_reqe4_e5_q; // cpu2 read arbitration bypass cancelled request + input l2_cpu2_rd_bypass_way_e5; // cpu2 read arbitration bypass way + input [2:0] l2_cpu2_rd_bypass_bufid_e5; // cpu2 read arbitration bypass bufid + input [2:0] l2_cpu2_rd_bypass_lrq_id_e5; // cpu2 read arbitration bypass bufid + + input l2_cpu2_wr_arb_fast; // cpu2 write arbitration fast request + input [3:0] l2_cpu2_wr_id_arb_set; // cpu2 write arbitration id for 1st qw + input [3:0] l2_cpu2_wr_partial_dw_arb_set; // cpu2 write partial qw byte strobe indicator + input [2:0] l2_cpu2_wr_cache_attr_arb_set; // cpu2 write arbitration cache attributes + input [7:0] l2_cpu2_wr_page_attr_arb_set; // cpu2 write arbitration page attributes + input [2:0] l2_cpu2_wr_elem_size_arb_set; // cpu2 write arbitration element size + input [2:0] l2_cpu2_wr_type_arb_set; // cpu2 write arbitration type + input [11:0] l2_cpu2_wr_cl_id_arb_set; // cpu2 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu2_wr_priv_arb_set; // cpu2 write arbitration priv + input [1:0] l2_cpu2_wr_shared_arb_set; // cpu2 write arbitration shared + input l2_cpu2_wr_last_arb_set; // cpu2 write arbitration last + input l2_cpu2_wr_clean_evict_arb_set; // cpu2 write arbitration clean eviction + input l2_cpu2_wr_err_arb_set; // cpu2 write arbitration error + input l2_cpu2_wr_way_arb_set; // cpu2 write arbitration way + input l2_cpu2_wr_dirty_arb_set; // cpu2 write arbitration dirty + input l2_cpu2_wr_1st_replayed_arb_set; // cpu2 write arbitration 1st replay indicator + input [44:0] l2_cpu2_wr_addr_arb_set; // cpu2 write arbitration address + input l2_cpu2_ic_arb_fast; // cpu2 peripheral (ic) arbitration fast request + input [2:0] l2_cpu2_ic_id_arb_set; // cpu2 peripheral (ic) fill buffer id + input l2_cpu2_ic_write_arb_set; // cpu2 peripheral (ic) write indicator + input l2_cpu2_ic_excl_arb_set; // cpu2 peripheral (ic) exclusive indicator + input [2:0] l2_cpu2_ic_elem_size_arb_set; // cpu2 peripheral (ic) element size + input l2_cpu2_ic_ns_arb_set; // cpu2 peripheral (ic) non-secure + input [15:0] l2_cpu2_ic_addr_arb_set; // cpu2 peripheral (ic) address + input [31:0] l2_cpu2_ic_data_arb_set; // cpu2 peripheral (ic) write data + + input l2_cpu2_wrq_almost_full; // cpu2 wrq almost full indicator + + input l2_cpu2_ls_wr_req_w2a; // cpu2 ls write request + input l2_cpu2_ls_wr_last_w2a; // cpu2 ls last indicator + input l2_cpu2_ls_wr_dirty_w2a; // cpu2 ls dirty indicator + input l2_cpu2_ls_wr_err_w2a; // cpu2 ls error indicator + input [2:0] l2_cpu2_ls_wr_type_w2a; // cpu2 ls write type + input [4:0] l2_cpu2_ls_wr_ccb_id_w2a; // cpu2 ls ccb id + input [127:0] l2_cpu2_ls_wr_data_w2a; // cpu2 ls write data + + input l2_cpu2_ls_ccb_resp; // cpu2 ls ccb resp + input [4:0] l2_cpu2_ls_ccb_resp_id; // cpu2 ls ccb id + input l2_cpu2_ls_ccb_data_wr; // cpu2 ls ccb data xfer + + input l2_cpu2_if_ccb_resp; // cpu2 if ccb resp + input [4:0] l2_cpu2_if_ccb_resp_id; // cpu2 if ccb id + + input l2_cpu2_tw_ccb_resp; // cpu2 tw ccb resp + input [4:0] l2_cpu2_tw_ccb_resp_id; // cpu2 tw ccb id + + input l2_cpu2_if_sync_done_q; // cpu2 sync response + input l2_cpu2_tlb_sync_done_q; // cpu2 tlb sync response + + input [5:0] l2_cpu2_lrq_haz_clr_id_dcd_q; // cpu2 lrq clear hazard id + input [15:0] l2_cpu2_wrq_haz_clr_id_dcd_q; // cpu2 wrq clear hazard id + input [3:0] l2_cpu2_ls_rd_haz_id_arb_q; // cpu2 ls rd wrq hazard id + input [2:0] l2_cpu2_ls_wr_haz_id_arb_q; // cpu2 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + input l2_cpu3_idle_wakeup_q; // cpu3 idle wakeup + input l2_cpu3_rd_arb_fast; // cpu3 read arbitration fast request + input [4:0] l2_cpu3_rd_id_arb_set; // cpu3 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu3_rd_lrq_id_arb_set; // cpu3 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu3_rd_type_arb_set; // cpu3 read arbitration type + input [2:0] l2_cpu3_rd_cache_attr_arb_set; // cpu3 read arbitration cache attributes + input [7:0] l2_cpu3_rd_page_attr_arb_set; // cpu3 read arbitration page attributes + input [2:0] l2_cpu3_rd_elem_size_arb_set; // cpu3 read arbitration element size + input l2_cpu3_rd_way_arb_set; // cpu3 read arbitration way + input l2_cpu3_rd_replayed_arb_set; // cpu3 read arbitration replayed + input l2_cpu3_rd_excl_arb_set; // cpu3 read arbitration exclusive + input l2_cpu3_rd_priv_arb_set; // cpu3 read arbitration priv + input [1:0] l2_cpu3_rd_shared_arb_set; // cpu3 read arbitration shared + input l2_cpu3_rd_va48_arb_set; // cpu3 read arbitration va48 + input l2_cpu3_rd_aarch64_arb_set; // cpu3 read arbitration aarch64 + input [15:8] l2_cpu3_rd_asid_arb_set; // cpu3 read arbitration asid + input l2_cpu3_rd_prfm_arb_set; // cpu3 read arbitration prfm + input [44:0] l2_cpu3_rd_addr_arb_set; // cpu3 read arbitration address + input l2_cpu3_rd_bypass_arb_set; // cpu3 read arbitration bypass + input l2_cpu3_rd_bypass_req_can_e5; // cpu3 read arbitration bypass cancelled request + input l2_cpu3_early_rd_reqe4_e5_q; // cpu3 read arbitration bypass cancelled request + input l2_cpu3_rd_bypass_way_e5; // cpu3 read arbitration bypass way + input [2:0] l2_cpu3_rd_bypass_bufid_e5; // cpu3 read arbitration bypass bufid + input [2:0] l2_cpu3_rd_bypass_lrq_id_e5; // cpu3 read arbitration bypass bufid + + input l2_cpu3_wr_arb_fast; // cpu3 write arbitration fast request + input [3:0] l2_cpu3_wr_id_arb_set; // cpu3 write arbitration id for 1st qw + input [3:0] l2_cpu3_wr_partial_dw_arb_set; // cpu3 write partial qw byte strobe indicator + input [2:0] l2_cpu3_wr_cache_attr_arb_set; // cpu3 write arbitration cache attributes + input [7:0] l2_cpu3_wr_page_attr_arb_set; // cpu3 write arbitration page attributes + input [2:0] l2_cpu3_wr_elem_size_arb_set; // cpu3 write arbitration element size + input [2:0] l2_cpu3_wr_type_arb_set; // cpu3 write arbitration type + input [11:0] l2_cpu3_wr_cl_id_arb_set; // cpu3 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu3_wr_priv_arb_set; // cpu3 write arbitration priv + input [1:0] l2_cpu3_wr_shared_arb_set; // cpu3 write arbitration shared + input l2_cpu3_wr_last_arb_set; // cpu3 write arbitration last + input l2_cpu3_wr_clean_evict_arb_set; // cpu3 write arbitration clean eviction + input l2_cpu3_wr_err_arb_set; // cpu3 write arbitration error + input l2_cpu3_wr_way_arb_set; // cpu3 write arbitration way + input l2_cpu3_wr_dirty_arb_set; // cpu3 write arbitration dirty + input l2_cpu3_wr_1st_replayed_arb_set; // cpu3 write arbitration 1st replay indicator + input [44:0] l2_cpu3_wr_addr_arb_set; // cpu3 write arbitration address + input l2_cpu3_ic_arb_fast; // cpu3 peripheral (ic) arbitration fast request + input [2:0] l2_cpu3_ic_id_arb_set; // cpu3 peripheral (ic) fill buffer id + input l2_cpu3_ic_write_arb_set; // cpu3 peripheral (ic) write indicator + input l2_cpu3_ic_excl_arb_set; // cpu3 peripheral (ic) exclusive indicator + input [2:0] l2_cpu3_ic_elem_size_arb_set; // cpu3 peripheral (ic) element size + input l2_cpu3_ic_ns_arb_set; // cpu3 peripheral (ic) non-secure + input [15:0] l2_cpu3_ic_addr_arb_set; // cpu3 peripheral (ic) address + input [31:0] l2_cpu3_ic_data_arb_set; // cpu3 peripheral (ic) write data + + input l2_cpu3_wrq_almost_full; // cpu3 wrq almost full indicator + + input l2_cpu3_ls_wr_req_w2a; // cpu3 ls write request + input l2_cpu3_ls_wr_last_w2a; // cpu3 ls last indicator + input l2_cpu3_ls_wr_dirty_w2a; // cpu3 ls dirty indicator + input l2_cpu3_ls_wr_err_w2a; // cpu3 ls error indicator + input [2:0] l2_cpu3_ls_wr_type_w2a; // cpu3 ls write type + input [4:0] l2_cpu3_ls_wr_ccb_id_w2a; // cpu3 ls ccb id + input [127:0] l2_cpu3_ls_wr_data_w2a; // cpu3 ls write data + + input l2_cpu3_ls_ccb_resp; // cpu3 ls ccb resp + input [4:0] l2_cpu3_ls_ccb_resp_id; // cpu3 ls ccb id + input l2_cpu3_ls_ccb_data_wr; // cpu3 ls ccb data xfer + + input l2_cpu3_if_ccb_resp; // cpu3 if ccb resp + input [4:0] l2_cpu3_if_ccb_resp_id; // cpu3 if ccb id + + input l2_cpu3_tw_ccb_resp; // cpu3 tw ccb resp + input [4:0] l2_cpu3_tw_ccb_resp_id; // cpu3 tw ccb id + + input l2_cpu3_if_sync_done_q; // cpu3 sync response + input l2_cpu3_tlb_sync_done_q; // cpu3 tlb sync response + + input [5:0] l2_cpu3_lrq_haz_clr_id_dcd_q; // cpu3 lrq clear hazard id + input [15:0] l2_cpu3_wrq_haz_clr_id_dcd_q; // cpu3 wrq clear hazard id + input [3:0] l2_cpu3_ls_rd_haz_id_arb_q; // cpu3 ls rd wrq hazard id + input [2:0] l2_cpu3_ls_wr_haz_id_arb_q; // cpu3 ls wr lrq hazard id + +// END L2-CPU interface + +//------------------------------------------------------------------- +// TM interface +//------------------------------------------------------------------- +// BEGIN TIMER-CPU interface + output [3:0] tm_cpu0_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu0_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu1_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu1_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu2_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu2_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu3_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu3_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> +// END TIMER-CPU interface + +//----------------------------------------------------------------------------- +// IC interface +//----------------------------------------------------------------------------- + input ls_cpu0_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu0_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu0_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu0_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu0_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu0_raw_eae_secure; // LS S LPAE to IC + + input ds_cpu0_ic_sample_spr; + input [4:0] ds_cpu0_ic_cpsr_mode; + input ds_cpu0_ic_aa64naa32; + input ds_cpu0_ic_hcr_change; + input ds_cpu0_ic_scr_change; +// BEGIN INCLUDE FOR CPU1 + input ds_cpu1_ic_sample_spr; + input [4:0] ds_cpu1_ic_cpsr_mode; + input ds_cpu1_ic_aa64naa32; + input ds_cpu1_ic_hcr_change; + input ds_cpu1_ic_scr_change; + input ls_cpu1_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu1_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu1_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu1_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu1_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu1_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input ds_cpu2_ic_sample_spr; + input [4:0] ds_cpu2_ic_cpsr_mode; + input ds_cpu2_ic_aa64naa32; + input ds_cpu2_ic_hcr_change; + input ds_cpu2_ic_scr_change; + input ls_cpu2_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu2_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu2_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu2_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu2_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu2_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input ds_cpu3_ic_sample_spr; + input [4:0] ds_cpu3_ic_cpsr_mode; + input ds_cpu3_ic_aa64naa32; + input ds_cpu3_ic_hcr_change; + input ds_cpu3_ic_scr_change; + input ls_cpu3_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu3_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu3_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu3_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu3_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu3_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU3 + + output [`MAIA_CN:0] ic_nfiq; // IC physical FIQ + output [`MAIA_CN:0] ic_nirq; // IC physical IRQ + output [`MAIA_CN:0] ic_nsei; // IC physical SEI + output [`MAIA_CN:0] ic_nvfiq; // IC virtual FIQ + output [`MAIA_CN:0] ic_nvirq; // IC virtual IRQ + output [`MAIA_CN:0] ic_nvsei; // IC virtual SEI + output [`MAIA_CN:0] ic_p_valid; // IC is present + + output [`MAIA_CN:0] ic_sample_spr; // IC sample signal for TC, TALL*, EL* signals + output [`MAIA_CN:0] ic_hcr_change_complete; + output [`MAIA_CN:0] ic_scr_change_complete; + output [`MAIA_CN:0] ic_el_change_complete; + output [`MAIA_CN:0] ic_ich_el2_tc; // IC trap common + output [`MAIA_CN:0] ic_ich_el2_tall0; // IC trap all grp0 + output [`MAIA_CN:0] ic_ich_el2_tall1; // IC trap all grp1 + output [`MAIA_CN:0] ic_sra_el3_en; // IC System Registers enabled in EL3 + output [`MAIA_CN:0] ic_sra_el1s_en; // IC System Registers enabled in EL1S + output [`MAIA_CN:0] ic_sra_el2_en; // IC System Registers enabled in EL2 + output [`MAIA_CN:0] ic_sra_el1ns_en; // IC System Registers enabled in EL1NS + output [`MAIA_CN:0] ic_sre_el1ns_hyp_trap; // IC HYP_TRAP EL1NS accesses + output [`MAIA_CN:0] ic_sre_el1ns_mon_trap; // IC MON_TRAP EL1NS accesses + output [`MAIA_CN:0] ic_sre_el1s_mon_trap; // IC MON_TRAP EL1S accesses + output [`MAIA_CN:0] ic_sre_el2_mon_trap; // IC MON_TRAP EL2 accesses + output [`MAIA_CN:0] ic_block_eoi_sgi_wr; // IC Block all EOI and SGI write accesses + +//----------------------------------------------------------------------------- +// DT interface +//----------------------------------------------------------------------------- +// BEGIN DT-CPU interface +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + output dt_cpu0_dbif_req_pclk; // Debug Interface Req + output dt_cpu0_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu0_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu0_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu0_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu0_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu0_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu0_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu0_edbgrq_pclk; // External Debug Request + output dt_cpu0_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu0_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu0_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu0_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu0_et_oslock_gclk; // ETM OS Lock + input dt_cpu0_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu0_halt_ack_gclk; // Core Halted + input dt_cpu0_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu0_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu0_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu0_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu0_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu0_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu0_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu0_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu0_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu0_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu0_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu0_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu0_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu0_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu0_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu0_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + output dt_cpu1_dbif_req_pclk; // Debug Interface Req + output dt_cpu1_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu1_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu1_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu1_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu1_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu1_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu1_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu1_edbgrq_pclk; // External Debug Request + output dt_cpu1_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu1_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu1_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu1_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu1_et_oslock_gclk; // ETM OS Lock + input dt_cpu1_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu1_halt_ack_gclk; // Core Halted + input dt_cpu1_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu1_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu1_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu1_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu1_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu1_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu1_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu1_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu1_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu1_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu1_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu1_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu1_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu1_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu1_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu1_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + output dt_cpu2_dbif_req_pclk; // Debug Interface Req + output dt_cpu2_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu2_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu2_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu2_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu2_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu2_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu2_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu2_edbgrq_pclk; // External Debug Request + output dt_cpu2_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu2_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu2_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu2_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu2_et_oslock_gclk; // ETM OS Lock + input dt_cpu2_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu2_halt_ack_gclk; // Core Halted + input dt_cpu2_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu2_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu2_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu2_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu2_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu2_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu2_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu2_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu2_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu2_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu2_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu2_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu2_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu2_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu2_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu2_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + output dt_cpu3_dbif_req_pclk; // Debug Interface Req + output dt_cpu3_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu3_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu3_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu3_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu3_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu3_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu3_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu3_edbgrq_pclk; // External Debug Request + output dt_cpu3_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu3_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu3_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu3_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu3_et_oslock_gclk; // ETM OS Lock + input dt_cpu3_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu3_halt_ack_gclk; // Core Halted + input dt_cpu3_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu3_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu3_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu3_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu3_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu3_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu3_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu3_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu3_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu3_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu3_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu3_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu3_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu3_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu3_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu3_noclkstop_pclk; // force CPU clock on from DT-PCLK +// END DT-CPU interface + +//----------------------------------------------------------------------------- +// CK interface +//----------------------------------------------------------------------------- +// BEGIN CK-CPU interface + input ds_cpu0_reset_req; // Warm Reset request + input ds_cpu0_wfi_req; // WFI request + input ds_cpu0_wfe_req; // WFI request + input ds_cpu0_flush; // flush for exception rtn + input [5:0] ds_cpu0_flush_type; // flush type + input ds_cpu0_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu0_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu0_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu0_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu0_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu0_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu0_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu0_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu0_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu0_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu0_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu0_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu0_hcr_va; // virtual abort + input ds_cpu0_hcr_vi; // virtual IRQ + input ds_cpu0_hcr_vf; // virtual FIQ + input [2:0] ds_cpu0_cpuectlr_ret; // CPU Retention control + output ck_cpu0_event_reg; // WFE event reg + output ck_cpu0_wfi_ack; // WFI acknowledge to DS + output ck_cpu0_wfe_ack; // WFE acknowledge to DS + output ck_cpu0_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu1_reset_req; // Warm Reset request + input ds_cpu1_wfi_req; // WFI request + input ds_cpu1_wfe_req; // WFI request + input ds_cpu1_flush; // flush for exception rtn + input [5:0] ds_cpu1_flush_type; // flush type + input ds_cpu1_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu1_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu1_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu1_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu1_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu1_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu1_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu1_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu1_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu1_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu1_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu1_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu1_hcr_va; // virtual abort + input ds_cpu1_hcr_vi; // virtual IRQ + input ds_cpu1_hcr_vf; // virtual FIQ + input [2:0] ds_cpu1_cpuectlr_ret; // CPU Retention control + output ck_cpu1_event_reg; // WFE event reg + output ck_cpu1_wfi_ack; // WFI acknowledge to DS + output ck_cpu1_wfe_ack; // WFE acknowledge to DS + output ck_cpu1_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu2_reset_req; // Warm Reset request + input ds_cpu2_wfi_req; // WFI request + input ds_cpu2_wfe_req; // WFI request + input ds_cpu2_flush; // flush for exception rtn + input [5:0] ds_cpu2_flush_type; // flush type + input ds_cpu2_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu2_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu2_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu2_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu2_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu2_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu2_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu2_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu2_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu2_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu2_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu2_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu2_hcr_va; // virtual abort + input ds_cpu2_hcr_vi; // virtual IRQ + input ds_cpu2_hcr_vf; // virtual FIQ + input [2:0] ds_cpu2_cpuectlr_ret; // CPU Retention control + output ck_cpu2_event_reg; // WFE event reg + output ck_cpu2_wfi_ack; // WFI acknowledge to DS + output ck_cpu2_wfe_ack; // WFE acknowledge to DS + output ck_cpu2_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu3_reset_req; // Warm Reset request + input ds_cpu3_wfi_req; // WFI request + input ds_cpu3_wfe_req; // WFI request + input ds_cpu3_flush; // flush for exception rtn + input [5:0] ds_cpu3_flush_type; // flush type + input ds_cpu3_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu3_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu3_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu3_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu3_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu3_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu3_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu3_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu3_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu3_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu3_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu3_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu3_hcr_va; // virtual abort + input ds_cpu3_hcr_vi; // virtual IRQ + input ds_cpu3_hcr_vf; // virtual FIQ + input [2:0] ds_cpu3_cpuectlr_ret; // CPU Retention control + output ck_cpu3_event_reg; // WFE event reg + output ck_cpu3_wfi_ack; // WFI acknowledge to DS + output ck_cpu3_wfe_ack; // WFE acknowledge to DS + output ck_cpu3_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ls_cpu0_clrexmon; // LS global exclusive monitor + input ls_cpu1_clrexmon; // LS global exclusive monitor + input ls_cpu2_clrexmon; // LS global exclusive monitor + input ls_cpu3_clrexmon; // LS global exclusive monitor + +// END CK-CPU interface + + output [`MAIA_CN:0] ck_gclkt; + + + + // wires + wire ck_areset_l2; + wire ck_cpu0_areset_l2cpu; + wire ck_cpu0_areset_l2dt; + wire ck_cpu0_commrx; + wire ck_cpu0_commtx; + wire ck_cpu0_crcx_clk_en_n_ic; + wire ck_cpu0_dbgnopwrdwn; + wire ck_cpu0_dbgrstreq; + wire ck_cpu0_dt_standbywfx; + wire ck_cpu0_dt_wfx_ack; + wire ck_cpu0_l2_standbywfi; + wire ck_cpu0_l2_standbywfx; + wire ck_cpu0_ncommirq; + wire ck_cpu0_npmuirq; + wire ck_cpu0_poreset_status; + wire ck_cpu0_reset1_n_l2cpu; + wire ck_cpu0_reset1_n_l2dt; + wire ck_cpu1_areset_l2cpu; + wire ck_cpu1_areset_l2dt; + wire ck_cpu1_commrx; + wire ck_cpu1_commtx; + wire ck_cpu1_crcx_clk_en_n_ic; + wire ck_cpu1_dbgnopwrdwn; + wire ck_cpu1_dbgrstreq; + wire ck_cpu1_dt_standbywfx; + wire ck_cpu1_dt_wfx_ack; + wire ck_cpu1_l2_standbywfi; + wire ck_cpu1_l2_standbywfx; + wire ck_cpu1_ncommirq; + wire ck_cpu1_npmuirq; + wire ck_cpu1_poreset_status; + wire ck_cpu1_reset1_n_l2cpu; + wire ck_cpu1_reset1_n_l2dt; + wire ck_cpu2_areset_l2cpu; + wire ck_cpu2_areset_l2dt; + wire ck_cpu2_commrx; + wire ck_cpu2_commtx; + wire ck_cpu2_crcx_clk_en_n_ic; + wire ck_cpu2_dbgnopwrdwn; + wire ck_cpu2_dbgrstreq; + wire ck_cpu2_dt_standbywfx; + wire ck_cpu2_dt_wfx_ack; + wire ck_cpu2_l2_standbywfi; + wire ck_cpu2_l2_standbywfx; + wire ck_cpu2_ncommirq; + wire ck_cpu2_npmuirq; + wire ck_cpu2_poreset_status; + wire ck_cpu2_reset1_n_l2cpu; + wire ck_cpu2_reset1_n_l2dt; + wire ck_cpu3_areset_l2cpu; + wire ck_cpu3_areset_l2dt; + wire ck_cpu3_commrx; + wire ck_cpu3_commtx; + wire ck_cpu3_crcx_clk_en_n_ic; + wire ck_cpu3_dbgnopwrdwn; + wire ck_cpu3_dbgrstreq; + wire ck_cpu3_dt_standbywfx; + wire ck_cpu3_dt_wfx_ack; + wire ck_cpu3_l2_standbywfi; + wire ck_cpu3_l2_standbywfx; + wire ck_cpu3_ncommirq; + wire ck_cpu3_npmuirq; + wire ck_cpu3_poreset_status; + wire ck_cpu3_reset1_n_l2cpu; + wire ck_cpu3_reset1_n_l2dt; + wire ck_dt_cpu0_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu0_cti_trigin_1to0_gclk; + wire ck_dt_cpu0_et_oslock_gclk; + wire ck_dt_cpu0_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu0_os_double_lock_gclk; + wire ck_dt_cpu0_pmusnapshot_ack_gclk; + wire ck_dt_cpu0_wfx_dbg_req_gclk; + wire ck_dt_cpu1_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu1_cti_trigin_1to0_gclk; + wire ck_dt_cpu1_et_oslock_gclk; + wire ck_dt_cpu1_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu1_os_double_lock_gclk; + wire ck_dt_cpu1_pmusnapshot_ack_gclk; + wire ck_dt_cpu1_wfx_dbg_req_gclk; + wire ck_dt_cpu2_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu2_cti_trigin_1to0_gclk; + wire ck_dt_cpu2_et_oslock_gclk; + wire ck_dt_cpu2_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu2_os_double_lock_gclk; + wire ck_dt_cpu2_pmusnapshot_ack_gclk; + wire ck_dt_cpu2_wfx_dbg_req_gclk; + wire ck_dt_cpu3_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu3_cti_trigin_1to0_gclk; + wire ck_dt_cpu3_et_oslock_gclk; + wire ck_dt_cpu3_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu3_os_double_lock_gclk; + wire ck_dt_cpu3_pmusnapshot_ack_gclk; + wire ck_dt_cpu3_wfx_dbg_req_gclk; + wire ck_gclkb0; + wire ck_gclkb1; + wire ck_gclkfr; + wire ck_gclkl2; + wire ck_gclktl2; + wire ck_l2_ace_inactive; + wire ck_l2_acp_inactive; + wire ck_l2_logic_clk_en; + wire ck_l2_sky_link_deactivate; + wire ck_l2_tbnk0_clk_en; + wire ck_l2_tbnk1_clk_en; + wire ck_reset1_n_l2; + wire clrexmon_c1; + wire ds_cpu0_ic_aa64naa32_i; + wire [4:0] ds_cpu0_ic_cpsr_mode_i; + wire ds_cpu0_ic_hcr_change_i; + wire ds_cpu0_ic_sample_spr_i; + wire ds_cpu0_ic_scr_change_i; + wire ds_cpu1_ic_aa64naa32_i; + wire [4:0] ds_cpu1_ic_cpsr_mode_i; + wire ds_cpu1_ic_hcr_change_i; + wire ds_cpu1_ic_sample_spr_i; + wire ds_cpu1_ic_scr_change_i; + wire ds_cpu2_ic_aa64naa32_i; + wire [4:0] ds_cpu2_ic_cpsr_mode_i; + wire ds_cpu2_ic_hcr_change_i; + wire ds_cpu2_ic_sample_spr_i; + wire ds_cpu2_ic_scr_change_i; + wire ds_cpu3_ic_aa64naa32_i; + wire [4:0] ds_cpu3_ic_cpsr_mode_i; + wire ds_cpu3_ic_hcr_change_i; + wire ds_cpu3_ic_sample_spr_i; + wire ds_cpu3_ic_scr_change_i; + wire dt_cpu0_apb_active_pclk; + wire dt_cpu0_poreset_status_ack_pclk; + wire dt_cpu0_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu0_wfx_wakeup_pclk; + wire dt_cpu1_apb_active_pclk; + wire dt_cpu1_poreset_status_ack_pclk; + wire dt_cpu1_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu1_wfx_wakeup_pclk; + wire dt_cpu2_apb_active_pclk; + wire dt_cpu2_poreset_status_ack_pclk; + wire dt_cpu2_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu2_wfx_wakeup_pclk; + wire dt_cpu3_apb_active_pclk; + wire dt_cpu3_poreset_status_ack_pclk; + wire dt_cpu3_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu3_wfx_wakeup_pclk; + wire eventi_sev; + wire [`MAIA_CN:0] ic_block_eoi_sgi_wr_o; + wire ic_cpu0_l2_dsb_block; + wire [63:0] ic_cpu0_spr_rd_data; + wire ic_cpu1_l2_dsb_block; + wire [63:0] ic_cpu1_spr_rd_data; + wire ic_cpu2_l2_dsb_block; + wire [63:0] ic_cpu2_spr_rd_data; + wire ic_cpu3_l2_dsb_block; + wire [63:0] ic_cpu3_spr_rd_data; + wire [`MAIA_CN:0] ic_el_change_complete_o; + wire [`MAIA_CN:0] ic_hcr_change_complete_o; + wire [`MAIA_CN:0] ic_ich_el2_tall0_o; + wire [`MAIA_CN:0] ic_ich_el2_tall1_o; + wire [`MAIA_CN:0] ic_ich_el2_tc_o; + wire [`MAIA_CN:0] ic_nfiq_o; + wire [`MAIA_CN:0] ic_nirq_o; + wire [`MAIA_CN:0] ic_nsei_o; + wire [`MAIA_CN:0] ic_nvfiq_o; + wire [`MAIA_CN:0] ic_nvirq_o; + wire [`MAIA_CN:0] ic_nvsei_o; + wire [31:0] ic_p_rdata; + wire ic_p_rdata_valid; + wire ic_p_ready; + wire [`MAIA_CN:0] ic_sample_spr_o; + wire [`MAIA_CN:0] ic_scr_change_complete_o; + wire [`MAIA_CN:0] ic_sra_el1ns_en_o; + wire [`MAIA_CN:0] ic_sra_el1s_en_o; + wire [`MAIA_CN:0] ic_sra_el2_en_o; + wire [`MAIA_CN:0] ic_sra_el3_en_o; + wire [`MAIA_CN:0] ic_sre_el1ns_hyp_trap_o; + wire [`MAIA_CN:0] ic_sre_el1ns_mon_trap_o; + wire [`MAIA_CN:0] ic_sre_el1s_mon_trap_o; + wire [`MAIA_CN:0] ic_sre_el2_mon_trap_o; + wire l2_acp_flsh_rd_cnt_active_glb_l2_dly; + wire l2_acp_flsh_wr_cnt_active_glb_l2_dly; + wire l2_acp_rd_haz_vld_l2_dly_q; + wire l2_acp_wr_haz_vld_l2_dly_q; + wire l2_actlr_disable_b2b_setway_hzd_opt_x2_ns; + wire l2_actlr_disable_setway_opt; + wire l2_actlr_ncpu_rcg_enable; + wire l2_actlr_plru_dynamic; + wire l2_actlr_plru_en; + wire [1:0] l2_actlr_plru_mode; + wire l2_actlr_writeunique_disable; + wire l2_cfg_broadcastinner; + wire l2_cfg_broadcastouter; + wire l2_cpu0_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu0_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu0_snp_active; + wire l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_wr_decerr_q; + wire l2_cpu0_wr_slverr_q; + wire l2_cpu1_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu1_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu1_snp_active; + wire l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_wr_decerr_q; + wire l2_cpu1_wr_slverr_q; + wire l2_cpu2_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu2_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu2_snp_active; + wire l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_wr_decerr_q; + wire l2_cpu2_wr_slverr_q; + wire l2_cpu3_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu3_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu3_snp_active; + wire l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_wr_decerr_q; + wire l2_cpu3_wr_slverr_q; + wire l2_ctlr_x1_wr_q; + wire [9:0] l2_ctlr_x2_ns; + wire l2_idle; + wire [`MAIA_CN:0] l2_mbist1_en_b1; + wire [16:0] l2_mbist2_tbnk0_addr_b1; + wire l2_mbist2_tbnk0_all_b1; + wire [2:0] l2_mbist2_tbnk0_array_b1; + wire [17:0] l2_mbist2_tbnk0_be_b1; + wire l2_mbist2_tbnk0_en_b1; + wire [143:0] l2_mbist2_tbnk0_indata_b1; + wire [143:0] l2_mbist2_tbnk0_outdata_b3; + wire l2_mbist2_tbnk0_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp0_outdata_b2; + wire l2_mbist2_tbnk0_snp0_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp0_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp1_outdata_b2; + wire l2_mbist2_tbnk0_snp1_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp1_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp2_outdata_b2; + wire l2_mbist2_tbnk0_snp2_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp2_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp3_outdata_b2; + wire l2_mbist2_tbnk0_snp3_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp3_sel_b1; + wire l2_mbist2_tbnk0_wr_en_b1; + wire [16:0] l2_mbist2_tbnk1_addr_b1; + wire l2_mbist2_tbnk1_all_b1; + wire [2:0] l2_mbist2_tbnk1_array_b1; + wire [17:0] l2_mbist2_tbnk1_be_b1; + wire l2_mbist2_tbnk1_en_b1; + wire [143:0] l2_mbist2_tbnk1_indata_b1; + wire [143:0] l2_mbist2_tbnk1_outdata_b3; + wire l2_mbist2_tbnk1_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp0_outdata_b2; + wire l2_mbist2_tbnk1_snp0_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp0_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp1_outdata_b2; + wire l2_mbist2_tbnk1_snp1_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp1_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp2_outdata_b2; + wire l2_mbist2_tbnk1_snp2_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp2_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp3_outdata_b2; + wire l2_mbist2_tbnk1_snp3_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp3_sel_b1; + wire l2_mbist2_tbnk1_wr_en_b1; + wire l2_no_ram_acc_nxt_cycle; + wire [13:0] l2_p_addr; + wire [1:0] l2_p_cpu; + wire l2_p_nsecure; + wire [2:0] l2_p_sel; + wire [31:0] l2_p_wdata; + wire l2_p_write; + wire l2_reset3; + wire l2_rstdisable_x1_q; + wire l2_sky_link_stopped; + wire l2_tbnk0_addr44_l3_q; + wire [44:0] l2_tbnk0_addr_l1; + wire [5:2] l2_tbnk0_addr_l6; + wire l2_tbnk0_all_tag_incl_active_l3; + wire l2_tbnk0_asq_cmp_evict_l3_q; + wire l2_tbnk0_asq_full_flsh; + wire l2_tbnk0_asq_nc_so_dev_limit; + wire [2:0] l2_tbnk0_cache_attr_l1; + wire l2_tbnk0_cfg_ecc_en; + wire l2_tbnk0_cmo_setway_l2_inv_incl_l4; + wire l2_tbnk0_cpu0_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu0_hit_l4; + wire l2_tbnk0_cpu0_l2_inv_l4_dly2; + wire l2_tbnk0_cpu0_l2hit_e_l4; + wire l2_tbnk0_cpu0_l2hit_s_l4; + wire l2_tbnk0_cpu0_peq_full_q; + wire l2_tbnk0_cpu0_peq_hit_q; + wire l2_tbnk0_cpu0_peq_self_evict_l3_q; + wire l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu0_rd_access_l4_dly; + wire l2_tbnk0_cpu0_self_evict_l4_dly_q; + wire l2_tbnk0_cpu0_single_ecc_err_l7_q; + wire l2_tbnk0_cpu0_snp_hit_e_l3; + wire l2_tbnk0_cpu0_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu0_snp_setway_addr_l3; + wire l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu0_vld_nxt_l5; + wire l2_tbnk0_cpu0_wr_access_l4_dly; + wire l2_tbnk0_cpu1_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu1_hit_l4; + wire l2_tbnk0_cpu1_l2_inv_l4_dly2; + wire l2_tbnk0_cpu1_l2hit_e_l4; + wire l2_tbnk0_cpu1_l2hit_s_l4; + wire l2_tbnk0_cpu1_peq_full_q; + wire l2_tbnk0_cpu1_peq_hit_q; + wire l2_tbnk0_cpu1_peq_self_evict_l3_q; + wire l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu1_rd_access_l4_dly; + wire l2_tbnk0_cpu1_self_evict_l4_dly_q; + wire l2_tbnk0_cpu1_single_ecc_err_l7_q; + wire l2_tbnk0_cpu1_snp_hit_e_l3; + wire l2_tbnk0_cpu1_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu1_snp_setway_addr_l3; + wire l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu1_vld_nxt_l5; + wire l2_tbnk0_cpu1_wr_access_l4_dly; + wire l2_tbnk0_cpu2_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu2_hit_l4; + wire l2_tbnk0_cpu2_l2_inv_l4_dly2; + wire l2_tbnk0_cpu2_l2hit_e_l4; + wire l2_tbnk0_cpu2_l2hit_s_l4; + wire l2_tbnk0_cpu2_peq_full_q; + wire l2_tbnk0_cpu2_peq_hit_q; + wire l2_tbnk0_cpu2_peq_self_evict_l3_q; + wire l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu2_rd_access_l4_dly; + wire l2_tbnk0_cpu2_self_evict_l4_dly_q; + wire l2_tbnk0_cpu2_single_ecc_err_l7_q; + wire l2_tbnk0_cpu2_snp_hit_e_l3; + wire l2_tbnk0_cpu2_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu2_snp_setway_addr_l3; + wire l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu2_vld_nxt_l5; + wire l2_tbnk0_cpu2_wr_access_l4_dly; + wire l2_tbnk0_cpu3_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu3_hit_l4; + wire l2_tbnk0_cpu3_l2_inv_l4_dly2; + wire l2_tbnk0_cpu3_l2hit_e_l4; + wire l2_tbnk0_cpu3_l2hit_s_l4; + wire l2_tbnk0_cpu3_peq_full_q; + wire l2_tbnk0_cpu3_peq_hit_q; + wire l2_tbnk0_cpu3_peq_self_evict_l3_q; + wire l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu3_rd_access_l4_dly; + wire l2_tbnk0_cpu3_self_evict_l4_dly_q; + wire l2_tbnk0_cpu3_single_ecc_err_l7_q; + wire l2_tbnk0_cpu3_snp_hit_e_l3; + wire l2_tbnk0_cpu3_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu3_snp_setway_addr_l3; + wire l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu3_vld_nxt_l5; + wire l2_tbnk0_cpu3_wr_access_l4_dly; + wire [3:0] l2_tbnk0_cpu_rvalid_init_nxt_l5; + wire [3:0] l2_tbnk0_cpu_rvalid_nxt_l5; + wire [3:0] l2_tbnk0_cpu_snp_hit_e_l4_q; + wire l2_tbnk0_crit_qw_nxt_l5; + wire [143:0] l2_tbnk0_data_corrected_l7_q; + wire [127:0] l2_tbnk0_data_l6; + wire l2_tbnk0_dbg_ram_acc_l5a; + wire [2:0] l2_tbnk0_dbg_ram_acc_unit_nxt; + wire [7:0] l2_tbnk0_dbg_ram_id_nxt_l5; + wire l2_tbnk0_dirty_l1; + wire l2_tbnk0_dirty_l3_q; + wire l2_tbnk0_dis_ns_dbg_arr_acc_x2; + wire l2_tbnk0_double_ecc_err_l7_q; + wire l2_tbnk0_early_rvalid_l4_q; + wire l2_tbnk0_ecc_fixup_blk_arb; + wire l2_tbnk0_ecc_fixup_inprog_dly_q; + wire l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q; + wire [31:0] l2_tbnk0_ecc_syndrome_reg_q; + wire l2_tbnk0_evict_special_hazard_l3_q; + wire l2_tbnk0_evict_special_hazard_rwvic_l3_q; + wire l2_tbnk0_excl_l1; + wire l2_tbnk0_excl_l4_q; + wire [44:6] l2_tbnk0_feq_addr_upd; + wire l2_tbnk0_feq_alloc_failed_l4; + wire l2_tbnk0_feq_axi_wr_vld_not_popped; + wire l2_tbnk0_feq_clr_l4; + wire [15:0] l2_tbnk0_feq_frc_incl_l3a; + wire l2_tbnk0_feq_kill_l3; + wire [4:0] l2_tbnk0_feq_last_id_q; + wire l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3; + wire l2_tbnk0_feq_tbnk_id_update_or_l3; + wire l2_tbnk0_full_miss_l4_q; + wire l2_tbnk0_hit_l4; + wire l2_tbnk0_hit_l7_q; + wire [3:0] l2_tbnk0_hit_way_l4_q; + wire [9:0] l2_tbnk0_id_l1; + wire [9:0] l2_tbnk0_id_l6_q; + wire [9:0] l2_tbnk0_id_nxt_l5; + wire l2_tbnk0_idle; + wire l2_tbnk0_init_req_l1; + wire l2_tbnk0_kill_l2; + wire l2_tbnk0_l2bb_fake_wr_l1; + wire l2_tbnk0_l2bb_wr_l1; + wire l2_tbnk0_l2hit_e_l4; + wire l2_tbnk0_l2hit_s_l4; + wire l2_tbnk0_l2v_s_q; + wire l2_tbnk0_l2v_vld_q; + wire l2_tbnk0_last_qw_l1; + wire l2_tbnk0_last_qw_l6_q; + wire l2_tbnk0_last_qw_nxt_l5; + wire [2:0] l2_tbnk0_lock_l1; + wire [2:0] l2_tbnk0_lock_l4; + wire [32:0] l2_tbnk0_merrsr_data; + wire [9:0] l2_tbnk0_page_attr_l1; + wire l2_tbnk0_partial_dw_wr_l1; + wire l2_tbnk0_pf_cnt_dec_l4_dly; + wire l2_tbnk0_pf_hazard_l3; + wire l2_tbnk0_pf_req_sel_for_fwd_l4; + wire l2_tbnk0_prfm_l1; + wire l2_tbnk0_prfm_nxt_l5; + wire [3:0] l2_tbnk0_prot_l1; + wire [3:0] l2_tbnk0_prot_l4_q; + wire [1:0] l2_tbnk0_qw_cnt_l1; + wire [1:0] l2_tbnk0_qw_cnt_l3_q; + wire l2_tbnk0_raw_hit_l4_q; + wire [2:0] l2_tbnk0_rbufid_nxt_l5; + wire l2_tbnk0_rd_en_nxt_l5; + wire l2_tbnk0_rd_fail_hazchk_feq_l3; + wire l2_tbnk0_rwvic_axi_read_err_l1; + wire l2_tbnk0_rwvic_axi_read_err_l3_q; + wire l2_tbnk0_rwvic_ccb_dirty_l6_q; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l1; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l3_q; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l6_q; + wire [3:0] l2_tbnk0_rwvic_ccb_way_l1; + wire l2_tbnk0_rwvic_cmo_clean_l1; + wire l2_tbnk0_rwvic_cmo_inv_l1; + wire l2_tbnk0_rwvic_cmo_inv_l7_q; + wire l2_tbnk0_rwvic_cmo_l7_q; + wire l2_tbnk0_rwvic_cmo_pou_l1; + wire l2_tbnk0_rwvic_cmo_pou_l6_q; + wire l2_tbnk0_rwvic_cmo_setway_l1; + wire l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1; + wire l2_tbnk0_rwvic_cmo_setway_ls_l6_q; + wire [2:0] l2_tbnk0_rwvic_cpu_fb_id_l1; + wire [3:0] l2_tbnk0_rwvic_cpu_id_dcd_l1; + wire l2_tbnk0_rwvic_ddi_l6_q; + wire l2_tbnk0_rwvic_feq_cmp_l3_q; + wire l2_tbnk0_rwvic_frc_l2hit_fwd_l1; + wire l2_tbnk0_rwvic_l2hit_e_l1; + wire l2_tbnk0_rwvic_l2hit_e_l3_q; + wire l2_tbnk0_rwvic_l2hit_e_l7_q; + wire l2_tbnk0_rwvic_l2v_dirty_l7_q; + wire [3:0] l2_tbnk0_rwvic_l2v_page_attr_l7_q; + wire l2_tbnk0_rwvic_l2v_vld_l6_q; + wire l2_tbnk0_rwvic_mesi_sh_l1; + wire l2_tbnk0_rwvic_non_snp_fail_hazchk_l3; + wire [2:0] l2_tbnk0_rwvic_owner_l1; + wire [2:0] l2_tbnk0_rwvic_owner_l7_q; + wire l2_tbnk0_rwvic_rd_type_l6_q; + wire l2_tbnk0_rwvic_snp_clr_dirty_l1; + wire l2_tbnk0_rwvic_snp_inv_l1; + wire l2_tbnk0_rwvic_snp_l1; + wire l2_tbnk0_rwvic_snp_l3_q; + wire l2_tbnk0_rwvic_snp_l6_q; + wire l2_tbnk0_rwvic_tag_wr_l0; + wire [3:0] l2_tbnk0_rwvic_type_l1; + wire l2_tbnk0_rwvic_wa_l1; + wire l2_tbnk0_rwvic_wa_l6_q; + wire [13:0] l2_tbnk0_sel_l1; + wire [2:0] l2_tbnk0_size_l1; + wire [2:0] l2_tbnk0_size_l4_q; + wire l2_tbnk0_snp_byp_peq_haz_pending_q; + wire l2_tbnk0_snp_dvm_cmpl_l1; + wire l2_tbnk0_snp_hit_e_l4_q; + wire l2_tbnk0_snp_hit_feq_evict_l4_dly; + wire l2_tbnk0_snp_hit_s_l4_q; + wire [4:0] l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q; + wire [7:0] l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q; + wire [7:0] l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q; + wire [44:7] l2_tbnk0_snp_tag_wr_l2_hit_addr_l1; + wire [1:0] l2_tbnk0_snp_tag_wr_l2_hit_state_l1; + wire l2_tbnk0_snp_tag_wr_l2_hit_way_l1; + wire l2_tbnk0_special_evict_hazard_l3; + wire l2_tbnk0_special_hazard_l3_q; + wire l2_tbnk0_sync_l1; + wire l2_tbnk0_tag_ecc_dbl_rmw_wr_l1; + wire l2_tbnk0_tag_ecc_err_cpu0_l4; + wire l2_tbnk0_tag_ecc_err_cpu1_l4; + wire l2_tbnk0_tag_ecc_err_cpu2_l4; + wire l2_tbnk0_tag_ecc_err_cpu3_l4; + wire l2_tbnk0_tag_ecc_err_l4; + wire [6:0] l2_tbnk0_type_l1; + wire [1:0] l2_tbnk0_ulen_l1; + wire [1:0] l2_tbnk0_ulen_l4_q; + wire l2_tbnk0_vld_init_l6_q; + wire l2_tbnk0_vld_l6_q; + wire l2_tbnk0_way_l1; + wire l2_tbnk0_way_l4_q; + wire l2_tbnk0_way_nxt_l3a; + wire [143:0] l2_tbnk0_wr_data_l3; + wire [127:0] l2_tbnk0_wr_data_l3a_q; + wire l2_tbnk0_wr_data_l4_en; + wire l2_tbnk0_wr_err_l1; + wire l2_tbnk0_wr_fail_feq_full_l3; + wire l2_tbnk0_wr_fail_hazchk_feq_l3; + wire [11:0] l2_tbnk0_wr_non_crit_id_l1; + wire [11:0] l2_tbnk0_wr_non_crit_id_l4_q; + wire [15:0] l2_tbnk0_wr_strb_mask_l3a_q; + wire l2_tbnk1_addr44_l3_q; + wire [44:0] l2_tbnk1_addr_l1; + wire [5:2] l2_tbnk1_addr_l6; + wire l2_tbnk1_all_tag_incl_active_l3; + wire l2_tbnk1_asq_cmp_evict_l3_q; + wire l2_tbnk1_asq_full_flsh; + wire l2_tbnk1_asq_nc_so_dev_limit; + wire [2:0] l2_tbnk1_cache_attr_l1; + wire l2_tbnk1_cfg_ecc_en; + wire l2_tbnk1_cmo_setway_l2_inv_incl_l4; + wire l2_tbnk1_cpu0_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu0_hit_l4; + wire l2_tbnk1_cpu0_l2_inv_l4_dly2; + wire l2_tbnk1_cpu0_l2hit_e_l4; + wire l2_tbnk1_cpu0_l2hit_s_l4; + wire l2_tbnk1_cpu0_peq_full_q; + wire l2_tbnk1_cpu0_peq_hit_q; + wire l2_tbnk1_cpu0_peq_self_evict_l3_q; + wire l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu0_rd_access_l4_dly; + wire l2_tbnk1_cpu0_self_evict_l4_dly_q; + wire l2_tbnk1_cpu0_single_ecc_err_l7_q; + wire l2_tbnk1_cpu0_snp_hit_e_l3; + wire l2_tbnk1_cpu0_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu0_snp_setway_addr_l3; + wire l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu0_vld_nxt_l5; + wire l2_tbnk1_cpu0_wr_access_l4_dly; + wire l2_tbnk1_cpu1_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu1_hit_l4; + wire l2_tbnk1_cpu1_l2_inv_l4_dly2; + wire l2_tbnk1_cpu1_l2hit_e_l4; + wire l2_tbnk1_cpu1_l2hit_s_l4; + wire l2_tbnk1_cpu1_peq_full_q; + wire l2_tbnk1_cpu1_peq_hit_q; + wire l2_tbnk1_cpu1_peq_self_evict_l3_q; + wire l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu1_rd_access_l4_dly; + wire l2_tbnk1_cpu1_self_evict_l4_dly_q; + wire l2_tbnk1_cpu1_single_ecc_err_l7_q; + wire l2_tbnk1_cpu1_snp_hit_e_l3; + wire l2_tbnk1_cpu1_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu1_snp_setway_addr_l3; + wire l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu1_vld_nxt_l5; + wire l2_tbnk1_cpu1_wr_access_l4_dly; + wire l2_tbnk1_cpu2_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu2_hit_l4; + wire l2_tbnk1_cpu2_l2_inv_l4_dly2; + wire l2_tbnk1_cpu2_l2hit_e_l4; + wire l2_tbnk1_cpu2_l2hit_s_l4; + wire l2_tbnk1_cpu2_peq_full_q; + wire l2_tbnk1_cpu2_peq_hit_q; + wire l2_tbnk1_cpu2_peq_self_evict_l3_q; + wire l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu2_rd_access_l4_dly; + wire l2_tbnk1_cpu2_self_evict_l4_dly_q; + wire l2_tbnk1_cpu2_single_ecc_err_l7_q; + wire l2_tbnk1_cpu2_snp_hit_e_l3; + wire l2_tbnk1_cpu2_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu2_snp_setway_addr_l3; + wire l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu2_vld_nxt_l5; + wire l2_tbnk1_cpu2_wr_access_l4_dly; + wire l2_tbnk1_cpu3_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu3_hit_l4; + wire l2_tbnk1_cpu3_l2_inv_l4_dly2; + wire l2_tbnk1_cpu3_l2hit_e_l4; + wire l2_tbnk1_cpu3_l2hit_s_l4; + wire l2_tbnk1_cpu3_peq_full_q; + wire l2_tbnk1_cpu3_peq_hit_q; + wire l2_tbnk1_cpu3_peq_self_evict_l3_q; + wire l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu3_rd_access_l4_dly; + wire l2_tbnk1_cpu3_self_evict_l4_dly_q; + wire l2_tbnk1_cpu3_single_ecc_err_l7_q; + wire l2_tbnk1_cpu3_snp_hit_e_l3; + wire l2_tbnk1_cpu3_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu3_snp_setway_addr_l3; + wire l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu3_vld_nxt_l5; + wire l2_tbnk1_cpu3_wr_access_l4_dly; + wire [3:0] l2_tbnk1_cpu_rvalid_init_nxt_l5; + wire [3:0] l2_tbnk1_cpu_rvalid_nxt_l5; + wire [3:0] l2_tbnk1_cpu_snp_hit_e_l4_q; + wire l2_tbnk1_crit_qw_nxt_l5; + wire [143:0] l2_tbnk1_data_corrected_l7_q; + wire [127:0] l2_tbnk1_data_l6; + wire l2_tbnk1_dbg_ram_acc_l5a; + wire [2:0] l2_tbnk1_dbg_ram_acc_unit_nxt; + wire [7:0] l2_tbnk1_dbg_ram_id_nxt_l5; + wire l2_tbnk1_dirty_l1; + wire l2_tbnk1_dirty_l3_q; + wire l2_tbnk1_dis_ns_dbg_arr_acc_x2; + wire l2_tbnk1_double_ecc_err_l7_q; + wire l2_tbnk1_early_rvalid_l4_q; + wire l2_tbnk1_ecc_fixup_blk_arb; + wire l2_tbnk1_ecc_fixup_inprog_dly_q; + wire l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q; + wire [31:0] l2_tbnk1_ecc_syndrome_reg_q; + wire l2_tbnk1_evict_special_hazard_l3_q; + wire l2_tbnk1_evict_special_hazard_rwvic_l3_q; + wire l2_tbnk1_excl_l1; + wire l2_tbnk1_excl_l4_q; + wire [44:6] l2_tbnk1_feq_addr_upd; + wire l2_tbnk1_feq_alloc_failed_l4; + wire l2_tbnk1_feq_axi_wr_vld_not_popped; + wire l2_tbnk1_feq_clr_l4; + wire [15:0] l2_tbnk1_feq_frc_incl_l3a; + wire l2_tbnk1_feq_kill_l3; + wire [4:0] l2_tbnk1_feq_last_id_q; + wire l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3; + wire l2_tbnk1_feq_tbnk_id_update_or_l3; + wire l2_tbnk1_full_miss_l4_q; + wire l2_tbnk1_hit_l4; + wire l2_tbnk1_hit_l7_q; + wire [3:0] l2_tbnk1_hit_way_l4_q; + wire [9:0] l2_tbnk1_id_l1; + wire [9:0] l2_tbnk1_id_l6_q; + wire [9:0] l2_tbnk1_id_nxt_l5; + wire l2_tbnk1_idle; + wire l2_tbnk1_init_req_l1; + wire l2_tbnk1_kill_l2; + wire l2_tbnk1_l2bb_fake_wr_l1; + wire l2_tbnk1_l2bb_wr_l1; + wire l2_tbnk1_l2hit_e_l4; + wire l2_tbnk1_l2hit_s_l4; + wire l2_tbnk1_l2v_s_q; + wire l2_tbnk1_l2v_vld_q; + wire l2_tbnk1_last_qw_l1; + wire l2_tbnk1_last_qw_l6_q; + wire l2_tbnk1_last_qw_nxt_l5; + wire [2:0] l2_tbnk1_lock_l1; + wire [2:0] l2_tbnk1_lock_l4; + wire [32:0] l2_tbnk1_merrsr_data; + wire [9:0] l2_tbnk1_page_attr_l1; + wire l2_tbnk1_partial_dw_wr_l1; + wire l2_tbnk1_pf_cnt_dec_l4_dly; + wire l2_tbnk1_pf_hazard_l3; + wire l2_tbnk1_pf_req_sel_for_fwd_l4; + wire l2_tbnk1_prfm_l1; + wire l2_tbnk1_prfm_nxt_l5; + wire [3:0] l2_tbnk1_prot_l1; + wire [3:0] l2_tbnk1_prot_l4_q; + wire [1:0] l2_tbnk1_qw_cnt_l1; + wire [1:0] l2_tbnk1_qw_cnt_l3_q; + wire l2_tbnk1_raw_hit_l4_q; + wire [2:0] l2_tbnk1_rbufid_nxt_l5; + wire l2_tbnk1_rd_en_nxt_l5; + wire l2_tbnk1_rd_fail_hazchk_feq_l3; + wire l2_tbnk1_rwvic_axi_read_err_l1; + wire l2_tbnk1_rwvic_axi_read_err_l3_q; + wire l2_tbnk1_rwvic_ccb_dirty_l6_q; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l1; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l3_q; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l6_q; + wire [3:0] l2_tbnk1_rwvic_ccb_way_l1; + wire l2_tbnk1_rwvic_cmo_clean_l1; + wire l2_tbnk1_rwvic_cmo_inv_l1; + wire l2_tbnk1_rwvic_cmo_inv_l7_q; + wire l2_tbnk1_rwvic_cmo_l7_q; + wire l2_tbnk1_rwvic_cmo_pou_l1; + wire l2_tbnk1_rwvic_cmo_pou_l6_q; + wire l2_tbnk1_rwvic_cmo_setway_l1; + wire l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1; + wire l2_tbnk1_rwvic_cmo_setway_ls_l6_q; + wire [2:0] l2_tbnk1_rwvic_cpu_fb_id_l1; + wire [3:0] l2_tbnk1_rwvic_cpu_id_dcd_l1; + wire l2_tbnk1_rwvic_ddi_l6_q; + wire l2_tbnk1_rwvic_feq_cmp_l3_q; + wire l2_tbnk1_rwvic_frc_l2hit_fwd_l1; + wire l2_tbnk1_rwvic_l2hit_e_l1; + wire l2_tbnk1_rwvic_l2hit_e_l3_q; + wire l2_tbnk1_rwvic_l2hit_e_l7_q; + wire l2_tbnk1_rwvic_l2v_dirty_l7_q; + wire [3:0] l2_tbnk1_rwvic_l2v_page_attr_l7_q; + wire l2_tbnk1_rwvic_l2v_vld_l6_q; + wire l2_tbnk1_rwvic_mesi_sh_l1; + wire l2_tbnk1_rwvic_non_snp_fail_hazchk_l3; + wire [2:0] l2_tbnk1_rwvic_owner_l1; + wire [2:0] l2_tbnk1_rwvic_owner_l7_q; + wire l2_tbnk1_rwvic_rd_type_l6_q; + wire l2_tbnk1_rwvic_snp_clr_dirty_l1; + wire l2_tbnk1_rwvic_snp_inv_l1; + wire l2_tbnk1_rwvic_snp_l1; + wire l2_tbnk1_rwvic_snp_l3_q; + wire l2_tbnk1_rwvic_snp_l6_q; + wire l2_tbnk1_rwvic_tag_wr_l0; + wire [3:0] l2_tbnk1_rwvic_type_l1; + wire l2_tbnk1_rwvic_wa_l1; + wire l2_tbnk1_rwvic_wa_l6_q; + wire [13:0] l2_tbnk1_sel_l1; + wire [2:0] l2_tbnk1_size_l1; + wire [2:0] l2_tbnk1_size_l4_q; + wire l2_tbnk1_snp_byp_peq_haz_pending_q; + wire l2_tbnk1_snp_dvm_cmpl_l1; + wire l2_tbnk1_snp_hit_e_l4_q; + wire l2_tbnk1_snp_hit_feq_evict_l4_dly; + wire l2_tbnk1_snp_hit_s_l4_q; + wire [4:0] l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q; + wire [7:0] l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q; + wire [7:0] l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q; + wire [44:7] l2_tbnk1_snp_tag_wr_l2_hit_addr_l1; + wire [1:0] l2_tbnk1_snp_tag_wr_l2_hit_state_l1; + wire l2_tbnk1_snp_tag_wr_l2_hit_way_l1; + wire l2_tbnk1_special_evict_hazard_l3; + wire l2_tbnk1_special_hazard_l3_q; + wire l2_tbnk1_sync_l1; + wire l2_tbnk1_tag_ecc_dbl_rmw_wr_l1; + wire l2_tbnk1_tag_ecc_err_cpu0_l4; + wire l2_tbnk1_tag_ecc_err_cpu1_l4; + wire l2_tbnk1_tag_ecc_err_cpu2_l4; + wire l2_tbnk1_tag_ecc_err_cpu3_l4; + wire l2_tbnk1_tag_ecc_err_l4; + wire [6:0] l2_tbnk1_type_l1; + wire [1:0] l2_tbnk1_ulen_l1; + wire [1:0] l2_tbnk1_ulen_l4_q; + wire l2_tbnk1_vld_init_l6_q; + wire l2_tbnk1_vld_l6_q; + wire l2_tbnk1_way_l1; + wire l2_tbnk1_way_l4_q; + wire l2_tbnk1_way_nxt_l3a; + wire [143:0] l2_tbnk1_wr_data_l3; + wire [127:0] l2_tbnk1_wr_data_l3a_q; + wire l2_tbnk1_wr_data_l4_en; + wire l2_tbnk1_wr_err_l1; + wire l2_tbnk1_wr_fail_feq_full_l3; + wire l2_tbnk1_wr_fail_hazchk_feq_l3; + wire [11:0] l2_tbnk1_wr_non_crit_id_l1; + wire [11:0] l2_tbnk1_wr_non_crit_id_l4_q; + wire [15:0] l2_tbnk1_wr_strb_mask_l3a_q; + wire l2_tbnk_hwrst_done_x2; + wire [13:0] l2_tbnk_hwrst_idx_x1_q; + wire [8:0] tm_cntpct_q; + wire tm_cpu0_event_sev; + wire [63:0] tm_cpu0_spr_rd_data; + wire tm_cpu1_event_sev; + wire [63:0] tm_cpu1_spr_rd_data; + wire tm_cpu2_event_sev; + wire [63:0] tm_cpu2_spr_rd_data; + wire tm_cpu3_event_sev; + wire [63:0] tm_cpu3_spr_rd_data; + wire [63:0] tm_tval_cpu0_spr_rd_data; + wire [63:0] tm_tval_cpu1_spr_rd_data; + wire [63:0] tm_tval_cpu2_spr_rd_data; + wire [63:0] tm_tval_cpu3_spr_rd_data; + + maia_timer utm( // outputs + .nCNTHPIRQ (nCNTHPIRQ[`MAIA_CN:0]), + .nCNTPNSIRQ (nCNTPNSIRQ[`MAIA_CN:0]), + .nCNTPSIRQ (nCNTPSIRQ[`MAIA_CN:0]), + .nCNTVIRQ (nCNTVIRQ[`MAIA_CN:0]), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cpu0_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tm_cpu0_event_sev (tm_cpu0_event_sev), + .tm_cpu0_spr_rd_data (tm_cpu0_spr_rd_data[63:0]), + .tm_cpu1_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cpu1_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tm_cpu1_event_sev (tm_cpu1_event_sev), + .tm_cpu1_spr_rd_data (tm_cpu1_spr_rd_data[63:0]), + .tm_cpu2_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cpu2_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tm_cpu2_event_sev (tm_cpu2_event_sev), + .tm_cpu2_spr_rd_data (tm_cpu2_spr_rd_data[63:0]), + .tm_cpu3_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cpu3_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tm_cpu3_event_sev (tm_cpu3_event_sev), + .tm_cpu3_spr_rd_data (tm_cpu3_spr_rd_data[63:0]), + .tm_tval_cpu0_spr_rd_data (tm_tval_cpu0_spr_rd_data[63:0]), + .tm_tval_cpu1_spr_rd_data (tm_tval_cpu1_spr_rd_data[63:0]), + .tm_tval_cpu2_spr_rd_data (tm_tval_cpu2_spr_rd_data[63:0]), + .tm_tval_cpu3_spr_rd_data (tm_tval_cpu3_spr_rd_data[63:0]), + + // inputs + .CNTCLKEN (CNTCLKEN), + .CNTVALUEB (CNTVALUEB[63:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .ck_areset_l2 (ck_areset_l2), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .eventi_sev (eventi_sev), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable) + ); // utm + + maia_l2_logic_feq20_s ul2_logic( // outputs + .ARREADYS (ARREADYS), + .AWREADYS (AWREADYS), + .BIDS (BIDS[4:0]), + .BRESPS (BRESPS[1:0]), + .BVALIDS (BVALIDS), + .L2FLUSHDONE (L2FLUSHDONE), + .L2QACCEPTn (L2QACCEPTn), + .L2QACTIVE (L2QACTIVE), + .L2QDENY (L2QDENY), + .RDATAS (RDATAS[127:0]), + .REQMEMATTR (REQMEMATTR[7:0]), + .RIDS (RIDS[4:0]), + .RLASTS (RLASTS), + .RRESPS (RRESPS[1:0]), + .RVALIDS (RVALIDS), + .RXDATLCRDV (RXDATLCRDV), + .RXLINKACTIVEACK (RXLINKACTIVEACK), + .RXRSPLCRDV (RXRSPLCRDV), + .RXSNPLCRDV (RXSNPLCRDV), + .TXDATFLIT (TXDATFLIT[193:0]), + .TXDATFLITPEND (TXDATFLITPEND), + .TXDATFLITV (TXDATFLITV), + .TXLINKACTIVEREQ (TXLINKACTIVEREQ), + .TXREQFLIT (TXREQFLIT[99:0]), + .TXREQFLITPEND (TXREQFLITPEND), + .TXREQFLITV (TXREQFLITV), + .TXRSPFLIT (TXRSPFLIT[44:0]), + .TXRSPFLITPEND (TXRSPFLITPEND), + .TXRSPFLITV (TXRSPFLITV), + .TXSACTIVE (TXSACTIVE), + .WREADYS (WREADYS), + .ck_areset_l2 (ck_areset_l2), + .ck_l2_logic_clk_en (ck_l2_logic_clk_en), + .ck_l2_tbnk0_clk_en (ck_l2_tbnk0_clk_en), + .ck_l2_tbnk1_clk_en (ck_l2_tbnk1_clk_en), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu0_barrier_done (l2_cpu0_barrier_done), + .l2_cpu0_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu0_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu0_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu0_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu0_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu0_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu0_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu0_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu0_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu0_ddbl_ecc_err_r3 (l2_cpu0_ddbl_ecc_err_r3), + .l2_cpu0_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu0_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu0_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu0_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu0_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu0_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu0_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu0_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu0_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu0_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu0_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu0_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu0_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu0_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu0_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu0_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu0_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu0_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu0_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu0_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu0_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu0_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu0_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu0_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu0_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu0_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu0_idbl_ecc_err_r3 (l2_cpu0_idbl_ecc_err_r3), + .l2_cpu0_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu0_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu0_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu0_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu0_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu0_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu0_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu0_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu0_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu0_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu0_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu0_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu0_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu0_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu0_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu0_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu0_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu0_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu0_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu0_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu0_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu0_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu0_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu0_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu0_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu0_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu0_rd_arb (l2_cpu0_rd_arb), + .l2_cpu0_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu0_rexfail (l2_cpu0_rexfail), + .l2_cpu0_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu0_rvalid (l2_cpu0_rvalid), + .l2_cpu0_snp_active (l2_cpu0_snp_active), + .l2_cpu0_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu0_spec_valid (l2_cpu0_spec_valid), + .l2_cpu0_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu0_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu0_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu0_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu0_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu0_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu0_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu0_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu0_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu0_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu0_wr_arb (l2_cpu0_wr_arb), + .l2_cpu0_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu0_wr_decerr_q (l2_cpu0_wr_decerr_q), + .l2_cpu0_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu0_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu0_wr_slverr_q (l2_cpu0_wr_slverr_q), + .l2_cpu0_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu0_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_cpu1_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu1_barrier_done (l2_cpu1_barrier_done), + .l2_cpu1_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu1_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu1_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu1_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu1_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu1_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu1_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu1_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu1_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu1_ddbl_ecc_err_r3 (l2_cpu1_ddbl_ecc_err_r3), + .l2_cpu1_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu1_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu1_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu1_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu1_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu1_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu1_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu1_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu1_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu1_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu1_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu1_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu1_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu1_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu1_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu1_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu1_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu1_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu1_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu1_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu1_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu1_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu1_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu1_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu1_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu1_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu1_idbl_ecc_err_r3 (l2_cpu1_idbl_ecc_err_r3), + .l2_cpu1_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu1_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu1_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu1_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu1_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu1_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu1_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu1_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu1_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu1_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu1_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu1_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu1_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu1_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu1_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu1_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu1_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu1_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu1_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu1_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu1_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu1_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu1_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu1_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu1_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu1_rd_arb (l2_cpu1_rd_arb), + .l2_cpu1_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu1_rexfail (l2_cpu1_rexfail), + .l2_cpu1_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu1_rvalid (l2_cpu1_rvalid), + .l2_cpu1_snp_active (l2_cpu1_snp_active), + .l2_cpu1_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu1_spec_valid (l2_cpu1_spec_valid), + .l2_cpu1_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu1_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu1_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu1_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu1_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu1_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu1_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu1_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu1_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu1_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu1_wr_arb (l2_cpu1_wr_arb), + .l2_cpu1_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu1_wr_decerr_q (l2_cpu1_wr_decerr_q), + .l2_cpu1_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu1_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu1_wr_slverr_q (l2_cpu1_wr_slverr_q), + .l2_cpu1_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu1_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_cpu2_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu2_barrier_done (l2_cpu2_barrier_done), + .l2_cpu2_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu2_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu2_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu2_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu2_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu2_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu2_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu2_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu2_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu2_ddbl_ecc_err_r3 (l2_cpu2_ddbl_ecc_err_r3), + .l2_cpu2_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu2_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu2_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu2_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu2_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu2_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu2_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu2_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu2_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu2_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu2_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu2_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu2_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu2_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu2_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu2_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu2_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu2_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu2_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu2_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu2_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu2_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu2_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu2_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu2_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu2_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu2_idbl_ecc_err_r3 (l2_cpu2_idbl_ecc_err_r3), + .l2_cpu2_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu2_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu2_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu2_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu2_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu2_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu2_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu2_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu2_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu2_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu2_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu2_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu2_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu2_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu2_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu2_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu2_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu2_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu2_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu2_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu2_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu2_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu2_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu2_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu2_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu2_rd_arb (l2_cpu2_rd_arb), + .l2_cpu2_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu2_rexfail (l2_cpu2_rexfail), + .l2_cpu2_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu2_rvalid (l2_cpu2_rvalid), + .l2_cpu2_snp_active (l2_cpu2_snp_active), + .l2_cpu2_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu2_spec_valid (l2_cpu2_spec_valid), + .l2_cpu2_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu2_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu2_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu2_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu2_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu2_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu2_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu2_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu2_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu2_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu2_wr_arb (l2_cpu2_wr_arb), + .l2_cpu2_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu2_wr_decerr_q (l2_cpu2_wr_decerr_q), + .l2_cpu2_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu2_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu2_wr_slverr_q (l2_cpu2_wr_slverr_q), + .l2_cpu2_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu2_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_cpu3_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu3_barrier_done (l2_cpu3_barrier_done), + .l2_cpu3_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu3_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu3_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu3_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu3_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu3_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu3_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu3_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu3_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu3_ddbl_ecc_err_r3 (l2_cpu3_ddbl_ecc_err_r3), + .l2_cpu3_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu3_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu3_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu3_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu3_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu3_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu3_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu3_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu3_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu3_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu3_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu3_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu3_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu3_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu3_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu3_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu3_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu3_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu3_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu3_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu3_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu3_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu3_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu3_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu3_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu3_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu3_idbl_ecc_err_r3 (l2_cpu3_idbl_ecc_err_r3), + .l2_cpu3_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu3_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu3_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu3_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu3_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu3_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu3_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu3_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu3_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu3_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu3_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu3_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu3_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu3_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu3_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu3_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu3_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu3_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu3_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu3_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu3_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu3_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu3_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu3_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu3_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu3_rd_arb (l2_cpu3_rd_arb), + .l2_cpu3_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu3_rexfail (l2_cpu3_rexfail), + .l2_cpu3_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu3_rvalid (l2_cpu3_rvalid), + .l2_cpu3_snp_active (l2_cpu3_snp_active), + .l2_cpu3_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu3_spec_valid (l2_cpu3_spec_valid), + .l2_cpu3_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu3_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu3_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu3_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu3_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu3_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu3_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu3_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu3_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu3_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu3_wr_arb (l2_cpu3_wr_arb), + .l2_cpu3_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu3_wr_decerr_q (l2_cpu3_wr_decerr_q), + .l2_cpu3_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu3_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu3_wr_slverr_q (l2_cpu3_wr_slverr_q), + .l2_cpu3_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu3_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_idle (l2_idle), + .l2_mbist1_en_b1 (l2_mbist1_en_b1[`MAIA_CN:0]), + .l2_mbist2_tbnk0_snp0_outdata_b2 (l2_mbist2_tbnk0_snp0_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp0_outdata_vld_b2 (l2_mbist2_tbnk0_snp0_outdata_vld_b2), + .l2_mbist2_tbnk0_snp1_outdata_b2 (l2_mbist2_tbnk0_snp1_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp1_outdata_vld_b2 (l2_mbist2_tbnk0_snp1_outdata_vld_b2), + .l2_mbist2_tbnk0_snp2_outdata_b2 (l2_mbist2_tbnk0_snp2_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp2_outdata_vld_b2 (l2_mbist2_tbnk0_snp2_outdata_vld_b2), + .l2_mbist2_tbnk0_snp3_outdata_b2 (l2_mbist2_tbnk0_snp3_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp3_outdata_vld_b2 (l2_mbist2_tbnk0_snp3_outdata_vld_b2), + .l2_mbist2_tbnk1_snp0_outdata_b2 (l2_mbist2_tbnk1_snp0_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp0_outdata_vld_b2 (l2_mbist2_tbnk1_snp0_outdata_vld_b2), + .l2_mbist2_tbnk1_snp1_outdata_b2 (l2_mbist2_tbnk1_snp1_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp1_outdata_vld_b2 (l2_mbist2_tbnk1_snp1_outdata_vld_b2), + .l2_mbist2_tbnk1_snp2_outdata_b2 (l2_mbist2_tbnk1_snp2_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp2_outdata_vld_b2 (l2_mbist2_tbnk1_snp2_outdata_vld_b2), + .l2_mbist2_tbnk1_snp3_outdata_b2 (l2_mbist2_tbnk1_snp3_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp3_outdata_vld_b2 (l2_mbist2_tbnk1_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_p_addr (l2_p_addr[13:0]), + .l2_p_cpu (l2_p_cpu[1:0]), + .l2_p_nsecure (l2_p_nsecure), + .l2_p_sel (l2_p_sel[2:0]), + .l2_p_wdata (l2_p_wdata[31:0]), + .l2_p_write (l2_p_write), + .l2_reset3 (l2_reset3), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_sky_link_stopped (l2_sky_link_stopped), + .l2_tbnk0_addr_l1 (l2_tbnk0_addr_l1[44:0]), + .l2_tbnk0_asq_cmp_evict_l3_q (l2_tbnk0_asq_cmp_evict_l3_q), + .l2_tbnk0_asq_full_flsh (l2_tbnk0_asq_full_flsh), + .l2_tbnk0_asq_nc_so_dev_limit (l2_tbnk0_asq_nc_so_dev_limit), + .l2_tbnk0_cache_attr_l1 (l2_tbnk0_cache_attr_l1[2:0]), + .l2_tbnk0_cfg_ecc_en (l2_tbnk0_cfg_ecc_en), + .l2_tbnk0_cpu0_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu0_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu0_peq_full_q (l2_tbnk0_cpu0_peq_full_q), + .l2_tbnk0_cpu0_peq_hit_q (l2_tbnk0_cpu0_peq_hit_q), + .l2_tbnk0_cpu0_peq_self_evict_l3_q (l2_tbnk0_cpu0_peq_self_evict_l3_q), + .l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu0_snp_hit_e_l3 (l2_tbnk0_cpu0_snp_hit_e_l3), + .l2_tbnk0_cpu0_snp_hit_s_l3 (l2_tbnk0_cpu0_snp_hit_s_l3), + .l2_tbnk0_cpu0_snp_setway_addr_l3 (l2_tbnk0_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu0_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu0_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu1_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu1_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu1_peq_full_q (l2_tbnk0_cpu1_peq_full_q), + .l2_tbnk0_cpu1_peq_hit_q (l2_tbnk0_cpu1_peq_hit_q), + .l2_tbnk0_cpu1_peq_self_evict_l3_q (l2_tbnk0_cpu1_peq_self_evict_l3_q), + .l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu1_snp_hit_e_l3 (l2_tbnk0_cpu1_snp_hit_e_l3), + .l2_tbnk0_cpu1_snp_hit_s_l3 (l2_tbnk0_cpu1_snp_hit_s_l3), + .l2_tbnk0_cpu1_snp_setway_addr_l3 (l2_tbnk0_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu1_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu1_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu2_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu2_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu2_peq_full_q (l2_tbnk0_cpu2_peq_full_q), + .l2_tbnk0_cpu2_peq_hit_q (l2_tbnk0_cpu2_peq_hit_q), + .l2_tbnk0_cpu2_peq_self_evict_l3_q (l2_tbnk0_cpu2_peq_self_evict_l3_q), + .l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu2_snp_hit_e_l3 (l2_tbnk0_cpu2_snp_hit_e_l3), + .l2_tbnk0_cpu2_snp_hit_s_l3 (l2_tbnk0_cpu2_snp_hit_s_l3), + .l2_tbnk0_cpu2_snp_setway_addr_l3 (l2_tbnk0_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu2_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu2_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu3_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu3_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu3_peq_full_q (l2_tbnk0_cpu3_peq_full_q), + .l2_tbnk0_cpu3_peq_hit_q (l2_tbnk0_cpu3_peq_hit_q), + .l2_tbnk0_cpu3_peq_self_evict_l3_q (l2_tbnk0_cpu3_peq_self_evict_l3_q), + .l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu3_snp_hit_e_l3 (l2_tbnk0_cpu3_snp_hit_e_l3), + .l2_tbnk0_cpu3_snp_hit_s_l3 (l2_tbnk0_cpu3_snp_hit_s_l3), + .l2_tbnk0_cpu3_snp_setway_addr_l3 (l2_tbnk0_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu3_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu3_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_dirty_l1 (l2_tbnk0_dirty_l1), + .l2_tbnk0_dis_ns_dbg_arr_acc_x2 (l2_tbnk0_dis_ns_dbg_arr_acc_x2), + .l2_tbnk0_excl_l1 (l2_tbnk0_excl_l1), + .l2_tbnk0_feq_alloc_failed_l4 (l2_tbnk0_feq_alloc_failed_l4), + .l2_tbnk0_feq_axi_wr_vld_not_popped (l2_tbnk0_feq_axi_wr_vld_not_popped), + .l2_tbnk0_feq_frc_incl_l3a (l2_tbnk0_feq_frc_incl_l3a[15:0]), + .l2_tbnk0_feq_kill_l3 (l2_tbnk0_feq_kill_l3), + .l2_tbnk0_feq_last_id_q (l2_tbnk0_feq_last_id_q[4:0]), + .l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk0_feq_tbnk_id_update_or_l3 (l2_tbnk0_feq_tbnk_id_update_or_l3), + .l2_tbnk0_id_l1 (l2_tbnk0_id_l1[9:0]), + .l2_tbnk0_init_req_l1 (l2_tbnk0_init_req_l1), + .l2_tbnk0_kill_l2 (l2_tbnk0_kill_l2), + .l2_tbnk0_l2bb_fake_wr_l1 (l2_tbnk0_l2bb_fake_wr_l1), + .l2_tbnk0_l2bb_wr_l1 (l2_tbnk0_l2bb_wr_l1), + .l2_tbnk0_last_qw_l1 (l2_tbnk0_last_qw_l1), + .l2_tbnk0_lock_l1 (l2_tbnk0_lock_l1[2:0]), + .l2_tbnk0_page_attr_l1 (l2_tbnk0_page_attr_l1[9:0]), + .l2_tbnk0_partial_dw_wr_l1 (l2_tbnk0_partial_dw_wr_l1), + .l2_tbnk0_pf_hazard_l3 (l2_tbnk0_pf_hazard_l3), + .l2_tbnk0_prfm_l1 (l2_tbnk0_prfm_l1), + .l2_tbnk0_prot_l1 (l2_tbnk0_prot_l1[3:0]), + .l2_tbnk0_qw_cnt_l1 (l2_tbnk0_qw_cnt_l1[1:0]), + .l2_tbnk0_rd_fail_hazchk_feq_l3 (l2_tbnk0_rd_fail_hazchk_feq_l3), + .l2_tbnk0_rwvic_axi_read_err_l1 (l2_tbnk0_rwvic_axi_read_err_l1), + .l2_tbnk0_rwvic_ccb_ls_xfer_l1 (l2_tbnk0_rwvic_ccb_ls_xfer_l1), + .l2_tbnk0_rwvic_ccb_way_l1 (l2_tbnk0_rwvic_ccb_way_l1[3:0]), + .l2_tbnk0_rwvic_cmo_clean_l1 (l2_tbnk0_rwvic_cmo_clean_l1), + .l2_tbnk0_rwvic_cmo_inv_l1 (l2_tbnk0_rwvic_cmo_inv_l1), + .l2_tbnk0_rwvic_cmo_pou_l1 (l2_tbnk0_rwvic_cmo_pou_l1), + .l2_tbnk0_rwvic_cmo_setway_l1 (l2_tbnk0_rwvic_cmo_setway_l1), + .l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk0_rwvic_cpu_fb_id_l1 (l2_tbnk0_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk0_rwvic_cpu_id_dcd_l1 (l2_tbnk0_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk0_rwvic_feq_cmp_l3_q (l2_tbnk0_rwvic_feq_cmp_l3_q), + .l2_tbnk0_rwvic_frc_l2hit_fwd_l1 (l2_tbnk0_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk0_rwvic_l2hit_e_l1 (l2_tbnk0_rwvic_l2hit_e_l1), + .l2_tbnk0_rwvic_mesi_sh_l1 (l2_tbnk0_rwvic_mesi_sh_l1), + .l2_tbnk0_rwvic_owner_l1 (l2_tbnk0_rwvic_owner_l1[2:0]), + .l2_tbnk0_rwvic_snp_clr_dirty_l1 (l2_tbnk0_rwvic_snp_clr_dirty_l1), + .l2_tbnk0_rwvic_snp_inv_l1 (l2_tbnk0_rwvic_snp_inv_l1), + .l2_tbnk0_rwvic_snp_l1 (l2_tbnk0_rwvic_snp_l1), + .l2_tbnk0_rwvic_type_l1 (l2_tbnk0_rwvic_type_l1[3:0]), + .l2_tbnk0_rwvic_wa_l1 (l2_tbnk0_rwvic_wa_l1), + .l2_tbnk0_sel_l1 (l2_tbnk0_sel_l1[13:0]), + .l2_tbnk0_size_l1 (l2_tbnk0_size_l1[2:0]), + .l2_tbnk0_snp_byp_peq_haz_pending_q (l2_tbnk0_snp_byp_peq_haz_pending_q), + .l2_tbnk0_snp_dvm_cmpl_l1 (l2_tbnk0_snp_dvm_cmpl_l1), + .l2_tbnk0_snp_hit_feq_evict_l4_dly (l2_tbnk0_snp_hit_feq_evict_l4_dly), + .l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk0_sync_l1 (l2_tbnk0_sync_l1), + .l2_tbnk0_type_l1 (l2_tbnk0_type_l1[6:0]), + .l2_tbnk0_ulen_l1 (l2_tbnk0_ulen_l1[1:0]), + .l2_tbnk0_way_l1 (l2_tbnk0_way_l1), + .l2_tbnk0_wr_data_l3a_q (l2_tbnk0_wr_data_l3a_q[127:0]), + .l2_tbnk0_wr_err_l1 (l2_tbnk0_wr_err_l1), + .l2_tbnk0_wr_fail_feq_full_l3 (l2_tbnk0_wr_fail_feq_full_l3), + .l2_tbnk0_wr_fail_hazchk_feq_l3 (l2_tbnk0_wr_fail_hazchk_feq_l3), + .l2_tbnk0_wr_non_crit_id_l1 (l2_tbnk0_wr_non_crit_id_l1[11:0]), + .l2_tbnk0_wr_strb_mask_l3a_q (l2_tbnk0_wr_strb_mask_l3a_q[15:0]), + .l2_tbnk1_addr_l1 (l2_tbnk1_addr_l1[44:0]), + .l2_tbnk1_asq_cmp_evict_l3_q (l2_tbnk1_asq_cmp_evict_l3_q), + .l2_tbnk1_asq_full_flsh (l2_tbnk1_asq_full_flsh), + .l2_tbnk1_asq_nc_so_dev_limit (l2_tbnk1_asq_nc_so_dev_limit), + .l2_tbnk1_cache_attr_l1 (l2_tbnk1_cache_attr_l1[2:0]), + .l2_tbnk1_cfg_ecc_en (l2_tbnk1_cfg_ecc_en), + .l2_tbnk1_cpu0_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu0_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu0_peq_full_q (l2_tbnk1_cpu0_peq_full_q), + .l2_tbnk1_cpu0_peq_hit_q (l2_tbnk1_cpu0_peq_hit_q), + .l2_tbnk1_cpu0_peq_self_evict_l3_q (l2_tbnk1_cpu0_peq_self_evict_l3_q), + .l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu0_snp_hit_e_l3 (l2_tbnk1_cpu0_snp_hit_e_l3), + .l2_tbnk1_cpu0_snp_hit_s_l3 (l2_tbnk1_cpu0_snp_hit_s_l3), + .l2_tbnk1_cpu0_snp_setway_addr_l3 (l2_tbnk1_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu0_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu0_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu1_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu1_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu1_peq_full_q (l2_tbnk1_cpu1_peq_full_q), + .l2_tbnk1_cpu1_peq_hit_q (l2_tbnk1_cpu1_peq_hit_q), + .l2_tbnk1_cpu1_peq_self_evict_l3_q (l2_tbnk1_cpu1_peq_self_evict_l3_q), + .l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu1_snp_hit_e_l3 (l2_tbnk1_cpu1_snp_hit_e_l3), + .l2_tbnk1_cpu1_snp_hit_s_l3 (l2_tbnk1_cpu1_snp_hit_s_l3), + .l2_tbnk1_cpu1_snp_setway_addr_l3 (l2_tbnk1_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu1_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu1_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu2_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu2_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu2_peq_full_q (l2_tbnk1_cpu2_peq_full_q), + .l2_tbnk1_cpu2_peq_hit_q (l2_tbnk1_cpu2_peq_hit_q), + .l2_tbnk1_cpu2_peq_self_evict_l3_q (l2_tbnk1_cpu2_peq_self_evict_l3_q), + .l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu2_snp_hit_e_l3 (l2_tbnk1_cpu2_snp_hit_e_l3), + .l2_tbnk1_cpu2_snp_hit_s_l3 (l2_tbnk1_cpu2_snp_hit_s_l3), + .l2_tbnk1_cpu2_snp_setway_addr_l3 (l2_tbnk1_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu2_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu2_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu3_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu3_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu3_peq_full_q (l2_tbnk1_cpu3_peq_full_q), + .l2_tbnk1_cpu3_peq_hit_q (l2_tbnk1_cpu3_peq_hit_q), + .l2_tbnk1_cpu3_peq_self_evict_l3_q (l2_tbnk1_cpu3_peq_self_evict_l3_q), + .l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu3_snp_hit_e_l3 (l2_tbnk1_cpu3_snp_hit_e_l3), + .l2_tbnk1_cpu3_snp_hit_s_l3 (l2_tbnk1_cpu3_snp_hit_s_l3), + .l2_tbnk1_cpu3_snp_setway_addr_l3 (l2_tbnk1_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu3_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu3_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_dirty_l1 (l2_tbnk1_dirty_l1), + .l2_tbnk1_dis_ns_dbg_arr_acc_x2 (l2_tbnk1_dis_ns_dbg_arr_acc_x2), + .l2_tbnk1_excl_l1 (l2_tbnk1_excl_l1), + .l2_tbnk1_feq_alloc_failed_l4 (l2_tbnk1_feq_alloc_failed_l4), + .l2_tbnk1_feq_axi_wr_vld_not_popped (l2_tbnk1_feq_axi_wr_vld_not_popped), + .l2_tbnk1_feq_frc_incl_l3a (l2_tbnk1_feq_frc_incl_l3a[15:0]), + .l2_tbnk1_feq_kill_l3 (l2_tbnk1_feq_kill_l3), + .l2_tbnk1_feq_last_id_q (l2_tbnk1_feq_last_id_q[4:0]), + .l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk1_feq_tbnk_id_update_or_l3 (l2_tbnk1_feq_tbnk_id_update_or_l3), + .l2_tbnk1_id_l1 (l2_tbnk1_id_l1[9:0]), + .l2_tbnk1_init_req_l1 (l2_tbnk1_init_req_l1), + .l2_tbnk1_kill_l2 (l2_tbnk1_kill_l2), + .l2_tbnk1_l2bb_fake_wr_l1 (l2_tbnk1_l2bb_fake_wr_l1), + .l2_tbnk1_l2bb_wr_l1 (l2_tbnk1_l2bb_wr_l1), + .l2_tbnk1_last_qw_l1 (l2_tbnk1_last_qw_l1), + .l2_tbnk1_lock_l1 (l2_tbnk1_lock_l1[2:0]), + .l2_tbnk1_page_attr_l1 (l2_tbnk1_page_attr_l1[9:0]), + .l2_tbnk1_partial_dw_wr_l1 (l2_tbnk1_partial_dw_wr_l1), + .l2_tbnk1_pf_hazard_l3 (l2_tbnk1_pf_hazard_l3), + .l2_tbnk1_prfm_l1 (l2_tbnk1_prfm_l1), + .l2_tbnk1_prot_l1 (l2_tbnk1_prot_l1[3:0]), + .l2_tbnk1_qw_cnt_l1 (l2_tbnk1_qw_cnt_l1[1:0]), + .l2_tbnk1_rd_fail_hazchk_feq_l3 (l2_tbnk1_rd_fail_hazchk_feq_l3), + .l2_tbnk1_rwvic_axi_read_err_l1 (l2_tbnk1_rwvic_axi_read_err_l1), + .l2_tbnk1_rwvic_ccb_ls_xfer_l1 (l2_tbnk1_rwvic_ccb_ls_xfer_l1), + .l2_tbnk1_rwvic_ccb_way_l1 (l2_tbnk1_rwvic_ccb_way_l1[3:0]), + .l2_tbnk1_rwvic_cmo_clean_l1 (l2_tbnk1_rwvic_cmo_clean_l1), + .l2_tbnk1_rwvic_cmo_inv_l1 (l2_tbnk1_rwvic_cmo_inv_l1), + .l2_tbnk1_rwvic_cmo_pou_l1 (l2_tbnk1_rwvic_cmo_pou_l1), + .l2_tbnk1_rwvic_cmo_setway_l1 (l2_tbnk1_rwvic_cmo_setway_l1), + .l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk1_rwvic_cpu_fb_id_l1 (l2_tbnk1_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk1_rwvic_cpu_id_dcd_l1 (l2_tbnk1_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk1_rwvic_feq_cmp_l3_q (l2_tbnk1_rwvic_feq_cmp_l3_q), + .l2_tbnk1_rwvic_frc_l2hit_fwd_l1 (l2_tbnk1_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk1_rwvic_l2hit_e_l1 (l2_tbnk1_rwvic_l2hit_e_l1), + .l2_tbnk1_rwvic_mesi_sh_l1 (l2_tbnk1_rwvic_mesi_sh_l1), + .l2_tbnk1_rwvic_owner_l1 (l2_tbnk1_rwvic_owner_l1[2:0]), + .l2_tbnk1_rwvic_snp_clr_dirty_l1 (l2_tbnk1_rwvic_snp_clr_dirty_l1), + .l2_tbnk1_rwvic_snp_inv_l1 (l2_tbnk1_rwvic_snp_inv_l1), + .l2_tbnk1_rwvic_snp_l1 (l2_tbnk1_rwvic_snp_l1), + .l2_tbnk1_rwvic_type_l1 (l2_tbnk1_rwvic_type_l1[3:0]), + .l2_tbnk1_rwvic_wa_l1 (l2_tbnk1_rwvic_wa_l1), + .l2_tbnk1_sel_l1 (l2_tbnk1_sel_l1[13:0]), + .l2_tbnk1_size_l1 (l2_tbnk1_size_l1[2:0]), + .l2_tbnk1_snp_byp_peq_haz_pending_q (l2_tbnk1_snp_byp_peq_haz_pending_q), + .l2_tbnk1_snp_dvm_cmpl_l1 (l2_tbnk1_snp_dvm_cmpl_l1), + .l2_tbnk1_snp_hit_feq_evict_l4_dly (l2_tbnk1_snp_hit_feq_evict_l4_dly), + .l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk1_sync_l1 (l2_tbnk1_sync_l1), + .l2_tbnk1_type_l1 (l2_tbnk1_type_l1[6:0]), + .l2_tbnk1_ulen_l1 (l2_tbnk1_ulen_l1[1:0]), + .l2_tbnk1_way_l1 (l2_tbnk1_way_l1), + .l2_tbnk1_wr_data_l3a_q (l2_tbnk1_wr_data_l3a_q[127:0]), + .l2_tbnk1_wr_err_l1 (l2_tbnk1_wr_err_l1), + .l2_tbnk1_wr_fail_feq_full_l3 (l2_tbnk1_wr_fail_feq_full_l3), + .l2_tbnk1_wr_fail_hazchk_feq_l3 (l2_tbnk1_wr_fail_hazchk_feq_l3), + .l2_tbnk1_wr_non_crit_id_l1 (l2_tbnk1_wr_non_crit_id_l1[11:0]), + .l2_tbnk1_wr_strb_mask_l3a_q (l2_tbnk1_wr_strb_mask_l3a_q[15:0]), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .nEXTERRIRQ (nEXTERRIRQ), + .nINTERRIRQ (nINTERRIRQ), + + // inputs + .ACLKENS (ACLKENS), + .ARADDRS (ARADDRS[43:0]), + .ARCACHES (ARCACHES[3:0]), + .ARIDS (ARIDS[4:0]), + .ARLENS (ARLENS[7:0]), + .ARPROTS (ARPROTS[2:0]), + .ARUSERS (ARUSERS[1:0]), + .ARVALIDS (ARVALIDS), + .AWADDRS (AWADDRS[43:0]), + .AWCACHES (AWCACHES[3:0]), + .AWIDS (AWIDS[4:0]), + .AWLENS (AWLENS[7:0]), + .AWPROTS (AWPROTS[2:0]), + .AWUSERS (AWUSERS[1:0]), + .AWVALIDS (AWVALIDS), + .BREADYS (BREADYS), + .BROADCASTCACHEMAINT (BROADCASTCACHEMAINT), + .BROADCASTINNER (BROADCASTINNER), + .BROADCASTOUTER (BROADCASTOUTER), + .DBGL1RSTDISABLE (DBGL1RSTDISABLE), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .L2FLUSHREQ (L2FLUSHREQ), + .L2QREQn (L2QREQn), + .L2RSTDISABLE (L2RSTDISABLE), + .MBISTREQ (MBISTREQ), + .NODEID (NODEID[6:0]), + .PERIPHBASE (PERIPHBASE[43:18]), + .RREADYS (RREADYS), + .RXDATFLIT (RXDATFLIT[193:0]), + .RXDATFLITPEND (RXDATFLITPEND), + .RXDATFLITV (RXDATFLITV), + .RXLINKACTIVEREQ (RXLINKACTIVEREQ), + .RXRSPFLIT (RXRSPFLIT[44:0]), + .RXRSPFLITPEND (RXRSPFLITPEND), + .RXRSPFLITV (RXRSPFLITV), + .RXSACTIVE (RXSACTIVE), + .RXSNPFLIT (RXSNPFLIT[64:0]), + .RXSNPFLITPEND (RXSNPFLITPEND), + .RXSNPFLITV (RXSNPFLITV), + .SAMADDRMAP0 (SAMADDRMAP0[1:0]), + .SAMADDRMAP1 (SAMADDRMAP1[1:0]), + .SAMADDRMAP10 (SAMADDRMAP10[1:0]), + .SAMADDRMAP11 (SAMADDRMAP11[1:0]), + .SAMADDRMAP12 (SAMADDRMAP12[1:0]), + .SAMADDRMAP13 (SAMADDRMAP13[1:0]), + .SAMADDRMAP14 (SAMADDRMAP14[1:0]), + .SAMADDRMAP15 (SAMADDRMAP15[1:0]), + .SAMADDRMAP16 (SAMADDRMAP16[1:0]), + .SAMADDRMAP17 (SAMADDRMAP17[1:0]), + .SAMADDRMAP18 (SAMADDRMAP18[1:0]), + .SAMADDRMAP19 (SAMADDRMAP19[1:0]), + .SAMADDRMAP2 (SAMADDRMAP2[1:0]), + .SAMADDRMAP3 (SAMADDRMAP3[1:0]), + .SAMADDRMAP4 (SAMADDRMAP4[1:0]), + .SAMADDRMAP5 (SAMADDRMAP5[1:0]), + .SAMADDRMAP6 (SAMADDRMAP6[1:0]), + .SAMADDRMAP7 (SAMADDRMAP7[1:0]), + .SAMADDRMAP8 (SAMADDRMAP8[1:0]), + .SAMADDRMAP9 (SAMADDRMAP9[1:0]), + .SAMHNF0NODEID (SAMHNF0NODEID[6:0]), + .SAMHNF1NODEID (SAMHNF1NODEID[6:0]), + .SAMHNF2NODEID (SAMHNF2NODEID[6:0]), + .SAMHNF3NODEID (SAMHNF3NODEID[6:0]), + .SAMHNF4NODEID (SAMHNF4NODEID[6:0]), + .SAMHNF5NODEID (SAMHNF5NODEID[6:0]), + .SAMHNF6NODEID (SAMHNF6NODEID[6:0]), + .SAMHNF7NODEID (SAMHNF7NODEID[6:0]), + .SAMHNFMODE (SAMHNFMODE[2:0]), + .SAMHNI0NODEID (SAMHNI0NODEID[6:0]), + .SAMHNI1NODEID (SAMHNI1NODEID[6:0]), + .SAMMNBASE (SAMMNBASE[43:24]), + .SAMMNNODEID (SAMMNNODEID[6:0]), + .SCLKEN (SCLKEN), + .SYSBARDISABLE (SYSBARDISABLE), + .TXDATLCRDV (TXDATLCRDV), + .TXLINKACTIVEACK (TXLINKACTIVEACK), + .TXREQLCRDV (TXREQLCRDV), + .TXRSPLCRDV (TXRSPLCRDV), + .WDATAS (WDATAS[127:0]), + .WLASTS (WLASTS), + .WSTRBS (WSTRBS[15:0]), + .WVALIDS (WVALIDS), + .ck_cpu0_l2_standbywfi (ck_cpu0_l2_standbywfi), + .ck_cpu0_l2_standbywfx (ck_cpu0_l2_standbywfx), + .ck_cpu1_l2_standbywfi (ck_cpu1_l2_standbywfi), + .ck_cpu1_l2_standbywfx (ck_cpu1_l2_standbywfx), + .ck_cpu2_l2_standbywfi (ck_cpu2_l2_standbywfi), + .ck_cpu2_l2_standbywfx (ck_cpu2_l2_standbywfx), + .ck_cpu3_l2_standbywfi (ck_cpu3_l2_standbywfi), + .ck_cpu3_l2_standbywfx (ck_cpu3_l2_standbywfx), + .ck_gclkfr (ck_gclkfr), + .ck_gclkl2 (ck_gclkl2), + .ck_l2_ace_inactive (ck_l2_ace_inactive), + .ck_l2_acp_inactive (ck_l2_acp_inactive), + .ck_l2_sky_link_deactivate (ck_l2_sky_link_deactivate), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ic_cpu0_l2_dsb_block (ic_cpu0_l2_dsb_block), + .ic_cpu0_spr_rd_data (ic_cpu0_spr_rd_data[63:0]), + .ic_cpu1_l2_dsb_block (ic_cpu1_l2_dsb_block), + .ic_cpu1_spr_rd_data (ic_cpu1_spr_rd_data[63:0]), + .ic_cpu2_l2_dsb_block (ic_cpu2_l2_dsb_block), + .ic_cpu2_spr_rd_data (ic_cpu2_spr_rd_data[63:0]), + .ic_cpu3_l2_dsb_block (ic_cpu3_l2_dsb_block), + .ic_cpu3_spr_rd_data (ic_cpu3_spr_rd_data[63:0]), + .ic_p_rdata (ic_p_rdata[31:0]), + .ic_p_rdata_valid (ic_p_rdata_valid), + .ic_p_ready (ic_p_ready), + .l2_cpu0_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu0_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu0_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu0_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu0_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu0_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu0_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu0_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu0_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu0_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu0_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu0_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu0_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu0_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu0_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu0_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu0_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu0_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu0_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu0_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu0_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu0_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu0_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu0_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu0_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu0_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu0_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu0_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu0_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu0_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu0_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu0_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu0_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu0_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu0_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu0_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu0_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu0_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu0_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu0_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu0_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu0_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu0_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu0_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu0_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu0_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu0_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu0_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu0_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu0_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu0_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu0_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu0_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu0_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu0_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu0_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu0_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu0_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu0_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu0_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu0_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu0_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu0_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu0_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu0_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu0_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu0_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu0_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu0_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu0_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu0_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu0_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu0_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu0_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu0_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu0_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu0_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu0_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu1_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu1_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu1_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu1_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu1_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu1_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu1_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu1_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu1_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu1_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu1_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu1_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu1_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu1_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu1_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu1_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu1_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu1_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu1_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu1_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu1_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu1_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu1_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu1_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu1_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu1_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu1_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu1_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu1_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu1_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu1_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu1_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu1_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu1_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu1_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu1_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu1_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu1_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu1_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu1_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu1_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu1_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu1_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu1_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu1_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu1_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu1_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu1_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu1_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu1_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu1_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu1_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu1_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu1_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu1_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu1_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu1_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu1_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu1_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu1_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu1_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu1_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu1_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu1_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu1_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu1_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu1_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu1_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu1_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu1_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu1_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu1_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu1_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu1_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu1_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu1_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu1_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu1_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu2_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu2_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu2_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu2_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu2_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu2_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu2_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu2_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu2_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu2_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu2_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu2_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu2_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu2_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu2_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu2_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu2_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu2_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu2_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu2_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu2_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu2_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu2_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu2_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu2_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu2_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu2_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu2_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu2_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu2_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu2_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu2_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu2_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu2_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu2_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu2_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu2_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu2_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu2_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu2_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu2_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu2_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu2_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu2_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu2_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu2_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu2_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu2_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu2_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu2_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu2_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu2_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu2_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu2_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu2_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu2_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu2_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu2_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu2_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu2_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu2_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu2_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu2_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu2_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu2_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu2_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu2_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu2_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu2_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu2_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu2_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu2_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu2_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu2_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu2_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu2_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu2_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu2_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu3_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu3_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu3_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu3_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu3_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu3_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu3_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu3_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu3_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu3_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu3_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu3_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu3_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu3_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu3_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu3_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu3_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu3_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu3_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu3_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu3_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu3_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu3_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu3_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu3_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu3_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu3_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu3_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu3_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu3_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu3_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu3_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu3_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu3_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu3_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu3_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu3_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu3_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu3_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu3_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu3_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu3_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu3_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu3_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu3_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu3_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu3_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu3_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu3_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu3_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu3_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu3_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu3_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu3_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu3_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu3_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu3_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu3_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu3_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu3_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu3_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu3_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu3_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu3_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu3_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu3_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu3_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu3_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu3_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu3_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu3_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu3_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu3_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu3_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu3_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu3_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu3_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu3_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .l2_mbist2_tbnk0_addr_b1 (l2_mbist2_tbnk0_addr_b1[16:0]), + .l2_mbist2_tbnk0_all_b1 (l2_mbist2_tbnk0_all_b1), + .l2_mbist2_tbnk0_array_b1 (l2_mbist2_tbnk0_array_b1[2:0]), + .l2_mbist2_tbnk0_be_b1 (l2_mbist2_tbnk0_be_b1[17:0]), + .l2_mbist2_tbnk0_en_b1 (l2_mbist2_tbnk0_en_b1), + .l2_mbist2_tbnk0_indata_b1 (l2_mbist2_tbnk0_indata_b1[143:0]), + .l2_mbist2_tbnk0_outdata_b3 (l2_mbist2_tbnk0_outdata_b3[143:0]), + .l2_mbist2_tbnk0_sel_b1 (l2_mbist2_tbnk0_sel_b1), + .l2_mbist2_tbnk0_snp0_sel_b1 (l2_mbist2_tbnk0_snp0_sel_b1), + .l2_mbist2_tbnk0_snp1_sel_b1 (l2_mbist2_tbnk0_snp1_sel_b1), + .l2_mbist2_tbnk0_snp2_sel_b1 (l2_mbist2_tbnk0_snp2_sel_b1), + .l2_mbist2_tbnk0_snp3_sel_b1 (l2_mbist2_tbnk0_snp3_sel_b1), + .l2_mbist2_tbnk0_wr_en_b1 (l2_mbist2_tbnk0_wr_en_b1), + .l2_mbist2_tbnk1_addr_b1 (l2_mbist2_tbnk1_addr_b1[16:0]), + .l2_mbist2_tbnk1_all_b1 (l2_mbist2_tbnk1_all_b1), + .l2_mbist2_tbnk1_array_b1 (l2_mbist2_tbnk1_array_b1[2:0]), + .l2_mbist2_tbnk1_be_b1 (l2_mbist2_tbnk1_be_b1[17:0]), + .l2_mbist2_tbnk1_en_b1 (l2_mbist2_tbnk1_en_b1), + .l2_mbist2_tbnk1_indata_b1 (l2_mbist2_tbnk1_indata_b1[143:0]), + .l2_mbist2_tbnk1_outdata_b3 (l2_mbist2_tbnk1_outdata_b3[143:0]), + .l2_mbist2_tbnk1_sel_b1 (l2_mbist2_tbnk1_sel_b1), + .l2_mbist2_tbnk1_snp0_sel_b1 (l2_mbist2_tbnk1_snp0_sel_b1), + .l2_mbist2_tbnk1_snp1_sel_b1 (l2_mbist2_tbnk1_snp1_sel_b1), + .l2_mbist2_tbnk1_snp2_sel_b1 (l2_mbist2_tbnk1_snp2_sel_b1), + .l2_mbist2_tbnk1_snp3_sel_b1 (l2_mbist2_tbnk1_snp3_sel_b1), + .l2_mbist2_tbnk1_wr_en_b1 (l2_mbist2_tbnk1_wr_en_b1), + .l2_tbnk0_addr44_l3_q (l2_tbnk0_addr44_l3_q), + .l2_tbnk0_addr_l6 (l2_tbnk0_addr_l6[5:2]), + .l2_tbnk0_all_tag_incl_active_l3 (l2_tbnk0_all_tag_incl_active_l3), + .l2_tbnk0_cmo_setway_l2_inv_incl_l4 (l2_tbnk0_cmo_setway_l2_inv_incl_l4), + .l2_tbnk0_cpu0_ccb_xfer_l4_dly2 (l2_tbnk0_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu0_hit_l4 (l2_tbnk0_cpu0_hit_l4), + .l2_tbnk0_cpu0_l2_inv_l4_dly2 (l2_tbnk0_cpu0_l2_inv_l4_dly2), + .l2_tbnk0_cpu0_l2hit_e_l4 (l2_tbnk0_cpu0_l2hit_e_l4), + .l2_tbnk0_cpu0_l2hit_s_l4 (l2_tbnk0_cpu0_l2hit_s_l4), + .l2_tbnk0_cpu0_rd_access_l4_dly (l2_tbnk0_cpu0_rd_access_l4_dly), + .l2_tbnk0_cpu0_self_evict_l4_dly_q (l2_tbnk0_cpu0_self_evict_l4_dly_q), + .l2_tbnk0_cpu0_single_ecc_err_l7_q (l2_tbnk0_cpu0_single_ecc_err_l7_q), + .l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu0_vld_nxt_l5 (l2_tbnk0_cpu0_vld_nxt_l5), + .l2_tbnk0_cpu0_wr_access_l4_dly (l2_tbnk0_cpu0_wr_access_l4_dly), + .l2_tbnk0_cpu1_ccb_xfer_l4_dly2 (l2_tbnk0_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu1_hit_l4 (l2_tbnk0_cpu1_hit_l4), + .l2_tbnk0_cpu1_l2_inv_l4_dly2 (l2_tbnk0_cpu1_l2_inv_l4_dly2), + .l2_tbnk0_cpu1_l2hit_e_l4 (l2_tbnk0_cpu1_l2hit_e_l4), + .l2_tbnk0_cpu1_l2hit_s_l4 (l2_tbnk0_cpu1_l2hit_s_l4), + .l2_tbnk0_cpu1_rd_access_l4_dly (l2_tbnk0_cpu1_rd_access_l4_dly), + .l2_tbnk0_cpu1_self_evict_l4_dly_q (l2_tbnk0_cpu1_self_evict_l4_dly_q), + .l2_tbnk0_cpu1_single_ecc_err_l7_q (l2_tbnk0_cpu1_single_ecc_err_l7_q), + .l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu1_vld_nxt_l5 (l2_tbnk0_cpu1_vld_nxt_l5), + .l2_tbnk0_cpu1_wr_access_l4_dly (l2_tbnk0_cpu1_wr_access_l4_dly), + .l2_tbnk0_cpu2_ccb_xfer_l4_dly2 (l2_tbnk0_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu2_hit_l4 (l2_tbnk0_cpu2_hit_l4), + .l2_tbnk0_cpu2_l2_inv_l4_dly2 (l2_tbnk0_cpu2_l2_inv_l4_dly2), + .l2_tbnk0_cpu2_l2hit_e_l4 (l2_tbnk0_cpu2_l2hit_e_l4), + .l2_tbnk0_cpu2_l2hit_s_l4 (l2_tbnk0_cpu2_l2hit_s_l4), + .l2_tbnk0_cpu2_rd_access_l4_dly (l2_tbnk0_cpu2_rd_access_l4_dly), + .l2_tbnk0_cpu2_self_evict_l4_dly_q (l2_tbnk0_cpu2_self_evict_l4_dly_q), + .l2_tbnk0_cpu2_single_ecc_err_l7_q (l2_tbnk0_cpu2_single_ecc_err_l7_q), + .l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu2_vld_nxt_l5 (l2_tbnk0_cpu2_vld_nxt_l5), + .l2_tbnk0_cpu2_wr_access_l4_dly (l2_tbnk0_cpu2_wr_access_l4_dly), + .l2_tbnk0_cpu3_ccb_xfer_l4_dly2 (l2_tbnk0_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu3_hit_l4 (l2_tbnk0_cpu3_hit_l4), + .l2_tbnk0_cpu3_l2_inv_l4_dly2 (l2_tbnk0_cpu3_l2_inv_l4_dly2), + .l2_tbnk0_cpu3_l2hit_e_l4 (l2_tbnk0_cpu3_l2hit_e_l4), + .l2_tbnk0_cpu3_l2hit_s_l4 (l2_tbnk0_cpu3_l2hit_s_l4), + .l2_tbnk0_cpu3_rd_access_l4_dly (l2_tbnk0_cpu3_rd_access_l4_dly), + .l2_tbnk0_cpu3_self_evict_l4_dly_q (l2_tbnk0_cpu3_self_evict_l4_dly_q), + .l2_tbnk0_cpu3_single_ecc_err_l7_q (l2_tbnk0_cpu3_single_ecc_err_l7_q), + .l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu3_vld_nxt_l5 (l2_tbnk0_cpu3_vld_nxt_l5), + .l2_tbnk0_cpu3_wr_access_l4_dly (l2_tbnk0_cpu3_wr_access_l4_dly), + .l2_tbnk0_cpu_rvalid_init_nxt_l5 (l2_tbnk0_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk0_cpu_rvalid_nxt_l5 (l2_tbnk0_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk0_cpu_snp_hit_e_l4_q (l2_tbnk0_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk0_crit_qw_nxt_l5 (l2_tbnk0_crit_qw_nxt_l5), + .l2_tbnk0_data_corrected_l7_q (l2_tbnk0_data_corrected_l7_q[143:0]), + .l2_tbnk0_data_l6 (l2_tbnk0_data_l6[127:0]), + .l2_tbnk0_dbg_ram_acc_l5a (l2_tbnk0_dbg_ram_acc_l5a), + .l2_tbnk0_dbg_ram_acc_unit_nxt (l2_tbnk0_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk0_dbg_ram_id_nxt_l5 (l2_tbnk0_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk0_dirty_l3_q (l2_tbnk0_dirty_l3_q), + .l2_tbnk0_double_ecc_err_l7_q (l2_tbnk0_double_ecc_err_l7_q), + .l2_tbnk0_early_rvalid_l4_q (l2_tbnk0_early_rvalid_l4_q), + .l2_tbnk0_ecc_fixup_blk_arb (l2_tbnk0_ecc_fixup_blk_arb), + .l2_tbnk0_ecc_fixup_inprog_dly_q (l2_tbnk0_ecc_fixup_inprog_dly_q), + .l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk0_ecc_syndrome_reg_q (l2_tbnk0_ecc_syndrome_reg_q[31:0]), + .l2_tbnk0_evict_special_hazard_l3_q (l2_tbnk0_evict_special_hazard_l3_q), + .l2_tbnk0_evict_special_hazard_rwvic_l3_q (l2_tbnk0_evict_special_hazard_rwvic_l3_q), + .l2_tbnk0_excl_l4_q (l2_tbnk0_excl_l4_q), + .l2_tbnk0_feq_addr_upd (l2_tbnk0_feq_addr_upd[44:6]), + .l2_tbnk0_feq_clr_l4 (l2_tbnk0_feq_clr_l4), + .l2_tbnk0_full_miss_l4_q (l2_tbnk0_full_miss_l4_q), + .l2_tbnk0_hit_l4 (l2_tbnk0_hit_l4), + .l2_tbnk0_hit_l7_q (l2_tbnk0_hit_l7_q), + .l2_tbnk0_hit_way_l4_q (l2_tbnk0_hit_way_l4_q[3:0]), + .l2_tbnk0_id_l6_q (l2_tbnk0_id_l6_q[9:0]), + .l2_tbnk0_id_nxt_l5 (l2_tbnk0_id_nxt_l5[9:0]), + .l2_tbnk0_idle (l2_tbnk0_idle), + .l2_tbnk0_l2hit_e_l4 (l2_tbnk0_l2hit_e_l4), + .l2_tbnk0_l2hit_s_l4 (l2_tbnk0_l2hit_s_l4), + .l2_tbnk0_l2v_s_q (l2_tbnk0_l2v_s_q), + .l2_tbnk0_l2v_vld_q (l2_tbnk0_l2v_vld_q), + .l2_tbnk0_last_qw_l6_q (l2_tbnk0_last_qw_l6_q), + .l2_tbnk0_last_qw_nxt_l5 (l2_tbnk0_last_qw_nxt_l5), + .l2_tbnk0_lock_l4 (l2_tbnk0_lock_l4[2:0]), + .l2_tbnk0_merrsr_data (l2_tbnk0_merrsr_data[32:0]), + .l2_tbnk0_pf_cnt_dec_l4_dly (l2_tbnk0_pf_cnt_dec_l4_dly), + .l2_tbnk0_pf_req_sel_for_fwd_l4 (l2_tbnk0_pf_req_sel_for_fwd_l4), + .l2_tbnk0_prfm_nxt_l5 (l2_tbnk0_prfm_nxt_l5), + .l2_tbnk0_prot_l4_q (l2_tbnk0_prot_l4_q[3:0]), + .l2_tbnk0_qw_cnt_l3_q (l2_tbnk0_qw_cnt_l3_q[1:0]), + .l2_tbnk0_raw_hit_l4_q (l2_tbnk0_raw_hit_l4_q), + .l2_tbnk0_rbufid_nxt_l5 (l2_tbnk0_rbufid_nxt_l5[2:0]), + .l2_tbnk0_rd_en_nxt_l5 (l2_tbnk0_rd_en_nxt_l5), + .l2_tbnk0_rwvic_axi_read_err_l3_q (l2_tbnk0_rwvic_axi_read_err_l3_q), + .l2_tbnk0_rwvic_ccb_dirty_l6_q (l2_tbnk0_rwvic_ccb_dirty_l6_q), + .l2_tbnk0_rwvic_ccb_ls_xfer_l3_q (l2_tbnk0_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk0_rwvic_ccb_ls_xfer_l6_q (l2_tbnk0_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk0_rwvic_cmo_inv_l7_q (l2_tbnk0_rwvic_cmo_inv_l7_q), + .l2_tbnk0_rwvic_cmo_l7_q (l2_tbnk0_rwvic_cmo_l7_q), + .l2_tbnk0_rwvic_cmo_pou_l6_q (l2_tbnk0_rwvic_cmo_pou_l6_q), + .l2_tbnk0_rwvic_cmo_setway_ls_l6_q (l2_tbnk0_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk0_rwvic_ddi_l6_q (l2_tbnk0_rwvic_ddi_l6_q), + .l2_tbnk0_rwvic_l2hit_e_l3_q (l2_tbnk0_rwvic_l2hit_e_l3_q), + .l2_tbnk0_rwvic_l2hit_e_l7_q (l2_tbnk0_rwvic_l2hit_e_l7_q), + .l2_tbnk0_rwvic_l2v_dirty_l7_q (l2_tbnk0_rwvic_l2v_dirty_l7_q), + .l2_tbnk0_rwvic_l2v_page_attr_l7_q (l2_tbnk0_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk0_rwvic_l2v_vld_l6_q (l2_tbnk0_rwvic_l2v_vld_l6_q), + .l2_tbnk0_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk0_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk0_rwvic_owner_l7_q (l2_tbnk0_rwvic_owner_l7_q[2:0]), + .l2_tbnk0_rwvic_rd_type_l6_q (l2_tbnk0_rwvic_rd_type_l6_q), + .l2_tbnk0_rwvic_snp_l3_q (l2_tbnk0_rwvic_snp_l3_q), + .l2_tbnk0_rwvic_snp_l6_q (l2_tbnk0_rwvic_snp_l6_q), + .l2_tbnk0_rwvic_tag_wr_l0 (l2_tbnk0_rwvic_tag_wr_l0), + .l2_tbnk0_rwvic_wa_l6_q (l2_tbnk0_rwvic_wa_l6_q), + .l2_tbnk0_size_l4_q (l2_tbnk0_size_l4_q[2:0]), + .l2_tbnk0_snp_hit_e_l4_q (l2_tbnk0_snp_hit_e_l4_q), + .l2_tbnk0_snp_hit_s_l4_q (l2_tbnk0_snp_hit_s_l4_q), + .l2_tbnk0_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk0_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk0_snp_tag_wr_l2_hit_state_l1 (l2_tbnk0_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk0_snp_tag_wr_l2_hit_way_l1 (l2_tbnk0_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk0_special_evict_hazard_l3 (l2_tbnk0_special_evict_hazard_l3), + .l2_tbnk0_special_hazard_l3_q (l2_tbnk0_special_hazard_l3_q), + .l2_tbnk0_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk0_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk0_tag_ecc_err_cpu0_l4 (l2_tbnk0_tag_ecc_err_cpu0_l4), + .l2_tbnk0_tag_ecc_err_cpu1_l4 (l2_tbnk0_tag_ecc_err_cpu1_l4), + .l2_tbnk0_tag_ecc_err_cpu2_l4 (l2_tbnk0_tag_ecc_err_cpu2_l4), + .l2_tbnk0_tag_ecc_err_cpu3_l4 (l2_tbnk0_tag_ecc_err_cpu3_l4), + .l2_tbnk0_tag_ecc_err_l4 (l2_tbnk0_tag_ecc_err_l4), + .l2_tbnk0_ulen_l4_q (l2_tbnk0_ulen_l4_q[1:0]), + .l2_tbnk0_vld_init_l6_q (l2_tbnk0_vld_init_l6_q), + .l2_tbnk0_vld_l6_q (l2_tbnk0_vld_l6_q), + .l2_tbnk0_way_l4_q (l2_tbnk0_way_l4_q), + .l2_tbnk0_way_nxt_l3a (l2_tbnk0_way_nxt_l3a), + .l2_tbnk0_wr_data_l3 (l2_tbnk0_wr_data_l3[143:0]), + .l2_tbnk0_wr_data_l4_en (l2_tbnk0_wr_data_l4_en), + .l2_tbnk0_wr_non_crit_id_l4_q (l2_tbnk0_wr_non_crit_id_l4_q[11:0]), + .l2_tbnk1_addr44_l3_q (l2_tbnk1_addr44_l3_q), + .l2_tbnk1_addr_l6 (l2_tbnk1_addr_l6[5:2]), + .l2_tbnk1_all_tag_incl_active_l3 (l2_tbnk1_all_tag_incl_active_l3), + .l2_tbnk1_cmo_setway_l2_inv_incl_l4 (l2_tbnk1_cmo_setway_l2_inv_incl_l4), + .l2_tbnk1_cpu0_ccb_xfer_l4_dly2 (l2_tbnk1_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu0_hit_l4 (l2_tbnk1_cpu0_hit_l4), + .l2_tbnk1_cpu0_l2_inv_l4_dly2 (l2_tbnk1_cpu0_l2_inv_l4_dly2), + .l2_tbnk1_cpu0_l2hit_e_l4 (l2_tbnk1_cpu0_l2hit_e_l4), + .l2_tbnk1_cpu0_l2hit_s_l4 (l2_tbnk1_cpu0_l2hit_s_l4), + .l2_tbnk1_cpu0_rd_access_l4_dly (l2_tbnk1_cpu0_rd_access_l4_dly), + .l2_tbnk1_cpu0_self_evict_l4_dly_q (l2_tbnk1_cpu0_self_evict_l4_dly_q), + .l2_tbnk1_cpu0_single_ecc_err_l7_q (l2_tbnk1_cpu0_single_ecc_err_l7_q), + .l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu0_vld_nxt_l5 (l2_tbnk1_cpu0_vld_nxt_l5), + .l2_tbnk1_cpu0_wr_access_l4_dly (l2_tbnk1_cpu0_wr_access_l4_dly), + .l2_tbnk1_cpu1_ccb_xfer_l4_dly2 (l2_tbnk1_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu1_hit_l4 (l2_tbnk1_cpu1_hit_l4), + .l2_tbnk1_cpu1_l2_inv_l4_dly2 (l2_tbnk1_cpu1_l2_inv_l4_dly2), + .l2_tbnk1_cpu1_l2hit_e_l4 (l2_tbnk1_cpu1_l2hit_e_l4), + .l2_tbnk1_cpu1_l2hit_s_l4 (l2_tbnk1_cpu1_l2hit_s_l4), + .l2_tbnk1_cpu1_rd_access_l4_dly (l2_tbnk1_cpu1_rd_access_l4_dly), + .l2_tbnk1_cpu1_self_evict_l4_dly_q (l2_tbnk1_cpu1_self_evict_l4_dly_q), + .l2_tbnk1_cpu1_single_ecc_err_l7_q (l2_tbnk1_cpu1_single_ecc_err_l7_q), + .l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu1_vld_nxt_l5 (l2_tbnk1_cpu1_vld_nxt_l5), + .l2_tbnk1_cpu1_wr_access_l4_dly (l2_tbnk1_cpu1_wr_access_l4_dly), + .l2_tbnk1_cpu2_ccb_xfer_l4_dly2 (l2_tbnk1_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu2_hit_l4 (l2_tbnk1_cpu2_hit_l4), + .l2_tbnk1_cpu2_l2_inv_l4_dly2 (l2_tbnk1_cpu2_l2_inv_l4_dly2), + .l2_tbnk1_cpu2_l2hit_e_l4 (l2_tbnk1_cpu2_l2hit_e_l4), + .l2_tbnk1_cpu2_l2hit_s_l4 (l2_tbnk1_cpu2_l2hit_s_l4), + .l2_tbnk1_cpu2_rd_access_l4_dly (l2_tbnk1_cpu2_rd_access_l4_dly), + .l2_tbnk1_cpu2_self_evict_l4_dly_q (l2_tbnk1_cpu2_self_evict_l4_dly_q), + .l2_tbnk1_cpu2_single_ecc_err_l7_q (l2_tbnk1_cpu2_single_ecc_err_l7_q), + .l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu2_vld_nxt_l5 (l2_tbnk1_cpu2_vld_nxt_l5), + .l2_tbnk1_cpu2_wr_access_l4_dly (l2_tbnk1_cpu2_wr_access_l4_dly), + .l2_tbnk1_cpu3_ccb_xfer_l4_dly2 (l2_tbnk1_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu3_hit_l4 (l2_tbnk1_cpu3_hit_l4), + .l2_tbnk1_cpu3_l2_inv_l4_dly2 (l2_tbnk1_cpu3_l2_inv_l4_dly2), + .l2_tbnk1_cpu3_l2hit_e_l4 (l2_tbnk1_cpu3_l2hit_e_l4), + .l2_tbnk1_cpu3_l2hit_s_l4 (l2_tbnk1_cpu3_l2hit_s_l4), + .l2_tbnk1_cpu3_rd_access_l4_dly (l2_tbnk1_cpu3_rd_access_l4_dly), + .l2_tbnk1_cpu3_self_evict_l4_dly_q (l2_tbnk1_cpu3_self_evict_l4_dly_q), + .l2_tbnk1_cpu3_single_ecc_err_l7_q (l2_tbnk1_cpu3_single_ecc_err_l7_q), + .l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu3_vld_nxt_l5 (l2_tbnk1_cpu3_vld_nxt_l5), + .l2_tbnk1_cpu3_wr_access_l4_dly (l2_tbnk1_cpu3_wr_access_l4_dly), + .l2_tbnk1_cpu_rvalid_init_nxt_l5 (l2_tbnk1_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk1_cpu_rvalid_nxt_l5 (l2_tbnk1_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk1_cpu_snp_hit_e_l4_q (l2_tbnk1_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk1_crit_qw_nxt_l5 (l2_tbnk1_crit_qw_nxt_l5), + .l2_tbnk1_data_corrected_l7_q (l2_tbnk1_data_corrected_l7_q[143:0]), + .l2_tbnk1_data_l6 (l2_tbnk1_data_l6[127:0]), + .l2_tbnk1_dbg_ram_acc_l5a (l2_tbnk1_dbg_ram_acc_l5a), + .l2_tbnk1_dbg_ram_acc_unit_nxt (l2_tbnk1_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk1_dbg_ram_id_nxt_l5 (l2_tbnk1_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk1_dirty_l3_q (l2_tbnk1_dirty_l3_q), + .l2_tbnk1_double_ecc_err_l7_q (l2_tbnk1_double_ecc_err_l7_q), + .l2_tbnk1_early_rvalid_l4_q (l2_tbnk1_early_rvalid_l4_q), + .l2_tbnk1_ecc_fixup_blk_arb (l2_tbnk1_ecc_fixup_blk_arb), + .l2_tbnk1_ecc_fixup_inprog_dly_q (l2_tbnk1_ecc_fixup_inprog_dly_q), + .l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk1_ecc_syndrome_reg_q (l2_tbnk1_ecc_syndrome_reg_q[31:0]), + .l2_tbnk1_evict_special_hazard_l3_q (l2_tbnk1_evict_special_hazard_l3_q), + .l2_tbnk1_evict_special_hazard_rwvic_l3_q (l2_tbnk1_evict_special_hazard_rwvic_l3_q), + .l2_tbnk1_excl_l4_q (l2_tbnk1_excl_l4_q), + .l2_tbnk1_feq_addr_upd (l2_tbnk1_feq_addr_upd[44:6]), + .l2_tbnk1_feq_clr_l4 (l2_tbnk1_feq_clr_l4), + .l2_tbnk1_full_miss_l4_q (l2_tbnk1_full_miss_l4_q), + .l2_tbnk1_hit_l4 (l2_tbnk1_hit_l4), + .l2_tbnk1_hit_l7_q (l2_tbnk1_hit_l7_q), + .l2_tbnk1_hit_way_l4_q (l2_tbnk1_hit_way_l4_q[3:0]), + .l2_tbnk1_id_l6_q (l2_tbnk1_id_l6_q[9:0]), + .l2_tbnk1_id_nxt_l5 (l2_tbnk1_id_nxt_l5[9:0]), + .l2_tbnk1_idle (l2_tbnk1_idle), + .l2_tbnk1_l2hit_e_l4 (l2_tbnk1_l2hit_e_l4), + .l2_tbnk1_l2hit_s_l4 (l2_tbnk1_l2hit_s_l4), + .l2_tbnk1_l2v_s_q (l2_tbnk1_l2v_s_q), + .l2_tbnk1_l2v_vld_q (l2_tbnk1_l2v_vld_q), + .l2_tbnk1_last_qw_l6_q (l2_tbnk1_last_qw_l6_q), + .l2_tbnk1_last_qw_nxt_l5 (l2_tbnk1_last_qw_nxt_l5), + .l2_tbnk1_lock_l4 (l2_tbnk1_lock_l4[2:0]), + .l2_tbnk1_merrsr_data (l2_tbnk1_merrsr_data[32:0]), + .l2_tbnk1_pf_cnt_dec_l4_dly (l2_tbnk1_pf_cnt_dec_l4_dly), + .l2_tbnk1_pf_req_sel_for_fwd_l4 (l2_tbnk1_pf_req_sel_for_fwd_l4), + .l2_tbnk1_prfm_nxt_l5 (l2_tbnk1_prfm_nxt_l5), + .l2_tbnk1_prot_l4_q (l2_tbnk1_prot_l4_q[3:0]), + .l2_tbnk1_qw_cnt_l3_q (l2_tbnk1_qw_cnt_l3_q[1:0]), + .l2_tbnk1_raw_hit_l4_q (l2_tbnk1_raw_hit_l4_q), + .l2_tbnk1_rbufid_nxt_l5 (l2_tbnk1_rbufid_nxt_l5[2:0]), + .l2_tbnk1_rd_en_nxt_l5 (l2_tbnk1_rd_en_nxt_l5), + .l2_tbnk1_rwvic_axi_read_err_l3_q (l2_tbnk1_rwvic_axi_read_err_l3_q), + .l2_tbnk1_rwvic_ccb_dirty_l6_q (l2_tbnk1_rwvic_ccb_dirty_l6_q), + .l2_tbnk1_rwvic_ccb_ls_xfer_l3_q (l2_tbnk1_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk1_rwvic_ccb_ls_xfer_l6_q (l2_tbnk1_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk1_rwvic_cmo_inv_l7_q (l2_tbnk1_rwvic_cmo_inv_l7_q), + .l2_tbnk1_rwvic_cmo_l7_q (l2_tbnk1_rwvic_cmo_l7_q), + .l2_tbnk1_rwvic_cmo_pou_l6_q (l2_tbnk1_rwvic_cmo_pou_l6_q), + .l2_tbnk1_rwvic_cmo_setway_ls_l6_q (l2_tbnk1_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk1_rwvic_ddi_l6_q (l2_tbnk1_rwvic_ddi_l6_q), + .l2_tbnk1_rwvic_l2hit_e_l3_q (l2_tbnk1_rwvic_l2hit_e_l3_q), + .l2_tbnk1_rwvic_l2hit_e_l7_q (l2_tbnk1_rwvic_l2hit_e_l7_q), + .l2_tbnk1_rwvic_l2v_dirty_l7_q (l2_tbnk1_rwvic_l2v_dirty_l7_q), + .l2_tbnk1_rwvic_l2v_page_attr_l7_q (l2_tbnk1_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk1_rwvic_l2v_vld_l6_q (l2_tbnk1_rwvic_l2v_vld_l6_q), + .l2_tbnk1_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk1_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk1_rwvic_owner_l7_q (l2_tbnk1_rwvic_owner_l7_q[2:0]), + .l2_tbnk1_rwvic_rd_type_l6_q (l2_tbnk1_rwvic_rd_type_l6_q), + .l2_tbnk1_rwvic_snp_l3_q (l2_tbnk1_rwvic_snp_l3_q), + .l2_tbnk1_rwvic_snp_l6_q (l2_tbnk1_rwvic_snp_l6_q), + .l2_tbnk1_rwvic_tag_wr_l0 (l2_tbnk1_rwvic_tag_wr_l0), + .l2_tbnk1_rwvic_wa_l6_q (l2_tbnk1_rwvic_wa_l6_q), + .l2_tbnk1_size_l4_q (l2_tbnk1_size_l4_q[2:0]), + .l2_tbnk1_snp_hit_e_l4_q (l2_tbnk1_snp_hit_e_l4_q), + .l2_tbnk1_snp_hit_s_l4_q (l2_tbnk1_snp_hit_s_l4_q), + .l2_tbnk1_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk1_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk1_snp_tag_wr_l2_hit_state_l1 (l2_tbnk1_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk1_snp_tag_wr_l2_hit_way_l1 (l2_tbnk1_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk1_special_evict_hazard_l3 (l2_tbnk1_special_evict_hazard_l3), + .l2_tbnk1_special_hazard_l3_q (l2_tbnk1_special_hazard_l3_q), + .l2_tbnk1_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk1_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk1_tag_ecc_err_cpu0_l4 (l2_tbnk1_tag_ecc_err_cpu0_l4), + .l2_tbnk1_tag_ecc_err_cpu1_l4 (l2_tbnk1_tag_ecc_err_cpu1_l4), + .l2_tbnk1_tag_ecc_err_cpu2_l4 (l2_tbnk1_tag_ecc_err_cpu2_l4), + .l2_tbnk1_tag_ecc_err_cpu3_l4 (l2_tbnk1_tag_ecc_err_cpu3_l4), + .l2_tbnk1_tag_ecc_err_l4 (l2_tbnk1_tag_ecc_err_l4), + .l2_tbnk1_ulen_l4_q (l2_tbnk1_ulen_l4_q[1:0]), + .l2_tbnk1_vld_init_l6_q (l2_tbnk1_vld_init_l6_q), + .l2_tbnk1_vld_l6_q (l2_tbnk1_vld_l6_q), + .l2_tbnk1_way_l4_q (l2_tbnk1_way_l4_q), + .l2_tbnk1_way_nxt_l3a (l2_tbnk1_way_nxt_l3a), + .l2_tbnk1_wr_data_l3 (l2_tbnk1_wr_data_l3[143:0]), + .l2_tbnk1_wr_data_l4_en (l2_tbnk1_wr_data_l4_en), + .l2_tbnk1_wr_non_crit_id_l4_q (l2_tbnk1_wr_non_crit_id_l4_q[11:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_spr_rd_data (tm_cpu0_spr_rd_data[63:0]), + .tm_cpu1_spr_rd_data (tm_cpu1_spr_rd_data[63:0]), + .tm_cpu2_spr_rd_data (tm_cpu2_spr_rd_data[63:0]), + .tm_cpu3_spr_rd_data (tm_cpu3_spr_rd_data[63:0]), + .tm_tval_cpu0_spr_rd_data (tm_tval_cpu0_spr_rd_data[63:0]), + .tm_tval_cpu1_spr_rd_data (tm_tval_cpu1_spr_rd_data[63:0]), + .tm_tval_cpu2_spr_rd_data (tm_tval_cpu2_spr_rd_data[63:0]), + .tm_tval_cpu3_spr_rd_data (tm_tval_cpu3_spr_rd_data[63:0]) + ); // ul2_logic + + maia_l2_tbnk ul2_tbnk0( // outputs + .l2_mbist2_addr_b1 (l2_mbist2_tbnk0_addr_b1[16:0]), + .l2_mbist2_array_b1 (l2_mbist2_tbnk0_array_b1[2:0]), + .l2_mbist2_be_b1 (l2_mbist2_tbnk0_be_b1[17:0]), + .l2_mbist2_en_b1 (l2_mbist2_tbnk0_en_b1), + .l2_mbist2_indata_b1 (l2_mbist2_tbnk0_indata_b1[143:0]), + .l2_mbist2_tbnk_all_b1 (l2_mbist2_tbnk0_all_b1), + .l2_mbist2_tbnk_outdata_b3 (l2_mbist2_tbnk0_outdata_b3[143:0]), + .l2_mbist2_tbnk_sel_b1 (l2_mbist2_tbnk0_sel_b1), + .l2_mbist2_tbnk_snp0_sel_b1 (l2_mbist2_tbnk0_snp0_sel_b1), + .l2_mbist2_tbnk_snp1_sel_b1 (l2_mbist2_tbnk0_snp1_sel_b1), + .l2_mbist2_tbnk_snp2_sel_b1 (l2_mbist2_tbnk0_snp2_sel_b1), + .l2_mbist2_tbnk_snp3_sel_b1 (l2_mbist2_tbnk0_snp3_sel_b1), + .l2_mbist2_wr_en_b1 (l2_mbist2_tbnk0_wr_en_b1), + .l2_tbnk_addr44_l3_q (l2_tbnk0_addr44_l3_q), + .l2_tbnk_addr_l6 (l2_tbnk0_addr_l6[5:2]), + .l2_tbnk_all_tag_incl_active_l3 (l2_tbnk0_all_tag_incl_active_l3), + .l2_tbnk_cmo_setway_l2_inv_incl_l4 (l2_tbnk0_cmo_setway_l2_inv_incl_l4), + .l2_tbnk_cpu0_ccb_xfer_l4_dly2 (l2_tbnk0_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk_cpu0_hit_l4 (l2_tbnk0_cpu0_hit_l4), + .l2_tbnk_cpu0_l2_inv_l4_dly2 (l2_tbnk0_cpu0_l2_inv_l4_dly2), + .l2_tbnk_cpu0_l2hit_e_l4 (l2_tbnk0_cpu0_l2hit_e_l4), + .l2_tbnk_cpu0_l2hit_s_l4 (l2_tbnk0_cpu0_l2hit_s_l4), + .l2_tbnk_cpu0_rd_access_l4_dly (l2_tbnk0_cpu0_rd_access_l4_dly), + .l2_tbnk_cpu0_self_evict_l4_dly_q (l2_tbnk0_cpu0_self_evict_l4_dly_q), + .l2_tbnk_cpu0_single_ecc_err_l7_q (l2_tbnk0_cpu0_single_ecc_err_l7_q), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu0_vld_nxt_l5 (l2_tbnk0_cpu0_vld_nxt_l5), + .l2_tbnk_cpu0_wr_access_l4_dly (l2_tbnk0_cpu0_wr_access_l4_dly), + .l2_tbnk_cpu1_ccb_xfer_l4_dly2 (l2_tbnk0_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk_cpu1_hit_l4 (l2_tbnk0_cpu1_hit_l4), + .l2_tbnk_cpu1_l2_inv_l4_dly2 (l2_tbnk0_cpu1_l2_inv_l4_dly2), + .l2_tbnk_cpu1_l2hit_e_l4 (l2_tbnk0_cpu1_l2hit_e_l4), + .l2_tbnk_cpu1_l2hit_s_l4 (l2_tbnk0_cpu1_l2hit_s_l4), + .l2_tbnk_cpu1_rd_access_l4_dly (l2_tbnk0_cpu1_rd_access_l4_dly), + .l2_tbnk_cpu1_self_evict_l4_dly_q (l2_tbnk0_cpu1_self_evict_l4_dly_q), + .l2_tbnk_cpu1_single_ecc_err_l7_q (l2_tbnk0_cpu1_single_ecc_err_l7_q), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu1_vld_nxt_l5 (l2_tbnk0_cpu1_vld_nxt_l5), + .l2_tbnk_cpu1_wr_access_l4_dly (l2_tbnk0_cpu1_wr_access_l4_dly), + .l2_tbnk_cpu2_ccb_xfer_l4_dly2 (l2_tbnk0_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk_cpu2_hit_l4 (l2_tbnk0_cpu2_hit_l4), + .l2_tbnk_cpu2_l2_inv_l4_dly2 (l2_tbnk0_cpu2_l2_inv_l4_dly2), + .l2_tbnk_cpu2_l2hit_e_l4 (l2_tbnk0_cpu2_l2hit_e_l4), + .l2_tbnk_cpu2_l2hit_s_l4 (l2_tbnk0_cpu2_l2hit_s_l4), + .l2_tbnk_cpu2_rd_access_l4_dly (l2_tbnk0_cpu2_rd_access_l4_dly), + .l2_tbnk_cpu2_self_evict_l4_dly_q (l2_tbnk0_cpu2_self_evict_l4_dly_q), + .l2_tbnk_cpu2_single_ecc_err_l7_q (l2_tbnk0_cpu2_single_ecc_err_l7_q), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu2_vld_nxt_l5 (l2_tbnk0_cpu2_vld_nxt_l5), + .l2_tbnk_cpu2_wr_access_l4_dly (l2_tbnk0_cpu2_wr_access_l4_dly), + .l2_tbnk_cpu3_ccb_xfer_l4_dly2 (l2_tbnk0_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk_cpu3_hit_l4 (l2_tbnk0_cpu3_hit_l4), + .l2_tbnk_cpu3_l2_inv_l4_dly2 (l2_tbnk0_cpu3_l2_inv_l4_dly2), + .l2_tbnk_cpu3_l2hit_e_l4 (l2_tbnk0_cpu3_l2hit_e_l4), + .l2_tbnk_cpu3_l2hit_s_l4 (l2_tbnk0_cpu3_l2hit_s_l4), + .l2_tbnk_cpu3_rd_access_l4_dly (l2_tbnk0_cpu3_rd_access_l4_dly), + .l2_tbnk_cpu3_self_evict_l4_dly_q (l2_tbnk0_cpu3_self_evict_l4_dly_q), + .l2_tbnk_cpu3_single_ecc_err_l7_q (l2_tbnk0_cpu3_single_ecc_err_l7_q), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu3_vld_nxt_l5 (l2_tbnk0_cpu3_vld_nxt_l5), + .l2_tbnk_cpu3_wr_access_l4_dly (l2_tbnk0_cpu3_wr_access_l4_dly), + .l2_tbnk_cpu_rvalid_init_nxt_l5 (l2_tbnk0_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk_cpu_rvalid_nxt_l5 (l2_tbnk0_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk_cpu_snp_hit_e_l4_q (l2_tbnk0_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk_crit_qw_nxt_l5 (l2_tbnk0_crit_qw_nxt_l5), + .l2_tbnk_data_corrected_l7_q (l2_tbnk0_data_corrected_l7_q[143:0]), + .l2_tbnk_data_l6 (l2_tbnk0_data_l6[127:0]), + .l2_tbnk_dbg_ram_acc_l5a (l2_tbnk0_dbg_ram_acc_l5a), + .l2_tbnk_dbg_ram_acc_unit_nxt (l2_tbnk0_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk_dbg_ram_id_nxt_l5 (l2_tbnk0_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk_dirty_l3_q (l2_tbnk0_dirty_l3_q), + .l2_tbnk_double_ecc_err_l7_q (l2_tbnk0_double_ecc_err_l7_q), + .l2_tbnk_early_rvalid_l4_q (l2_tbnk0_early_rvalid_l4_q), + .l2_tbnk_ecc_fixup_blk_arb (l2_tbnk0_ecc_fixup_blk_arb), + .l2_tbnk_ecc_fixup_inprog_dly_q (l2_tbnk0_ecc_fixup_inprog_dly_q), + .l2_tbnk_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk_ecc_syndrome_reg_q (l2_tbnk0_ecc_syndrome_reg_q[31:0]), + .l2_tbnk_evict_special_hazard_l3_q (l2_tbnk0_evict_special_hazard_l3_q), + .l2_tbnk_evict_special_hazard_rwvic_l3_q (l2_tbnk0_evict_special_hazard_rwvic_l3_q), + .l2_tbnk_excl_l4_q (l2_tbnk0_excl_l4_q), + .l2_tbnk_feq_addr_upd (l2_tbnk0_feq_addr_upd[44:6]), + .l2_tbnk_feq_clr_l4 (l2_tbnk0_feq_clr_l4), + .l2_tbnk_full_miss_l4_q (l2_tbnk0_full_miss_l4_q), + .l2_tbnk_hit_l4 (l2_tbnk0_hit_l4), + .l2_tbnk_hit_l7_q (l2_tbnk0_hit_l7_q), + .l2_tbnk_hit_way_l4_q (l2_tbnk0_hit_way_l4_q[3:0]), + .l2_tbnk_id_l6_q (l2_tbnk0_id_l6_q[9:0]), + .l2_tbnk_id_nxt_l5 (l2_tbnk0_id_nxt_l5[9:0]), + .l2_tbnk_idle (l2_tbnk0_idle), + .l2_tbnk_l2hit_e_l4 (l2_tbnk0_l2hit_e_l4), + .l2_tbnk_l2hit_s_l4 (l2_tbnk0_l2hit_s_l4), + .l2_tbnk_l2v_s_q (l2_tbnk0_l2v_s_q), + .l2_tbnk_l2v_vld_q (l2_tbnk0_l2v_vld_q), + .l2_tbnk_last_qw_l6_q (l2_tbnk0_last_qw_l6_q), + .l2_tbnk_last_qw_nxt_l5 (l2_tbnk0_last_qw_nxt_l5), + .l2_tbnk_lock_l4 (l2_tbnk0_lock_l4[2:0]), + .l2_tbnk_merrsr_data (l2_tbnk0_merrsr_data[32:0]), + .l2_tbnk_pf_cnt_dec_l4_dly (l2_tbnk0_pf_cnt_dec_l4_dly), + .l2_tbnk_pf_req_sel_for_fwd_l4 (l2_tbnk0_pf_req_sel_for_fwd_l4), + .l2_tbnk_prfm_nxt_l5 (l2_tbnk0_prfm_nxt_l5), + .l2_tbnk_prot_l4_q (l2_tbnk0_prot_l4_q[3:0]), + .l2_tbnk_qw_cnt_l3_q (l2_tbnk0_qw_cnt_l3_q[1:0]), + .l2_tbnk_raw_hit_l4_q (l2_tbnk0_raw_hit_l4_q), + .l2_tbnk_rbufid_nxt_l5 (l2_tbnk0_rbufid_nxt_l5[2:0]), + .l2_tbnk_rd_en_nxt_l5 (l2_tbnk0_rd_en_nxt_l5), + .l2_tbnk_rwvic_axi_read_err_l3_q (l2_tbnk0_rwvic_axi_read_err_l3_q), + .l2_tbnk_rwvic_ccb_dirty_l6_q (l2_tbnk0_rwvic_ccb_dirty_l6_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l3_q (l2_tbnk0_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l6_q (l2_tbnk0_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk_rwvic_cmo_inv_l7_q (l2_tbnk0_rwvic_cmo_inv_l7_q), + .l2_tbnk_rwvic_cmo_l7_q (l2_tbnk0_rwvic_cmo_l7_q), + .l2_tbnk_rwvic_cmo_pou_l6_q (l2_tbnk0_rwvic_cmo_pou_l6_q), + .l2_tbnk_rwvic_cmo_setway_ls_l6_q (l2_tbnk0_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk_rwvic_ddi_l6_q (l2_tbnk0_rwvic_ddi_l6_q), + .l2_tbnk_rwvic_l2hit_e_l3_q (l2_tbnk0_rwvic_l2hit_e_l3_q), + .l2_tbnk_rwvic_l2hit_e_l7_q (l2_tbnk0_rwvic_l2hit_e_l7_q), + .l2_tbnk_rwvic_l2v_dirty_l7_q (l2_tbnk0_rwvic_l2v_dirty_l7_q), + .l2_tbnk_rwvic_l2v_page_attr_l7_q (l2_tbnk0_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk_rwvic_l2v_vld_l6_q (l2_tbnk0_rwvic_l2v_vld_l6_q), + .l2_tbnk_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk0_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk_rwvic_owner_l7_q (l2_tbnk0_rwvic_owner_l7_q[2:0]), + .l2_tbnk_rwvic_rd_type_l6_q (l2_tbnk0_rwvic_rd_type_l6_q), + .l2_tbnk_rwvic_snp_l3_q (l2_tbnk0_rwvic_snp_l3_q), + .l2_tbnk_rwvic_snp_l6_q (l2_tbnk0_rwvic_snp_l6_q), + .l2_tbnk_rwvic_tag_wr_l0 (l2_tbnk0_rwvic_tag_wr_l0), + .l2_tbnk_rwvic_wa_l6_q (l2_tbnk0_rwvic_wa_l6_q), + .l2_tbnk_size_l4_q (l2_tbnk0_size_l4_q[2:0]), + .l2_tbnk_snp_hit_e_l4_q (l2_tbnk0_snp_hit_e_l4_q), + .l2_tbnk_snp_hit_s_l4_q (l2_tbnk0_snp_hit_s_l4_q), + .l2_tbnk_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk0_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk_snp_tag_wr_l2_hit_state_l1 (l2_tbnk0_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk_snp_tag_wr_l2_hit_way_l1 (l2_tbnk0_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk_special_evict_hazard_l3 (l2_tbnk0_special_evict_hazard_l3), + .l2_tbnk_special_hazard_l3_q (l2_tbnk0_special_hazard_l3_q), + .l2_tbnk_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk0_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk_tag_ecc_err_cpu0_l4 (l2_tbnk0_tag_ecc_err_cpu0_l4), + .l2_tbnk_tag_ecc_err_cpu1_l4 (l2_tbnk0_tag_ecc_err_cpu1_l4), + .l2_tbnk_tag_ecc_err_cpu2_l4 (l2_tbnk0_tag_ecc_err_cpu2_l4), + .l2_tbnk_tag_ecc_err_cpu3_l4 (l2_tbnk0_tag_ecc_err_cpu3_l4), + .l2_tbnk_tag_ecc_err_l4 (l2_tbnk0_tag_ecc_err_l4), + .l2_tbnk_ulen_l4_q (l2_tbnk0_ulen_l4_q[1:0]), + .l2_tbnk_vld_init_l6_q (l2_tbnk0_vld_init_l6_q), + .l2_tbnk_vld_l6_q (l2_tbnk0_vld_l6_q), + .l2_tbnk_way_l4_q (l2_tbnk0_way_l4_q), + .l2_tbnk_way_nxt_l3a (l2_tbnk0_way_nxt_l3a), + .l2_tbnk_wr_data_l3 (l2_tbnk0_wr_data_l3[143:0]), + .l2_tbnk_wr_data_l4_en (l2_tbnk0_wr_data_l4_en), + .l2_tbnk_wr_non_crit_id_l4_q (l2_tbnk0_wr_non_crit_id_l4_q[11:0]), + + // inputs + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ), + .ck_areset_l2 (ck_areset_l2), + .ck_gclkl2 (ck_gclkb0), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_mbist2_snp0_outdata_b2 (l2_mbist2_tbnk0_snp0_outdata_b2[79:0]), + .l2_mbist2_snp0_outdata_vld_b2 (l2_mbist2_tbnk0_snp0_outdata_vld_b2), + .l2_mbist2_snp1_outdata_b2 (l2_mbist2_tbnk0_snp1_outdata_b2[79:0]), + .l2_mbist2_snp1_outdata_vld_b2 (l2_mbist2_tbnk0_snp1_outdata_vld_b2), + .l2_mbist2_snp2_outdata_b2 (l2_mbist2_tbnk0_snp2_outdata_b2[79:0]), + .l2_mbist2_snp2_outdata_vld_b2 (l2_mbist2_tbnk0_snp2_outdata_vld_b2), + .l2_mbist2_snp3_outdata_b2 (l2_mbist2_tbnk0_snp3_outdata_b2[79:0]), + .l2_mbist2_snp3_outdata_vld_b2 (l2_mbist2_tbnk0_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_skyros_intf (1'b1), + .l2_tbnk_addr_l1 (l2_tbnk0_addr_l1[44:0]), + .l2_tbnk_asq_cmp_evict_l3_q (l2_tbnk0_asq_cmp_evict_l3_q), + .l2_tbnk_asq_full_flsh (l2_tbnk0_asq_full_flsh), + .l2_tbnk_asq_nc_so_dev_limit (l2_tbnk0_asq_nc_so_dev_limit), + .l2_tbnk_cache_attr_l1 (l2_tbnk0_cache_attr_l1[2:0]), + .l2_tbnk_cfg_ecc_en (l2_tbnk0_cfg_ecc_en), + .l2_tbnk_cpu0_peq_full_q (l2_tbnk0_cpu0_peq_full_q), + .l2_tbnk_cpu0_peq_hit_q (l2_tbnk0_cpu0_peq_hit_q), + .l2_tbnk_cpu0_peq_self_evict_l3_q (l2_tbnk0_cpu0_peq_self_evict_l3_q), + .l2_tbnk_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu0_snp_hit_e_l3 (l2_tbnk0_cpu0_snp_hit_e_l3), + .l2_tbnk_cpu0_snp_hit_s_l3 (l2_tbnk0_cpu0_snp_hit_s_l3), + .l2_tbnk_cpu0_snp_setway_addr_l3 (l2_tbnk0_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu1_peq_full_q (l2_tbnk0_cpu1_peq_full_q), + .l2_tbnk_cpu1_peq_hit_q (l2_tbnk0_cpu1_peq_hit_q), + .l2_tbnk_cpu1_peq_self_evict_l3_q (l2_tbnk0_cpu1_peq_self_evict_l3_q), + .l2_tbnk_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu1_snp_hit_e_l3 (l2_tbnk0_cpu1_snp_hit_e_l3), + .l2_tbnk_cpu1_snp_hit_s_l3 (l2_tbnk0_cpu1_snp_hit_s_l3), + .l2_tbnk_cpu1_snp_setway_addr_l3 (l2_tbnk0_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu2_peq_full_q (l2_tbnk0_cpu2_peq_full_q), + .l2_tbnk_cpu2_peq_hit_q (l2_tbnk0_cpu2_peq_hit_q), + .l2_tbnk_cpu2_peq_self_evict_l3_q (l2_tbnk0_cpu2_peq_self_evict_l3_q), + .l2_tbnk_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu2_snp_hit_e_l3 (l2_tbnk0_cpu2_snp_hit_e_l3), + .l2_tbnk_cpu2_snp_hit_s_l3 (l2_tbnk0_cpu2_snp_hit_s_l3), + .l2_tbnk_cpu2_snp_setway_addr_l3 (l2_tbnk0_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu3_peq_full_q (l2_tbnk0_cpu3_peq_full_q), + .l2_tbnk_cpu3_peq_hit_q (l2_tbnk0_cpu3_peq_hit_q), + .l2_tbnk_cpu3_peq_self_evict_l3_q (l2_tbnk0_cpu3_peq_self_evict_l3_q), + .l2_tbnk_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu3_snp_hit_e_l3 (l2_tbnk0_cpu3_snp_hit_e_l3), + .l2_tbnk_cpu3_snp_hit_s_l3 (l2_tbnk0_cpu3_snp_hit_s_l3), + .l2_tbnk_cpu3_snp_setway_addr_l3 (l2_tbnk0_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_dirty_l1 (l2_tbnk0_dirty_l1), + .l2_tbnk_dis_ns_dbg_arr_acc_x2 (l2_tbnk0_dis_ns_dbg_arr_acc_x2), + .l2_tbnk_excl_l1 (l2_tbnk0_excl_l1), + .l2_tbnk_feq_alloc_failed_l4 (l2_tbnk0_feq_alloc_failed_l4), + .l2_tbnk_feq_axi_wr_vld_not_popped (l2_tbnk0_feq_axi_wr_vld_not_popped), + .l2_tbnk_feq_frc_incl_l3a (l2_tbnk0_feq_frc_incl_l3a[15:0]), + .l2_tbnk_feq_kill_l3 (l2_tbnk0_feq_kill_l3), + .l2_tbnk_feq_last_id_q (l2_tbnk0_feq_last_id_q[4:0]), + .l2_tbnk_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk_feq_tbnk_id_update_or_l3 (l2_tbnk0_feq_tbnk_id_update_or_l3), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .l2_tbnk_id_l1 (l2_tbnk0_id_l1[9:0]), + .l2_tbnk_init_req_l1 (l2_tbnk0_init_req_l1), + .l2_tbnk_kill_l2 (l2_tbnk0_kill_l2), + .l2_tbnk_l2bb_fake_wr_l1 (l2_tbnk0_l2bb_fake_wr_l1), + .l2_tbnk_l2bb_wr_l1 (l2_tbnk0_l2bb_wr_l1), + .l2_tbnk_last_qw_l1 (l2_tbnk0_last_qw_l1), + .l2_tbnk_lock_l1 (l2_tbnk0_lock_l1[2:0]), + .l2_tbnk_page_attr_l1 (l2_tbnk0_page_attr_l1[9:0]), + .l2_tbnk_partial_dw_wr_l1 (l2_tbnk0_partial_dw_wr_l1), + .l2_tbnk_pf_hazard_l3 (l2_tbnk0_pf_hazard_l3), + .l2_tbnk_prfm_l1 (l2_tbnk0_prfm_l1), + .l2_tbnk_prot_l1 (l2_tbnk0_prot_l1[3:0]), + .l2_tbnk_qw_cnt_l1 (l2_tbnk0_qw_cnt_l1[1:0]), + .l2_tbnk_rd_fail_hazchk_feq_l3 (l2_tbnk0_rd_fail_hazchk_feq_l3), + .l2_tbnk_rwvic_axi_read_err_l1 (l2_tbnk0_rwvic_axi_read_err_l1), + .l2_tbnk_rwvic_ccb_ls_xfer_l1 (l2_tbnk0_rwvic_ccb_ls_xfer_l1), + .l2_tbnk_rwvic_ccb_way_l1 (l2_tbnk0_rwvic_ccb_way_l1[3:0]), + .l2_tbnk_rwvic_cmo_clean_l1 (l2_tbnk0_rwvic_cmo_clean_l1), + .l2_tbnk_rwvic_cmo_inv_l1 (l2_tbnk0_rwvic_cmo_inv_l1), + .l2_tbnk_rwvic_cmo_pou_l1 (l2_tbnk0_rwvic_cmo_pou_l1), + .l2_tbnk_rwvic_cmo_setway_l1 (l2_tbnk0_rwvic_cmo_setway_l1), + .l2_tbnk_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk_rwvic_cpu_fb_id_l1 (l2_tbnk0_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk_rwvic_cpu_id_dcd_l1 (l2_tbnk0_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk_rwvic_feq_cmp_l3_q (l2_tbnk0_rwvic_feq_cmp_l3_q), + .l2_tbnk_rwvic_frc_l2hit_fwd_l1 (l2_tbnk0_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk_rwvic_l2hit_e_l1 (l2_tbnk0_rwvic_l2hit_e_l1), + .l2_tbnk_rwvic_mesi_sh_l1 (l2_tbnk0_rwvic_mesi_sh_l1), + .l2_tbnk_rwvic_owner_l1 (l2_tbnk0_rwvic_owner_l1[2:0]), + .l2_tbnk_rwvic_snp_clr_dirty_l1 (l2_tbnk0_rwvic_snp_clr_dirty_l1), + .l2_tbnk_rwvic_snp_inv_l1 (l2_tbnk0_rwvic_snp_inv_l1), + .l2_tbnk_rwvic_snp_l1 (l2_tbnk0_rwvic_snp_l1), + .l2_tbnk_rwvic_type_l1 (l2_tbnk0_rwvic_type_l1[3:0]), + .l2_tbnk_rwvic_wa_l1 (l2_tbnk0_rwvic_wa_l1), + .l2_tbnk_sel_l1 (l2_tbnk0_sel_l1[13:0]), + .l2_tbnk_size_l1 (l2_tbnk0_size_l1[2:0]), + .l2_tbnk_snp_byp_peq_haz_pending_q (l2_tbnk0_snp_byp_peq_haz_pending_q), + .l2_tbnk_snp_dvm_cmpl_l1 (l2_tbnk0_snp_dvm_cmpl_l1), + .l2_tbnk_snp_hit_feq_evict_l4_dly (l2_tbnk0_snp_hit_feq_evict_l4_dly), + .l2_tbnk_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_sync_l1 (l2_tbnk0_sync_l1), + .l2_tbnk_type_l1 (l2_tbnk0_type_l1[6:0]), + .l2_tbnk_ulen_l1 (l2_tbnk0_ulen_l1[1:0]), + .l2_tbnk_way_l1 (l2_tbnk0_way_l1), + .l2_tbnk_wr_data_l3a_q (l2_tbnk0_wr_data_l3a_q[127:0]), + .l2_tbnk_wr_err_l1 (l2_tbnk0_wr_err_l1), + .l2_tbnk_wr_fail_feq_full_l3 (l2_tbnk0_wr_fail_feq_full_l3), + .l2_tbnk_wr_fail_hazchk_feq_l3 (l2_tbnk0_wr_fail_hazchk_feq_l3), + .l2_tbnk_wr_non_crit_id_l1 (l2_tbnk0_wr_non_crit_id_l1[11:0]), + .l2_tbnk_wr_strb_mask_l3a_q (l2_tbnk0_wr_strb_mask_l3a_q[15:0]) + ); // ul2_tbnk0 + + maia_l2_tbnk ul2_tbnk1( // outputs + .l2_mbist2_addr_b1 (l2_mbist2_tbnk1_addr_b1[16:0]), + .l2_mbist2_array_b1 (l2_mbist2_tbnk1_array_b1[2:0]), + .l2_mbist2_be_b1 (l2_mbist2_tbnk1_be_b1[17:0]), + .l2_mbist2_en_b1 (l2_mbist2_tbnk1_en_b1), + .l2_mbist2_indata_b1 (l2_mbist2_tbnk1_indata_b1[143:0]), + .l2_mbist2_tbnk_all_b1 (l2_mbist2_tbnk1_all_b1), + .l2_mbist2_tbnk_outdata_b3 (l2_mbist2_tbnk1_outdata_b3[143:0]), + .l2_mbist2_tbnk_sel_b1 (l2_mbist2_tbnk1_sel_b1), + .l2_mbist2_tbnk_snp0_sel_b1 (l2_mbist2_tbnk1_snp0_sel_b1), + .l2_mbist2_tbnk_snp1_sel_b1 (l2_mbist2_tbnk1_snp1_sel_b1), + .l2_mbist2_tbnk_snp2_sel_b1 (l2_mbist2_tbnk1_snp2_sel_b1), + .l2_mbist2_tbnk_snp3_sel_b1 (l2_mbist2_tbnk1_snp3_sel_b1), + .l2_mbist2_wr_en_b1 (l2_mbist2_tbnk1_wr_en_b1), + .l2_tbnk_addr44_l3_q (l2_tbnk1_addr44_l3_q), + .l2_tbnk_addr_l6 (l2_tbnk1_addr_l6[5:2]), + .l2_tbnk_all_tag_incl_active_l3 (l2_tbnk1_all_tag_incl_active_l3), + .l2_tbnk_cmo_setway_l2_inv_incl_l4 (l2_tbnk1_cmo_setway_l2_inv_incl_l4), + .l2_tbnk_cpu0_ccb_xfer_l4_dly2 (l2_tbnk1_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk_cpu0_hit_l4 (l2_tbnk1_cpu0_hit_l4), + .l2_tbnk_cpu0_l2_inv_l4_dly2 (l2_tbnk1_cpu0_l2_inv_l4_dly2), + .l2_tbnk_cpu0_l2hit_e_l4 (l2_tbnk1_cpu0_l2hit_e_l4), + .l2_tbnk_cpu0_l2hit_s_l4 (l2_tbnk1_cpu0_l2hit_s_l4), + .l2_tbnk_cpu0_rd_access_l4_dly (l2_tbnk1_cpu0_rd_access_l4_dly), + .l2_tbnk_cpu0_self_evict_l4_dly_q (l2_tbnk1_cpu0_self_evict_l4_dly_q), + .l2_tbnk_cpu0_single_ecc_err_l7_q (l2_tbnk1_cpu0_single_ecc_err_l7_q), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu0_vld_nxt_l5 (l2_tbnk1_cpu0_vld_nxt_l5), + .l2_tbnk_cpu0_wr_access_l4_dly (l2_tbnk1_cpu0_wr_access_l4_dly), + .l2_tbnk_cpu1_ccb_xfer_l4_dly2 (l2_tbnk1_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk_cpu1_hit_l4 (l2_tbnk1_cpu1_hit_l4), + .l2_tbnk_cpu1_l2_inv_l4_dly2 (l2_tbnk1_cpu1_l2_inv_l4_dly2), + .l2_tbnk_cpu1_l2hit_e_l4 (l2_tbnk1_cpu1_l2hit_e_l4), + .l2_tbnk_cpu1_l2hit_s_l4 (l2_tbnk1_cpu1_l2hit_s_l4), + .l2_tbnk_cpu1_rd_access_l4_dly (l2_tbnk1_cpu1_rd_access_l4_dly), + .l2_tbnk_cpu1_self_evict_l4_dly_q (l2_tbnk1_cpu1_self_evict_l4_dly_q), + .l2_tbnk_cpu1_single_ecc_err_l7_q (l2_tbnk1_cpu1_single_ecc_err_l7_q), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu1_vld_nxt_l5 (l2_tbnk1_cpu1_vld_nxt_l5), + .l2_tbnk_cpu1_wr_access_l4_dly (l2_tbnk1_cpu1_wr_access_l4_dly), + .l2_tbnk_cpu2_ccb_xfer_l4_dly2 (l2_tbnk1_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk_cpu2_hit_l4 (l2_tbnk1_cpu2_hit_l4), + .l2_tbnk_cpu2_l2_inv_l4_dly2 (l2_tbnk1_cpu2_l2_inv_l4_dly2), + .l2_tbnk_cpu2_l2hit_e_l4 (l2_tbnk1_cpu2_l2hit_e_l4), + .l2_tbnk_cpu2_l2hit_s_l4 (l2_tbnk1_cpu2_l2hit_s_l4), + .l2_tbnk_cpu2_rd_access_l4_dly (l2_tbnk1_cpu2_rd_access_l4_dly), + .l2_tbnk_cpu2_self_evict_l4_dly_q (l2_tbnk1_cpu2_self_evict_l4_dly_q), + .l2_tbnk_cpu2_single_ecc_err_l7_q (l2_tbnk1_cpu2_single_ecc_err_l7_q), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu2_vld_nxt_l5 (l2_tbnk1_cpu2_vld_nxt_l5), + .l2_tbnk_cpu2_wr_access_l4_dly (l2_tbnk1_cpu2_wr_access_l4_dly), + .l2_tbnk_cpu3_ccb_xfer_l4_dly2 (l2_tbnk1_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk_cpu3_hit_l4 (l2_tbnk1_cpu3_hit_l4), + .l2_tbnk_cpu3_l2_inv_l4_dly2 (l2_tbnk1_cpu3_l2_inv_l4_dly2), + .l2_tbnk_cpu3_l2hit_e_l4 (l2_tbnk1_cpu3_l2hit_e_l4), + .l2_tbnk_cpu3_l2hit_s_l4 (l2_tbnk1_cpu3_l2hit_s_l4), + .l2_tbnk_cpu3_rd_access_l4_dly (l2_tbnk1_cpu3_rd_access_l4_dly), + .l2_tbnk_cpu3_self_evict_l4_dly_q (l2_tbnk1_cpu3_self_evict_l4_dly_q), + .l2_tbnk_cpu3_single_ecc_err_l7_q (l2_tbnk1_cpu3_single_ecc_err_l7_q), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu3_vld_nxt_l5 (l2_tbnk1_cpu3_vld_nxt_l5), + .l2_tbnk_cpu3_wr_access_l4_dly (l2_tbnk1_cpu3_wr_access_l4_dly), + .l2_tbnk_cpu_rvalid_init_nxt_l5 (l2_tbnk1_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk_cpu_rvalid_nxt_l5 (l2_tbnk1_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk_cpu_snp_hit_e_l4_q (l2_tbnk1_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk_crit_qw_nxt_l5 (l2_tbnk1_crit_qw_nxt_l5), + .l2_tbnk_data_corrected_l7_q (l2_tbnk1_data_corrected_l7_q[143:0]), + .l2_tbnk_data_l6 (l2_tbnk1_data_l6[127:0]), + .l2_tbnk_dbg_ram_acc_l5a (l2_tbnk1_dbg_ram_acc_l5a), + .l2_tbnk_dbg_ram_acc_unit_nxt (l2_tbnk1_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk_dbg_ram_id_nxt_l5 (l2_tbnk1_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk_dirty_l3_q (l2_tbnk1_dirty_l3_q), + .l2_tbnk_double_ecc_err_l7_q (l2_tbnk1_double_ecc_err_l7_q), + .l2_tbnk_early_rvalid_l4_q (l2_tbnk1_early_rvalid_l4_q), + .l2_tbnk_ecc_fixup_blk_arb (l2_tbnk1_ecc_fixup_blk_arb), + .l2_tbnk_ecc_fixup_inprog_dly_q (l2_tbnk1_ecc_fixup_inprog_dly_q), + .l2_tbnk_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk_ecc_syndrome_reg_q (l2_tbnk1_ecc_syndrome_reg_q[31:0]), + .l2_tbnk_evict_special_hazard_l3_q (l2_tbnk1_evict_special_hazard_l3_q), + .l2_tbnk_evict_special_hazard_rwvic_l3_q (l2_tbnk1_evict_special_hazard_rwvic_l3_q), + .l2_tbnk_excl_l4_q (l2_tbnk1_excl_l4_q), + .l2_tbnk_feq_addr_upd (l2_tbnk1_feq_addr_upd[44:6]), + .l2_tbnk_feq_clr_l4 (l2_tbnk1_feq_clr_l4), + .l2_tbnk_full_miss_l4_q (l2_tbnk1_full_miss_l4_q), + .l2_tbnk_hit_l4 (l2_tbnk1_hit_l4), + .l2_tbnk_hit_l7_q (l2_tbnk1_hit_l7_q), + .l2_tbnk_hit_way_l4_q (l2_tbnk1_hit_way_l4_q[3:0]), + .l2_tbnk_id_l6_q (l2_tbnk1_id_l6_q[9:0]), + .l2_tbnk_id_nxt_l5 (l2_tbnk1_id_nxt_l5[9:0]), + .l2_tbnk_idle (l2_tbnk1_idle), + .l2_tbnk_l2hit_e_l4 (l2_tbnk1_l2hit_e_l4), + .l2_tbnk_l2hit_s_l4 (l2_tbnk1_l2hit_s_l4), + .l2_tbnk_l2v_s_q (l2_tbnk1_l2v_s_q), + .l2_tbnk_l2v_vld_q (l2_tbnk1_l2v_vld_q), + .l2_tbnk_last_qw_l6_q (l2_tbnk1_last_qw_l6_q), + .l2_tbnk_last_qw_nxt_l5 (l2_tbnk1_last_qw_nxt_l5), + .l2_tbnk_lock_l4 (l2_tbnk1_lock_l4[2:0]), + .l2_tbnk_merrsr_data (l2_tbnk1_merrsr_data[32:0]), + .l2_tbnk_pf_cnt_dec_l4_dly (l2_tbnk1_pf_cnt_dec_l4_dly), + .l2_tbnk_pf_req_sel_for_fwd_l4 (l2_tbnk1_pf_req_sel_for_fwd_l4), + .l2_tbnk_prfm_nxt_l5 (l2_tbnk1_prfm_nxt_l5), + .l2_tbnk_prot_l4_q (l2_tbnk1_prot_l4_q[3:0]), + .l2_tbnk_qw_cnt_l3_q (l2_tbnk1_qw_cnt_l3_q[1:0]), + .l2_tbnk_raw_hit_l4_q (l2_tbnk1_raw_hit_l4_q), + .l2_tbnk_rbufid_nxt_l5 (l2_tbnk1_rbufid_nxt_l5[2:0]), + .l2_tbnk_rd_en_nxt_l5 (l2_tbnk1_rd_en_nxt_l5), + .l2_tbnk_rwvic_axi_read_err_l3_q (l2_tbnk1_rwvic_axi_read_err_l3_q), + .l2_tbnk_rwvic_ccb_dirty_l6_q (l2_tbnk1_rwvic_ccb_dirty_l6_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l3_q (l2_tbnk1_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l6_q (l2_tbnk1_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk_rwvic_cmo_inv_l7_q (l2_tbnk1_rwvic_cmo_inv_l7_q), + .l2_tbnk_rwvic_cmo_l7_q (l2_tbnk1_rwvic_cmo_l7_q), + .l2_tbnk_rwvic_cmo_pou_l6_q (l2_tbnk1_rwvic_cmo_pou_l6_q), + .l2_tbnk_rwvic_cmo_setway_ls_l6_q (l2_tbnk1_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk_rwvic_ddi_l6_q (l2_tbnk1_rwvic_ddi_l6_q), + .l2_tbnk_rwvic_l2hit_e_l3_q (l2_tbnk1_rwvic_l2hit_e_l3_q), + .l2_tbnk_rwvic_l2hit_e_l7_q (l2_tbnk1_rwvic_l2hit_e_l7_q), + .l2_tbnk_rwvic_l2v_dirty_l7_q (l2_tbnk1_rwvic_l2v_dirty_l7_q), + .l2_tbnk_rwvic_l2v_page_attr_l7_q (l2_tbnk1_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk_rwvic_l2v_vld_l6_q (l2_tbnk1_rwvic_l2v_vld_l6_q), + .l2_tbnk_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk1_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk_rwvic_owner_l7_q (l2_tbnk1_rwvic_owner_l7_q[2:0]), + .l2_tbnk_rwvic_rd_type_l6_q (l2_tbnk1_rwvic_rd_type_l6_q), + .l2_tbnk_rwvic_snp_l3_q (l2_tbnk1_rwvic_snp_l3_q), + .l2_tbnk_rwvic_snp_l6_q (l2_tbnk1_rwvic_snp_l6_q), + .l2_tbnk_rwvic_tag_wr_l0 (l2_tbnk1_rwvic_tag_wr_l0), + .l2_tbnk_rwvic_wa_l6_q (l2_tbnk1_rwvic_wa_l6_q), + .l2_tbnk_size_l4_q (l2_tbnk1_size_l4_q[2:0]), + .l2_tbnk_snp_hit_e_l4_q (l2_tbnk1_snp_hit_e_l4_q), + .l2_tbnk_snp_hit_s_l4_q (l2_tbnk1_snp_hit_s_l4_q), + .l2_tbnk_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk1_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk_snp_tag_wr_l2_hit_state_l1 (l2_tbnk1_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk_snp_tag_wr_l2_hit_way_l1 (l2_tbnk1_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk_special_evict_hazard_l3 (l2_tbnk1_special_evict_hazard_l3), + .l2_tbnk_special_hazard_l3_q (l2_tbnk1_special_hazard_l3_q), + .l2_tbnk_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk1_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk_tag_ecc_err_cpu0_l4 (l2_tbnk1_tag_ecc_err_cpu0_l4), + .l2_tbnk_tag_ecc_err_cpu1_l4 (l2_tbnk1_tag_ecc_err_cpu1_l4), + .l2_tbnk_tag_ecc_err_cpu2_l4 (l2_tbnk1_tag_ecc_err_cpu2_l4), + .l2_tbnk_tag_ecc_err_cpu3_l4 (l2_tbnk1_tag_ecc_err_cpu3_l4), + .l2_tbnk_tag_ecc_err_l4 (l2_tbnk1_tag_ecc_err_l4), + .l2_tbnk_ulen_l4_q (l2_tbnk1_ulen_l4_q[1:0]), + .l2_tbnk_vld_init_l6_q (l2_tbnk1_vld_init_l6_q), + .l2_tbnk_vld_l6_q (l2_tbnk1_vld_l6_q), + .l2_tbnk_way_l4_q (l2_tbnk1_way_l4_q), + .l2_tbnk_way_nxt_l3a (l2_tbnk1_way_nxt_l3a), + .l2_tbnk_wr_data_l3 (l2_tbnk1_wr_data_l3[143:0]), + .l2_tbnk_wr_data_l4_en (l2_tbnk1_wr_data_l4_en), + .l2_tbnk_wr_non_crit_id_l4_q (l2_tbnk1_wr_non_crit_id_l4_q[11:0]), + + // inputs + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ), + .ck_areset_l2 (ck_areset_l2), + .ck_gclkl2 (ck_gclkb1), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_mbist2_snp0_outdata_b2 (l2_mbist2_tbnk1_snp0_outdata_b2[79:0]), + .l2_mbist2_snp0_outdata_vld_b2 (l2_mbist2_tbnk1_snp0_outdata_vld_b2), + .l2_mbist2_snp1_outdata_b2 (l2_mbist2_tbnk1_snp1_outdata_b2[79:0]), + .l2_mbist2_snp1_outdata_vld_b2 (l2_mbist2_tbnk1_snp1_outdata_vld_b2), + .l2_mbist2_snp2_outdata_b2 (l2_mbist2_tbnk1_snp2_outdata_b2[79:0]), + .l2_mbist2_snp2_outdata_vld_b2 (l2_mbist2_tbnk1_snp2_outdata_vld_b2), + .l2_mbist2_snp3_outdata_b2 (l2_mbist2_tbnk1_snp3_outdata_b2[79:0]), + .l2_mbist2_snp3_outdata_vld_b2 (l2_mbist2_tbnk1_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_skyros_intf (1'b1), + .l2_tbnk_addr_l1 (l2_tbnk1_addr_l1[44:0]), + .l2_tbnk_asq_cmp_evict_l3_q (l2_tbnk1_asq_cmp_evict_l3_q), + .l2_tbnk_asq_full_flsh (l2_tbnk1_asq_full_flsh), + .l2_tbnk_asq_nc_so_dev_limit (l2_tbnk1_asq_nc_so_dev_limit), + .l2_tbnk_cache_attr_l1 (l2_tbnk1_cache_attr_l1[2:0]), + .l2_tbnk_cfg_ecc_en (l2_tbnk1_cfg_ecc_en), + .l2_tbnk_cpu0_peq_full_q (l2_tbnk1_cpu0_peq_full_q), + .l2_tbnk_cpu0_peq_hit_q (l2_tbnk1_cpu0_peq_hit_q), + .l2_tbnk_cpu0_peq_self_evict_l3_q (l2_tbnk1_cpu0_peq_self_evict_l3_q), + .l2_tbnk_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu0_snp_hit_e_l3 (l2_tbnk1_cpu0_snp_hit_e_l3), + .l2_tbnk_cpu0_snp_hit_s_l3 (l2_tbnk1_cpu0_snp_hit_s_l3), + .l2_tbnk_cpu0_snp_setway_addr_l3 (l2_tbnk1_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu1_peq_full_q (l2_tbnk1_cpu1_peq_full_q), + .l2_tbnk_cpu1_peq_hit_q (l2_tbnk1_cpu1_peq_hit_q), + .l2_tbnk_cpu1_peq_self_evict_l3_q (l2_tbnk1_cpu1_peq_self_evict_l3_q), + .l2_tbnk_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu1_snp_hit_e_l3 (l2_tbnk1_cpu1_snp_hit_e_l3), + .l2_tbnk_cpu1_snp_hit_s_l3 (l2_tbnk1_cpu1_snp_hit_s_l3), + .l2_tbnk_cpu1_snp_setway_addr_l3 (l2_tbnk1_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu2_peq_full_q (l2_tbnk1_cpu2_peq_full_q), + .l2_tbnk_cpu2_peq_hit_q (l2_tbnk1_cpu2_peq_hit_q), + .l2_tbnk_cpu2_peq_self_evict_l3_q (l2_tbnk1_cpu2_peq_self_evict_l3_q), + .l2_tbnk_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu2_snp_hit_e_l3 (l2_tbnk1_cpu2_snp_hit_e_l3), + .l2_tbnk_cpu2_snp_hit_s_l3 (l2_tbnk1_cpu2_snp_hit_s_l3), + .l2_tbnk_cpu2_snp_setway_addr_l3 (l2_tbnk1_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu3_peq_full_q (l2_tbnk1_cpu3_peq_full_q), + .l2_tbnk_cpu3_peq_hit_q (l2_tbnk1_cpu3_peq_hit_q), + .l2_tbnk_cpu3_peq_self_evict_l3_q (l2_tbnk1_cpu3_peq_self_evict_l3_q), + .l2_tbnk_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu3_snp_hit_e_l3 (l2_tbnk1_cpu3_snp_hit_e_l3), + .l2_tbnk_cpu3_snp_hit_s_l3 (l2_tbnk1_cpu3_snp_hit_s_l3), + .l2_tbnk_cpu3_snp_setway_addr_l3 (l2_tbnk1_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_dirty_l1 (l2_tbnk1_dirty_l1), + .l2_tbnk_dis_ns_dbg_arr_acc_x2 (l2_tbnk1_dis_ns_dbg_arr_acc_x2), + .l2_tbnk_excl_l1 (l2_tbnk1_excl_l1), + .l2_tbnk_feq_alloc_failed_l4 (l2_tbnk1_feq_alloc_failed_l4), + .l2_tbnk_feq_axi_wr_vld_not_popped (l2_tbnk1_feq_axi_wr_vld_not_popped), + .l2_tbnk_feq_frc_incl_l3a (l2_tbnk1_feq_frc_incl_l3a[15:0]), + .l2_tbnk_feq_kill_l3 (l2_tbnk1_feq_kill_l3), + .l2_tbnk_feq_last_id_q (l2_tbnk1_feq_last_id_q[4:0]), + .l2_tbnk_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk_feq_tbnk_id_update_or_l3 (l2_tbnk1_feq_tbnk_id_update_or_l3), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .l2_tbnk_id_l1 (l2_tbnk1_id_l1[9:0]), + .l2_tbnk_init_req_l1 (l2_tbnk1_init_req_l1), + .l2_tbnk_kill_l2 (l2_tbnk1_kill_l2), + .l2_tbnk_l2bb_fake_wr_l1 (l2_tbnk1_l2bb_fake_wr_l1), + .l2_tbnk_l2bb_wr_l1 (l2_tbnk1_l2bb_wr_l1), + .l2_tbnk_last_qw_l1 (l2_tbnk1_last_qw_l1), + .l2_tbnk_lock_l1 (l2_tbnk1_lock_l1[2:0]), + .l2_tbnk_page_attr_l1 (l2_tbnk1_page_attr_l1[9:0]), + .l2_tbnk_partial_dw_wr_l1 (l2_tbnk1_partial_dw_wr_l1), + .l2_tbnk_pf_hazard_l3 (l2_tbnk1_pf_hazard_l3), + .l2_tbnk_prfm_l1 (l2_tbnk1_prfm_l1), + .l2_tbnk_prot_l1 (l2_tbnk1_prot_l1[3:0]), + .l2_tbnk_qw_cnt_l1 (l2_tbnk1_qw_cnt_l1[1:0]), + .l2_tbnk_rd_fail_hazchk_feq_l3 (l2_tbnk1_rd_fail_hazchk_feq_l3), + .l2_tbnk_rwvic_axi_read_err_l1 (l2_tbnk1_rwvic_axi_read_err_l1), + .l2_tbnk_rwvic_ccb_ls_xfer_l1 (l2_tbnk1_rwvic_ccb_ls_xfer_l1), + .l2_tbnk_rwvic_ccb_way_l1 (l2_tbnk1_rwvic_ccb_way_l1[3:0]), + .l2_tbnk_rwvic_cmo_clean_l1 (l2_tbnk1_rwvic_cmo_clean_l1), + .l2_tbnk_rwvic_cmo_inv_l1 (l2_tbnk1_rwvic_cmo_inv_l1), + .l2_tbnk_rwvic_cmo_pou_l1 (l2_tbnk1_rwvic_cmo_pou_l1), + .l2_tbnk_rwvic_cmo_setway_l1 (l2_tbnk1_rwvic_cmo_setway_l1), + .l2_tbnk_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk_rwvic_cpu_fb_id_l1 (l2_tbnk1_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk_rwvic_cpu_id_dcd_l1 (l2_tbnk1_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk_rwvic_feq_cmp_l3_q (l2_tbnk1_rwvic_feq_cmp_l3_q), + .l2_tbnk_rwvic_frc_l2hit_fwd_l1 (l2_tbnk1_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk_rwvic_l2hit_e_l1 (l2_tbnk1_rwvic_l2hit_e_l1), + .l2_tbnk_rwvic_mesi_sh_l1 (l2_tbnk1_rwvic_mesi_sh_l1), + .l2_tbnk_rwvic_owner_l1 (l2_tbnk1_rwvic_owner_l1[2:0]), + .l2_tbnk_rwvic_snp_clr_dirty_l1 (l2_tbnk1_rwvic_snp_clr_dirty_l1), + .l2_tbnk_rwvic_snp_inv_l1 (l2_tbnk1_rwvic_snp_inv_l1), + .l2_tbnk_rwvic_snp_l1 (l2_tbnk1_rwvic_snp_l1), + .l2_tbnk_rwvic_type_l1 (l2_tbnk1_rwvic_type_l1[3:0]), + .l2_tbnk_rwvic_wa_l1 (l2_tbnk1_rwvic_wa_l1), + .l2_tbnk_sel_l1 (l2_tbnk1_sel_l1[13:0]), + .l2_tbnk_size_l1 (l2_tbnk1_size_l1[2:0]), + .l2_tbnk_snp_byp_peq_haz_pending_q (l2_tbnk1_snp_byp_peq_haz_pending_q), + .l2_tbnk_snp_dvm_cmpl_l1 (l2_tbnk1_snp_dvm_cmpl_l1), + .l2_tbnk_snp_hit_feq_evict_l4_dly (l2_tbnk1_snp_hit_feq_evict_l4_dly), + .l2_tbnk_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_sync_l1 (l2_tbnk1_sync_l1), + .l2_tbnk_type_l1 (l2_tbnk1_type_l1[6:0]), + .l2_tbnk_ulen_l1 (l2_tbnk1_ulen_l1[1:0]), + .l2_tbnk_way_l1 (l2_tbnk1_way_l1), + .l2_tbnk_wr_data_l3a_q (l2_tbnk1_wr_data_l3a_q[127:0]), + .l2_tbnk_wr_err_l1 (l2_tbnk1_wr_err_l1), + .l2_tbnk_wr_fail_feq_full_l3 (l2_tbnk1_wr_fail_feq_full_l3), + .l2_tbnk_wr_fail_hazchk_feq_l3 (l2_tbnk1_wr_fail_hazchk_feq_l3), + .l2_tbnk_wr_non_crit_id_l1 (l2_tbnk1_wr_non_crit_id_l1[11:0]), + .l2_tbnk_wr_strb_mask_l3a_q (l2_tbnk1_wr_strb_mask_l3a_q[15:0]) + ); // ul2_tbnk1 + + maia_dt_pclk udt_pclk( // outputs + .CTICHINACK (CTICHINACK[3:0]), + .CTICHOUT (CTICHOUT[3:0]), + .CTIIRQ (CTIIRQ[`MAIA_CN:0]), + .DBGPWRUPREQ (DBGPWRUPREQ[`MAIA_CN:0]), + .PMUSNAPSHOTACK (PMUSNAPSHOTACK[`MAIA_CN:0]), + .PRDATADBG (PRDATADBG[31:0]), + .PREADYDBG (PREADYDBG), + .PSLVERRDBG (PSLVERRDBG), + .dt_cpu0_apb_active_pclk (dt_cpu0_apb_active_pclk), + .dt_cpu0_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cpu0_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cpu0_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cpu0_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_cpu0_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_cpu0_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_cpu0_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_cpu0_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_cpu0_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_cpu0_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_cpu0_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_cpu0_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_cpu0_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_cpu0_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_cpu0_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_cpu0_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_cpu0_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_cpu0_poreset_status_ack_pclk (dt_cpu0_poreset_status_ack_pclk), + .dt_cpu0_trcauxctlr_sb_rcg_disable_pclk (dt_cpu0_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_apb_active_pclk (dt_cpu1_apb_active_pclk), + .dt_cpu1_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cpu1_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cpu1_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cpu1_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_cpu1_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_cpu1_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_cpu1_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_cpu1_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_cpu1_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_cpu1_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_cpu1_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_cpu1_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_cpu1_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_cpu1_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_cpu1_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_cpu1_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_cpu1_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_cpu1_poreset_status_ack_pclk (dt_cpu1_poreset_status_ack_pclk), + .dt_cpu1_trcauxctlr_sb_rcg_disable_pclk (dt_cpu1_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_apb_active_pclk (dt_cpu2_apb_active_pclk), + .dt_cpu2_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cpu2_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cpu2_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cpu2_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_cpu2_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_cpu2_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_cpu2_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_cpu2_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_cpu2_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_cpu2_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_cpu2_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_cpu2_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_cpu2_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_cpu2_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_cpu2_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_cpu2_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_cpu2_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_cpu2_poreset_status_ack_pclk (dt_cpu2_poreset_status_ack_pclk), + .dt_cpu2_trcauxctlr_sb_rcg_disable_pclk (dt_cpu2_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_apb_active_pclk (dt_cpu3_apb_active_pclk), + .dt_cpu3_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cpu3_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cpu3_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cpu3_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_cpu3_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_cpu3_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_cpu3_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_cpu3_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_cpu3_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_cpu3_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_cpu3_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_cpu3_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_cpu3_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_cpu3_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_cpu3_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_cpu3_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_cpu3_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_cpu3_poreset_status_ack_pclk (dt_cpu3_poreset_status_ack_pclk), + .dt_cpu3_trcauxctlr_sb_rcg_disable_pclk (dt_cpu3_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + + // inputs + .CIHSBYPASS (CIHSBYPASS[3:0]), + .CISBYPASS (CISBYPASS), + .CLUSTERIDAFF1 (CLUSTERIDAFF1[7:0]), + .CLUSTERIDAFF2 (CLUSTERIDAFF2[7:0]), + .CRYPTODISABLE (CRYPTODISABLE[`MAIA_CN:0]), + .CTICHIN (CTICHIN[3:0]), + .CTICHOUTACK (CTICHOUTACK[3:0]), + .CTIIRQACK (CTIIRQACK[`MAIA_CN:0]), + .DBGEN (DBGEN[`MAIA_CN:0]), + .DBGPWRDUP (DBGPWRDUP[`MAIA_CN:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .EDBGRQ (EDBGRQ[`MAIA_CN:0]), + .GICCDISABLE (GICCDISABLE), + .NIDEN (NIDEN[`MAIA_CN:0]), + .PADDRDBG (PADDRDBG[21:2]), + .PADDRDBG31 (PADDRDBG31), + .PCLKDBG (PCLKDBG), + .PCLKENDBG (PCLKENDBG), + .PENABLEDBG (PENABLEDBG), + .PMUSNAPSHOTREQ (PMUSNAPSHOTREQ[`MAIA_CN:0]), + .PSELDBG (PSELDBG), + .PWDATADBG (PWDATADBG[31:0]), + .PWRITEDBG (PWRITEDBG), + .SPIDEN (SPIDEN[`MAIA_CN:0]), + .SPNIDEN (SPNIDEN[`MAIA_CN:0]), + .ck_cpu0_dt_standbywfx (ck_cpu0_dt_standbywfx), + .ck_cpu0_dt_wfx_ack (ck_cpu0_dt_wfx_ack), + .ck_cpu0_poreset_status (ck_cpu0_poreset_status), + .ck_cpu1_dt_standbywfx (ck_cpu1_dt_standbywfx), + .ck_cpu1_dt_wfx_ack (ck_cpu1_dt_wfx_ack), + .ck_cpu1_poreset_status (ck_cpu1_poreset_status), + .ck_cpu2_dt_standbywfx (ck_cpu2_dt_standbywfx), + .ck_cpu2_dt_wfx_ack (ck_cpu2_dt_wfx_ack), + .ck_cpu2_poreset_status (ck_cpu2_poreset_status), + .ck_cpu3_dt_standbywfx (ck_cpu3_dt_standbywfx), + .ck_cpu3_dt_wfx_ack (ck_cpu3_dt_wfx_ack), + .ck_cpu3_poreset_status (ck_cpu3_poreset_status), + .ck_dt_cpu0_coredbg_in_reset_gclk (ck_dt_cpu0_coredbg_in_reset_gclk), + .ck_dt_cpu0_cti_trigin_1to0_gclk (ck_dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu0_et_oslock_gclk (ck_dt_cpu0_et_oslock_gclk), + .ck_dt_cpu0_hlt_dbgevt_ok_gclk (ck_dt_cpu0_hlt_dbgevt_ok_gclk), + .ck_dt_cpu0_os_double_lock_gclk (ck_dt_cpu0_os_double_lock_gclk), + .ck_dt_cpu0_pmusnapshot_ack_gclk (ck_dt_cpu0_pmusnapshot_ack_gclk), + .ck_dt_cpu0_wfx_dbg_req_gclk (ck_dt_cpu0_wfx_dbg_req_gclk), + .ck_dt_cpu1_coredbg_in_reset_gclk (ck_dt_cpu1_coredbg_in_reset_gclk), + .ck_dt_cpu1_cti_trigin_1to0_gclk (ck_dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu1_et_oslock_gclk (ck_dt_cpu1_et_oslock_gclk), + .ck_dt_cpu1_hlt_dbgevt_ok_gclk (ck_dt_cpu1_hlt_dbgevt_ok_gclk), + .ck_dt_cpu1_os_double_lock_gclk (ck_dt_cpu1_os_double_lock_gclk), + .ck_dt_cpu1_pmusnapshot_ack_gclk (ck_dt_cpu1_pmusnapshot_ack_gclk), + .ck_dt_cpu1_wfx_dbg_req_gclk (ck_dt_cpu1_wfx_dbg_req_gclk), + .ck_dt_cpu2_coredbg_in_reset_gclk (ck_dt_cpu2_coredbg_in_reset_gclk), + .ck_dt_cpu2_cti_trigin_1to0_gclk (ck_dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu2_et_oslock_gclk (ck_dt_cpu2_et_oslock_gclk), + .ck_dt_cpu2_hlt_dbgevt_ok_gclk (ck_dt_cpu2_hlt_dbgevt_ok_gclk), + .ck_dt_cpu2_os_double_lock_gclk (ck_dt_cpu2_os_double_lock_gclk), + .ck_dt_cpu2_pmusnapshot_ack_gclk (ck_dt_cpu2_pmusnapshot_ack_gclk), + .ck_dt_cpu2_wfx_dbg_req_gclk (ck_dt_cpu2_wfx_dbg_req_gclk), + .ck_dt_cpu3_coredbg_in_reset_gclk (ck_dt_cpu3_coredbg_in_reset_gclk), + .ck_dt_cpu3_cti_trigin_1to0_gclk (ck_dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu3_et_oslock_gclk (ck_dt_cpu3_et_oslock_gclk), + .ck_dt_cpu3_hlt_dbgevt_ok_gclk (ck_dt_cpu3_hlt_dbgevt_ok_gclk), + .ck_dt_cpu3_os_double_lock_gclk (ck_dt_cpu3_os_double_lock_gclk), + .ck_dt_cpu3_pmusnapshot_ack_gclk (ck_dt_cpu3_pmusnapshot_ack_gclk), + .ck_dt_cpu3_wfx_dbg_req_gclk (ck_dt_cpu3_wfx_dbg_req_gclk), + .dt_cpu0_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_cpu0_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_cpu0_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_cpu0_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_cpu0_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_cpu1_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_cpu1_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_cpu1_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_cpu1_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_cpu1_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_cpu2_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_cpu2_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_cpu2_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_cpu2_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_cpu2_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_cpu3_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_cpu3_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_cpu3_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_cpu3_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_cpu3_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .nPRESETDBG (nPRESETDBG) + ); // udt_pclk + + maia_intctrl uic( // outputs + .ICCTDATA (ICCTDATA[15:0]), + .ICCTID (ICCTID[1:0]), + .ICCTLAST (ICCTLAST), + .ICCTVALID (ICCTVALID), + .ICDTREADY (ICDTREADY), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr_o[`MAIA_CN:0]), + .ic_cpu0_l2_dsb_block (ic_cpu0_l2_dsb_block), + .ic_cpu0_spr_rd_data (ic_cpu0_spr_rd_data[63:0]), + .ic_cpu1_l2_dsb_block (ic_cpu1_l2_dsb_block), + .ic_cpu1_spr_rd_data (ic_cpu1_spr_rd_data[63:0]), + .ic_cpu2_l2_dsb_block (ic_cpu2_l2_dsb_block), + .ic_cpu2_spr_rd_data (ic_cpu2_spr_rd_data[63:0]), + .ic_cpu3_l2_dsb_block (ic_cpu3_l2_dsb_block), + .ic_cpu3_spr_rd_data (ic_cpu3_spr_rd_data[63:0]), + .ic_el_change_complete_o (ic_el_change_complete_o[`MAIA_CN:0]), + .ic_hcr_change_complete_o (ic_hcr_change_complete_o[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0_o[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1_o[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc_o[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .ic_p_rdata (ic_p_rdata[31:0]), + .ic_p_rdata_valid (ic_p_rdata_valid), + .ic_p_ready (ic_p_ready), + .ic_p_valid (ic_p_valid[`MAIA_CN:0]), + .ic_sample_spr_o (ic_sample_spr_o[`MAIA_CN:0]), + .ic_scr_change_complete_o (ic_scr_change_complete_o[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en_o[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en_o[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en_o[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en_o[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap_o[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap_o[`MAIA_CN:0]), + .nVCPUMNTIRQ (nVCPUMNTIRQ[`MAIA_CN:0]), + + // inputs + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .GICCDISABLE (GICCDISABLE), + .ICCTREADY (ICCTREADY), + .ICDTDATA (ICDTDATA[15:0]), + .ICDTDEST (ICDTDEST[1:0]), + .ICDTLAST (ICDTLAST), + .ICDTVALID (ICDTVALID), + .ck_areset_l2 (ck_areset_l2), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_crcx_clk_en_n_ic (ck_cpu0_crcx_clk_en_n_ic), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_crcx_clk_en_n_ic (ck_cpu1_crcx_clk_en_n_ic), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_crcx_clk_en_n_ic (ck_cpu2_crcx_clk_en_n_ic), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_crcx_clk_en_n_ic (ck_cpu3_crcx_clk_en_n_ic), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_aa64naa32_i (ds_cpu0_ic_aa64naa32_i), + .ds_cpu0_cpsr_mode_i (ds_cpu0_ic_cpsr_mode_i[4:0]), + .ds_cpu0_hcr_change_i (ds_cpu0_ic_hcr_change_i), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu0_sample_spr_i (ds_cpu0_ic_sample_spr_i), + .ds_cpu0_scr_change_i (ds_cpu0_ic_scr_change_i), + .ds_cpu1_aa64naa32_i (ds_cpu1_ic_aa64naa32_i), + .ds_cpu1_cpsr_mode_i (ds_cpu1_ic_cpsr_mode_i[4:0]), + .ds_cpu1_hcr_change_i (ds_cpu1_ic_hcr_change_i), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu1_sample_spr_i (ds_cpu1_ic_sample_spr_i), + .ds_cpu1_scr_change_i (ds_cpu1_ic_scr_change_i), + .ds_cpu2_aa64naa32_i (ds_cpu2_ic_aa64naa32_i), + .ds_cpu2_cpsr_mode_i (ds_cpu2_ic_cpsr_mode_i[4:0]), + .ds_cpu2_hcr_change_i (ds_cpu2_ic_hcr_change_i), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu2_sample_spr_i (ds_cpu2_ic_sample_spr_i), + .ds_cpu2_scr_change_i (ds_cpu2_ic_scr_change_i), + .ds_cpu3_aa64naa32_i (ds_cpu3_ic_aa64naa32_i), + .ds_cpu3_cpsr_mode_i (ds_cpu3_ic_cpsr_mode_i[4:0]), + .ds_cpu3_hcr_change_i (ds_cpu3_ic_hcr_change_i), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_cpu3_sample_spr_i (ds_cpu3_ic_sample_spr_i), + .ds_cpu3_scr_change_i (ds_cpu3_ic_scr_change_i), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_cpu0_wr_decerr_i (l2_cpu0_wr_decerr_q), + .l2_cpu0_wr_slverr_i (l2_cpu0_wr_slverr_q), + .l2_cpu1_wr_decerr_i (l2_cpu1_wr_decerr_q), + .l2_cpu1_wr_slverr_i (l2_cpu1_wr_slverr_q), + .l2_cpu2_wr_decerr_i (l2_cpu2_wr_decerr_q), + .l2_cpu2_wr_slverr_i (l2_cpu2_wr_slverr_q), + .l2_cpu3_wr_decerr_i (l2_cpu3_wr_decerr_q), + .l2_cpu3_wr_slverr_i (l2_cpu3_wr_slverr_q), + .l2_p_addr (l2_p_addr[13:0]), + .l2_p_cpu (l2_p_cpu[1:0]), + .l2_p_nsecure (l2_p_nsecure), + .l2_p_sel (l2_p_sel[2:0]), + .l2_p_wdata (l2_p_wdata[31:0]), + .l2_p_write (l2_p_write), + .ls_cpu0_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_cpu0_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_cpu0_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_cpu0_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_cpu0_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_cpu0_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ls_cpu1_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_cpu1_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_cpu1_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_cpu1_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_cpu1_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_cpu1_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ls_cpu2_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_cpu2_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_cpu2_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_cpu2_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_cpu2_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_cpu2_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ls_cpu3_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_cpu3_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_cpu3_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_cpu3_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_cpu3_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_cpu3_raw_eae_secure (ls_cpu3_raw_eae_secure), + .nFIQ (nFIQ[`MAIA_CN:0]), + .nIRQ (nIRQ[`MAIA_CN:0]), + .nREI (nREI[`MAIA_CN:0]), + .nSEI (nSEI[`MAIA_CN:0]), + .nVFIQ (nVFIQ[`MAIA_CN:0]), + .nVIRQ (nVIRQ[`MAIA_CN:0]), + .nVSEI (nVSEI[`MAIA_CN:0]) + ); // uic + + maia_ck_l2 uck_l2( // outputs + .ck_gclkb0 (ck_gclkb0), + .ck_gclkb1 (ck_gclkb1), + .ck_gclkfr (ck_gclkfr), + .ck_gclkl2 (ck_gclkl2), + + // inputs + .DFTL2CLKDISABLE (DFTL2CLKDISABLE), + .DFTSE (DFTSE), + .ck_gclktl2 (ck_gclktl2), + .ck_l2_logic_clk_en (ck_l2_logic_clk_en), + .ck_l2_tbnk0_clk_en (ck_l2_tbnk0_clk_en), + .ck_l2_tbnk1_clk_en (ck_l2_tbnk1_clk_en), + .l2_reset3 (l2_reset3) + ); // uck_l2 + + maia_ck_top uck_top( // outputs + .ck_gclkt (ck_gclkt[`MAIA_CN:0]), + .ck_gclktl2 (ck_gclktl2), + + // inputs + .CLK (CLK), + .CLKEN (CLKEN), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ) + ); // uck_top + + maia_ck_logic uck_logic( // outputs + .CPUQACCEPTn (CPUQACCEPTn[`MAIA_CN:0]), + .CPUQACTIVE (CPUQACTIVE[`MAIA_CN:0]), + .CPUQDENY (CPUQDENY[`MAIA_CN:0]), + .STANDBYWFE (STANDBYWFE[`MAIA_CN:0]), + .STANDBYWFI (STANDBYWFI[`MAIA_CN:0]), + .STANDBYWFIL2 (STANDBYWFIL2), + .WARMRSTREQ (WARMRSTREQ[`MAIA_CN:0]), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_areset_l2dt (ck_cpu0_areset_l2dt), + .ck_cpu0_commrx (ck_cpu0_commrx), + .ck_cpu0_commtx (ck_cpu0_commtx), + .ck_cpu0_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_cpu0_crcx_clk_en_n_ic (ck_cpu0_crcx_clk_en_n_ic), + .ck_cpu0_dbgnopwrdwn (ck_cpu0_dbgnopwrdwn), + .ck_cpu0_dbgrstreq (ck_cpu0_dbgrstreq), + .ck_cpu0_dt_standbywfx (ck_cpu0_dt_standbywfx), + .ck_cpu0_dt_wfx_ack (ck_cpu0_dt_wfx_ack), + .ck_cpu0_event_reg (ck_cpu0_event_reg), + .ck_cpu0_l2_standbywfi (ck_cpu0_l2_standbywfi), + .ck_cpu0_l2_standbywfx (ck_cpu0_l2_standbywfx), + .ck_cpu0_ncommirq (ck_cpu0_ncommirq), + .ck_cpu0_npmuirq (ck_cpu0_npmuirq), + .ck_cpu0_poreset_status (ck_cpu0_poreset_status), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu0_reset1_n_l2dt (ck_cpu0_reset1_n_l2dt), + .ck_cpu0_wfe_ack (ck_cpu0_wfe_ack), + .ck_cpu0_wfi_ack (ck_cpu0_wfi_ack), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_areset_l2dt (ck_cpu1_areset_l2dt), + .ck_cpu1_commrx (ck_cpu1_commrx), + .ck_cpu1_commtx (ck_cpu1_commtx), + .ck_cpu1_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_cpu1_crcx_clk_en_n_ic (ck_cpu1_crcx_clk_en_n_ic), + .ck_cpu1_dbgnopwrdwn (ck_cpu1_dbgnopwrdwn), + .ck_cpu1_dbgrstreq (ck_cpu1_dbgrstreq), + .ck_cpu1_dt_standbywfx (ck_cpu1_dt_standbywfx), + .ck_cpu1_dt_wfx_ack (ck_cpu1_dt_wfx_ack), + .ck_cpu1_event_reg (ck_cpu1_event_reg), + .ck_cpu1_l2_standbywfi (ck_cpu1_l2_standbywfi), + .ck_cpu1_l2_standbywfx (ck_cpu1_l2_standbywfx), + .ck_cpu1_ncommirq (ck_cpu1_ncommirq), + .ck_cpu1_npmuirq (ck_cpu1_npmuirq), + .ck_cpu1_poreset_status (ck_cpu1_poreset_status), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu1_reset1_n_l2dt (ck_cpu1_reset1_n_l2dt), + .ck_cpu1_wfe_ack (ck_cpu1_wfe_ack), + .ck_cpu1_wfi_ack (ck_cpu1_wfi_ack), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_areset_l2dt (ck_cpu2_areset_l2dt), + .ck_cpu2_commrx (ck_cpu2_commrx), + .ck_cpu2_commtx (ck_cpu2_commtx), + .ck_cpu2_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_cpu2_crcx_clk_en_n_ic (ck_cpu2_crcx_clk_en_n_ic), + .ck_cpu2_dbgnopwrdwn (ck_cpu2_dbgnopwrdwn), + .ck_cpu2_dbgrstreq (ck_cpu2_dbgrstreq), + .ck_cpu2_dt_standbywfx (ck_cpu2_dt_standbywfx), + .ck_cpu2_dt_wfx_ack (ck_cpu2_dt_wfx_ack), + .ck_cpu2_event_reg (ck_cpu2_event_reg), + .ck_cpu2_l2_standbywfi (ck_cpu2_l2_standbywfi), + .ck_cpu2_l2_standbywfx (ck_cpu2_l2_standbywfx), + .ck_cpu2_ncommirq (ck_cpu2_ncommirq), + .ck_cpu2_npmuirq (ck_cpu2_npmuirq), + .ck_cpu2_poreset_status (ck_cpu2_poreset_status), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu2_reset1_n_l2dt (ck_cpu2_reset1_n_l2dt), + .ck_cpu2_wfe_ack (ck_cpu2_wfe_ack), + .ck_cpu2_wfi_ack (ck_cpu2_wfi_ack), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_areset_l2dt (ck_cpu3_areset_l2dt), + .ck_cpu3_commrx (ck_cpu3_commrx), + .ck_cpu3_commtx (ck_cpu3_commtx), + .ck_cpu3_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_cpu3_crcx_clk_en_n_ic (ck_cpu3_crcx_clk_en_n_ic), + .ck_cpu3_dbgnopwrdwn (ck_cpu3_dbgnopwrdwn), + .ck_cpu3_dbgrstreq (ck_cpu3_dbgrstreq), + .ck_cpu3_dt_standbywfx (ck_cpu3_dt_standbywfx), + .ck_cpu3_dt_wfx_ack (ck_cpu3_dt_wfx_ack), + .ck_cpu3_event_reg (ck_cpu3_event_reg), + .ck_cpu3_l2_standbywfi (ck_cpu3_l2_standbywfi), + .ck_cpu3_l2_standbywfx (ck_cpu3_l2_standbywfx), + .ck_cpu3_ncommirq (ck_cpu3_ncommirq), + .ck_cpu3_npmuirq (ck_cpu3_npmuirq), + .ck_cpu3_poreset_status (ck_cpu3_poreset_status), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_cpu3_reset1_n_l2dt (ck_cpu3_reset1_n_l2dt), + .ck_cpu3_wfe_ack (ck_cpu3_wfe_ack), + .ck_cpu3_wfi_ack (ck_cpu3_wfi_ack), + .ck_dt_cpu0_coredbg_in_reset_gclk (ck_dt_cpu0_coredbg_in_reset_gclk), + .ck_dt_cpu0_cti_trigin_1to0_gclk (ck_dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu0_et_oslock_gclk (ck_dt_cpu0_et_oslock_gclk), + .ck_dt_cpu0_hlt_dbgevt_ok_gclk (ck_dt_cpu0_hlt_dbgevt_ok_gclk), + .ck_dt_cpu0_os_double_lock_gclk (ck_dt_cpu0_os_double_lock_gclk), + .ck_dt_cpu0_pmusnapshot_ack_gclk (ck_dt_cpu0_pmusnapshot_ack_gclk), + .ck_dt_cpu0_wfx_dbg_req_gclk (ck_dt_cpu0_wfx_dbg_req_gclk), + .ck_dt_cpu1_coredbg_in_reset_gclk (ck_dt_cpu1_coredbg_in_reset_gclk), + .ck_dt_cpu1_cti_trigin_1to0_gclk (ck_dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu1_et_oslock_gclk (ck_dt_cpu1_et_oslock_gclk), + .ck_dt_cpu1_hlt_dbgevt_ok_gclk (ck_dt_cpu1_hlt_dbgevt_ok_gclk), + .ck_dt_cpu1_os_double_lock_gclk (ck_dt_cpu1_os_double_lock_gclk), + .ck_dt_cpu1_pmusnapshot_ack_gclk (ck_dt_cpu1_pmusnapshot_ack_gclk), + .ck_dt_cpu1_wfx_dbg_req_gclk (ck_dt_cpu1_wfx_dbg_req_gclk), + .ck_dt_cpu2_coredbg_in_reset_gclk (ck_dt_cpu2_coredbg_in_reset_gclk), + .ck_dt_cpu2_cti_trigin_1to0_gclk (ck_dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu2_et_oslock_gclk (ck_dt_cpu2_et_oslock_gclk), + .ck_dt_cpu2_hlt_dbgevt_ok_gclk (ck_dt_cpu2_hlt_dbgevt_ok_gclk), + .ck_dt_cpu2_os_double_lock_gclk (ck_dt_cpu2_os_double_lock_gclk), + .ck_dt_cpu2_pmusnapshot_ack_gclk (ck_dt_cpu2_pmusnapshot_ack_gclk), + .ck_dt_cpu2_wfx_dbg_req_gclk (ck_dt_cpu2_wfx_dbg_req_gclk), + .ck_dt_cpu3_coredbg_in_reset_gclk (ck_dt_cpu3_coredbg_in_reset_gclk), + .ck_dt_cpu3_cti_trigin_1to0_gclk (ck_dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu3_et_oslock_gclk (ck_dt_cpu3_et_oslock_gclk), + .ck_dt_cpu3_hlt_dbgevt_ok_gclk (ck_dt_cpu3_hlt_dbgevt_ok_gclk), + .ck_dt_cpu3_os_double_lock_gclk (ck_dt_cpu3_os_double_lock_gclk), + .ck_dt_cpu3_pmusnapshot_ack_gclk (ck_dt_cpu3_pmusnapshot_ack_gclk), + .ck_dt_cpu3_wfx_dbg_req_gclk (ck_dt_cpu3_wfx_dbg_req_gclk), + .ck_l2_ace_inactive (ck_l2_ace_inactive), + .ck_l2_acp_inactive (ck_l2_acp_inactive), + .ck_l2_sky_link_deactivate (ck_l2_sky_link_deactivate), + + // inputs + .ACINACTM (SINACT), + .AINACTS (AINACTS), + .CPUQREQn (CPUQREQn[`MAIA_CN:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .ck_gclkfr (ck_gclkfr), + .clrexmon_c1 (clrexmon_c1), + .commrx_cpu0_i (commrx_cpu0_i), + .commrx_cpu1_i (commrx_cpu1_i), + .commrx_cpu2_i (commrx_cpu2_i), + .commrx_cpu3_i (commrx_cpu3_i), + .commtx_cpu0_i (commtx_cpu0_i), + .commtx_cpu1_i (commtx_cpu1_i), + .commtx_cpu2_i (commtx_cpu2_i), + .commtx_cpu3_i (commtx_cpu3_i), + .dbgnopwrdwn_cpu0_i (dbgnopwrdwn_cpu0_i), + .dbgnopwrdwn_cpu1_i (dbgnopwrdwn_cpu1_i), + .dbgnopwrdwn_cpu2_i (dbgnopwrdwn_cpu2_i), + .dbgnopwrdwn_cpu3_i (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu0_i (dbgrstreq_cpu0_i), + .dbgrstreq_cpu1_i (dbgrstreq_cpu1_i), + .dbgrstreq_cpu2_i (dbgrstreq_cpu2_i), + .dbgrstreq_cpu3_i (dbgrstreq_cpu3_i), + .ds_cpu0_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpu0_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_cpu0_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_cpu0_flush (ds_cpu0_flush), + .ds_cpu0_flush_type (ds_cpu0_flush_type[5:0]), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_hcr_vf (ds_cpu0_hcr_vf), + .ds_cpu0_hcr_vi (ds_cpu0_hcr_vi), + .ds_cpu0_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_cpu0_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_cpu0_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_cpu0_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_cpu0_reset_req (ds_cpu0_reset_req), + .ds_cpu0_sevl_req (ds_cpu0_sevl_req), + .ds_cpu0_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_cpu0_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_cpu0_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_cpu0_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_cpu0_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_cpu0_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_cpu0_wfe_req (ds_cpu0_wfe_req), + .ds_cpu0_wfi_req (ds_cpu0_wfi_req), + .ds_cpu1_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpu1_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_cpu1_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_cpu1_flush (ds_cpu1_flush), + .ds_cpu1_flush_type (ds_cpu1_flush_type[5:0]), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_hcr_vf (ds_cpu1_hcr_vf), + .ds_cpu1_hcr_vi (ds_cpu1_hcr_vi), + .ds_cpu1_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_cpu1_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_cpu1_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_cpu1_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_cpu1_reset_req (ds_cpu1_reset_req), + .ds_cpu1_sevl_req (ds_cpu1_sevl_req), + .ds_cpu1_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_cpu1_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_cpu1_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_cpu1_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_cpu1_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_cpu1_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_cpu1_wfe_req (ds_cpu1_wfe_req), + .ds_cpu1_wfi_req (ds_cpu1_wfi_req), + .ds_cpu2_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpu2_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_cpu2_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_cpu2_flush (ds_cpu2_flush), + .ds_cpu2_flush_type (ds_cpu2_flush_type[5:0]), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_hcr_vf (ds_cpu2_hcr_vf), + .ds_cpu2_hcr_vi (ds_cpu2_hcr_vi), + .ds_cpu2_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_cpu2_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_cpu2_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_cpu2_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_cpu2_reset_req (ds_cpu2_reset_req), + .ds_cpu2_sevl_req (ds_cpu2_sevl_req), + .ds_cpu2_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_cpu2_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_cpu2_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_cpu2_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_cpu2_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_cpu2_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_cpu2_wfe_req (ds_cpu2_wfe_req), + .ds_cpu2_wfi_req (ds_cpu2_wfi_req), + .ds_cpu3_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpu3_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_cpu3_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_cpu3_flush (ds_cpu3_flush), + .ds_cpu3_flush_type (ds_cpu3_flush_type[5:0]), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_hcr_vf (ds_cpu3_hcr_vf), + .ds_cpu3_hcr_vi (ds_cpu3_hcr_vi), + .ds_cpu3_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_cpu3_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_cpu3_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_cpu3_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_cpu3_reset_req (ds_cpu3_reset_req), + .ds_cpu3_sevl_req (ds_cpu3_sevl_req), + .ds_cpu3_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_cpu3_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_cpu3_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_cpu3_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_cpu3_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_cpu3_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_cpu3_wfe_req (ds_cpu3_wfe_req), + .ds_cpu3_wfi_req (ds_cpu3_wfi_req), + .dt_cpu0_apb_active_pclk (dt_cpu0_apb_active_pclk), + .dt_cpu0_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cpu0_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cpu0_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_cpu0_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_cpu0_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_cpu0_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_cpu0_poreset_status_ack_pclk (dt_cpu0_poreset_status_ack_pclk), + .dt_cpu0_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_apb_active_pclk (dt_cpu1_apb_active_pclk), + .dt_cpu1_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cpu1_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cpu1_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_cpu1_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_cpu1_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_cpu1_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_cpu1_poreset_status_ack_pclk (dt_cpu1_poreset_status_ack_pclk), + .dt_cpu1_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_apb_active_pclk (dt_cpu2_apb_active_pclk), + .dt_cpu2_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cpu2_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cpu2_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_cpu2_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_cpu2_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_cpu2_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_cpu2_poreset_status_ack_pclk (dt_cpu2_poreset_status_ack_pclk), + .dt_cpu2_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_apb_active_pclk (dt_cpu3_apb_active_pclk), + .dt_cpu3_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cpu3_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cpu3_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_cpu3_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_cpu3_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_cpu3_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_cpu3_poreset_status_ack_pclk (dt_cpu3_poreset_status_ack_pclk), + .dt_cpu3_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_cpu0_snp_active (l2_cpu0_snp_active), + .l2_cpu1_snp_active (l2_cpu1_snp_active), + .l2_cpu2_snp_active (l2_cpu2_snp_active), + .l2_cpu3_snp_active (l2_cpu3_snp_active), + .l2_idle (l2_idle), + .l2_mbist1_en_b1 (l2_mbist1_en_b1[`MAIA_CN:0]), + .l2_reset3 (l2_reset3), + .l2_sky_link_stopped (l2_sky_link_stopped), + .ls_cpu0_clrexmon (ls_cpu0_clrexmon), + .ls_cpu1_clrexmon (ls_cpu1_clrexmon), + .ls_cpu2_clrexmon (ls_cpu2_clrexmon), + .ls_cpu3_clrexmon (ls_cpu3_clrexmon), + .nCORERESET (nCORERESET[`MAIA_CN:0]), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .ncommirq_cpu0_i (ncommirq_cpu0_i), + .ncommirq_cpu1_i (ncommirq_cpu1_i), + .ncommirq_cpu2_i (ncommirq_cpu2_i), + .ncommirq_cpu3_i (ncommirq_cpu3_i), + .npmuirq_cpu0_i (npmuirq_cpu0_i), + .npmuirq_cpu1_i (npmuirq_cpu1_i), + .npmuirq_cpu2_i (npmuirq_cpu2_i), + .npmuirq_cpu3_i (npmuirq_cpu3_i), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_event_sev (tm_cpu0_event_sev), + .tm_cpu1_event_sev (tm_cpu1_event_sev), + .tm_cpu2_event_sev (tm_cpu2_event_sev), + .tm_cpu3_event_sev (tm_cpu3_event_sev) + ); // uck_logic + + maia_cpu_io ucpu_io( // outputs + .aa64naa32_cpu0_o (aa64naa32_cpu0_o), + .aa64naa32_cpu1_o (aa64naa32_cpu1_o), + .aa64naa32_cpu2_o (aa64naa32_cpu2_o), + .aa64naa32_cpu3_o (aa64naa32_cpu3_o), + .cfgend_cpu0_o (cfgend_cpu0_o), + .cfgend_cpu1_o (cfgend_cpu1_o), + .cfgend_cpu2_o (cfgend_cpu2_o), + .cfgend_cpu3_o (cfgend_cpu3_o), + .cfgte_cpu0_o (cfgte_cpu0_o), + .cfgte_cpu1_o (cfgte_cpu1_o), + .cfgte_cpu2_o (cfgte_cpu2_o), + .cfgte_cpu3_o (cfgte_cpu3_o), + .clrexmon_c1 (clrexmon_c1), + .clrexmonack_o (CLREXMONACK), + .clusteridaff1_cpu0_o (clusteridaff1_cpu0_o[7:0]), + .clusteridaff1_cpu1_o (clusteridaff1_cpu1_o[7:0]), + .clusteridaff1_cpu2_o (clusteridaff1_cpu2_o[7:0]), + .clusteridaff1_cpu3_o (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu0_o (clusteridaff2_cpu0_o[7:0]), + .clusteridaff2_cpu1_o (clusteridaff2_cpu1_o[7:0]), + .clusteridaff2_cpu2_o (clusteridaff2_cpu2_o[7:0]), + .clusteridaff2_cpu3_o (clusteridaff2_cpu3_o[7:0]), + .commrx_o (COMMRX[`MAIA_CN:0]), + .commtx_o (COMMTX[`MAIA_CN:0]), + .cp15sdisable_cpu0_o (cp15sdisable_cpu0_o), + .cp15sdisable_cpu1_o (cp15sdisable_cpu1_o), + .cp15sdisable_cpu2_o (cp15sdisable_cpu2_o), + .cp15sdisable_cpu3_o (cp15sdisable_cpu3_o), + .cpuid_cpu0_o (cpuid_cpu0_o[1:0]), + .cpuid_cpu1_o (cpuid_cpu1_o[1:0]), + .cpuid_cpu2_o (cpuid_cpu2_o[1:0]), + .cpuid_cpu3_o (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu0_o (cryptodisable_cpu0_o), + .cryptodisable_cpu1_o (cryptodisable_cpu1_o), + .cryptodisable_cpu2_o (cryptodisable_cpu2_o), + .cryptodisable_cpu3_o (cryptodisable_cpu3_o), + .dbgack_o (DBGACK[`MAIA_CN:0]), + .dbgen_cpu0_o (dbgen_cpu0_o), + .dbgen_cpu1_o (dbgen_cpu1_o), + .dbgen_cpu2_o (dbgen_cpu2_o), + .dbgen_cpu3_o (dbgen_cpu3_o), + .dbgl1rstdisable_cpu0_o (dbgl1rstdisable_cpu0_o), + .dbgl1rstdisable_cpu1_o (dbgl1rstdisable_cpu1_o), + .dbgl1rstdisable_cpu2_o (dbgl1rstdisable_cpu2_o), + .dbgl1rstdisable_cpu3_o (dbgl1rstdisable_cpu3_o), + .dbgnopwrdwn_o (DBGNOPWRDWN[`MAIA_CN:0]), + .dbgromaddr_cpu0_o (dbgromaddr_cpu0_o[43:12]), + .dbgromaddr_cpu1_o (dbgromaddr_cpu1_o[43:12]), + .dbgromaddr_cpu2_o (dbgromaddr_cpu2_o[43:12]), + .dbgromaddr_cpu3_o (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu0_o (dbgromaddrv_cpu0_o), + .dbgromaddrv_cpu1_o (dbgromaddrv_cpu1_o), + .dbgromaddrv_cpu2_o (dbgromaddrv_cpu2_o), + .dbgromaddrv_cpu3_o (dbgromaddrv_cpu3_o), + .dbgrstreq_o (DBGRSTREQ[`MAIA_CN:0]), + .dftcrclkdisable_cpu0_o (dftcrclkdisable_cpu0_o), + .dftcrclkdisable_cpu1_o (dftcrclkdisable_cpu1_o), + .dftcrclkdisable_cpu2_o (dftcrclkdisable_cpu2_o), + .dftcrclkdisable_cpu3_o (dftcrclkdisable_cpu3_o), + .dftramhold_cpu0_o (dftramhold_cpu0_o), + .dftramhold_cpu1_o (dftramhold_cpu1_o), + .dftramhold_cpu2_o (dftramhold_cpu2_o), + .dftramhold_cpu3_o (dftramhold_cpu3_o), + .dftrstdisable_cpu0_o (dftrstdisable_cpu0_o), + .dftrstdisable_cpu1_o (dftrstdisable_cpu1_o), + .dftrstdisable_cpu2_o (dftrstdisable_cpu2_o), + .dftrstdisable_cpu3_o (dftrstdisable_cpu3_o), + .dftse_cpu0_o (dftse_cpu0_o), + .dftse_cpu1_o (dftse_cpu1_o), + .dftse_cpu2_o (dftse_cpu2_o), + .dftse_cpu3_o (dftse_cpu3_o), + .eventi_sev (eventi_sev), + .evento_o (EVENTO), + .giccdisable_cpu0_o (giccdisable_cpu0_o), + .giccdisable_cpu1_o (giccdisable_cpu1_o), + .giccdisable_cpu2_o (giccdisable_cpu2_o), + .giccdisable_cpu3_o (giccdisable_cpu3_o), + .ncommirq_o (nCOMMIRQ[`MAIA_CN:0]), + .ncorereset_cpu0_o (ncorereset_cpu0_o), + .ncorereset_cpu1_o (ncorereset_cpu1_o), + .ncorereset_cpu2_o (ncorereset_cpu2_o), + .ncorereset_cpu3_o (ncorereset_cpu3_o), + .ncpuporeset_cpu0_o (ncpuporeset_cpu0_o), + .ncpuporeset_cpu1_o (ncpuporeset_cpu1_o), + .ncpuporeset_cpu2_o (ncpuporeset_cpu2_o), + .ncpuporeset_cpu3_o (ncpuporeset_cpu3_o), + .niden_cpu0_o (niden_cpu0_o), + .niden_cpu1_o (niden_cpu1_o), + .niden_cpu2_o (niden_cpu2_o), + .niden_cpu3_o (niden_cpu3_o), + .nmbistreset_cpu0_o (nmbistreset_cpu0_o), + .nmbistreset_cpu1_o (nmbistreset_cpu1_o), + .nmbistreset_cpu2_o (nmbistreset_cpu2_o), + .nmbistreset_cpu3_o (nmbistreset_cpu3_o), + .npmuirq_o (nPMUIRQ[`MAIA_CN:0]), + .pmuevent0_o (PMUEVENT0[24:0]), + .pmuevent1_o (PMUEVENT1[24:0]), + .pmuevent2_o (PMUEVENT2[24:0]), + .pmuevent3_o (PMUEVENT3[24:0]), + .rvbaraddr_cpu0_o (rvbaraddr_cpu0_o[43:2]), + .rvbaraddr_cpu1_o (rvbaraddr_cpu1_o[43:2]), + .rvbaraddr_cpu2_o (rvbaraddr_cpu2_o[43:2]), + .rvbaraddr_cpu3_o (rvbaraddr_cpu3_o[43:2]), + .smpen_o (SMPEN[`MAIA_CN:0]), + .spiden_cpu0_o (spiden_cpu0_o), + .spiden_cpu1_o (spiden_cpu1_o), + .spiden_cpu2_o (spiden_cpu2_o), + .spiden_cpu3_o (spiden_cpu3_o), + .spniden_cpu0_o (spniden_cpu0_o), + .spniden_cpu1_o (spniden_cpu1_o), + .spniden_cpu2_o (spniden_cpu2_o), + .spniden_cpu3_o (spniden_cpu3_o), + .vinithi_cpu0_o (vinithi_cpu0_o), + .vinithi_cpu1_o (vinithi_cpu1_o), + .vinithi_cpu2_o (vinithi_cpu2_o), + .vinithi_cpu3_o (vinithi_cpu3_o), + + // inputs + .aa64naa32_i (AA64nAA32[`MAIA_CN:0]), + .cfgend_i (CFGEND[`MAIA_CN:0]), + .cfgte_i (CFGTE[`MAIA_CN:0]), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_areset_l2dt (ck_cpu0_areset_l2dt), + .ck_cpu0_commrx (ck_cpu0_commrx), + .ck_cpu0_commtx (ck_cpu0_commtx), + .ck_cpu0_dbgnopwrdwn (ck_cpu0_dbgnopwrdwn), + .ck_cpu0_dbgrstreq (ck_cpu0_dbgrstreq), + .ck_cpu0_ncommirq (ck_cpu0_ncommirq), + .ck_cpu0_npmuirq (ck_cpu0_npmuirq), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu0_reset1_n_l2dt (ck_cpu0_reset1_n_l2dt), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_areset_l2dt (ck_cpu1_areset_l2dt), + .ck_cpu1_commrx (ck_cpu1_commrx), + .ck_cpu1_commtx (ck_cpu1_commtx), + .ck_cpu1_dbgnopwrdwn (ck_cpu1_dbgnopwrdwn), + .ck_cpu1_dbgrstreq (ck_cpu1_dbgrstreq), + .ck_cpu1_ncommirq (ck_cpu1_ncommirq), + .ck_cpu1_npmuirq (ck_cpu1_npmuirq), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu1_reset1_n_l2dt (ck_cpu1_reset1_n_l2dt), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_areset_l2dt (ck_cpu2_areset_l2dt), + .ck_cpu2_commrx (ck_cpu2_commrx), + .ck_cpu2_commtx (ck_cpu2_commtx), + .ck_cpu2_dbgnopwrdwn (ck_cpu2_dbgnopwrdwn), + .ck_cpu2_dbgrstreq (ck_cpu2_dbgrstreq), + .ck_cpu2_ncommirq (ck_cpu2_ncommirq), + .ck_cpu2_npmuirq (ck_cpu2_npmuirq), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu2_reset1_n_l2dt (ck_cpu2_reset1_n_l2dt), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_areset_l2dt (ck_cpu3_areset_l2dt), + .ck_cpu3_commrx (ck_cpu3_commrx), + .ck_cpu3_commtx (ck_cpu3_commtx), + .ck_cpu3_dbgnopwrdwn (ck_cpu3_dbgnopwrdwn), + .ck_cpu3_dbgrstreq (ck_cpu3_dbgrstreq), + .ck_cpu3_ncommirq (ck_cpu3_ncommirq), + .ck_cpu3_npmuirq (ck_cpu3_npmuirq), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_cpu3_reset1_n_l2dt (ck_cpu3_reset1_n_l2dt), + .ck_gclkfr (ck_gclkfr), + .clrexmonreq_i (CLREXMONREQ), + .clusteridaff1_i (CLUSTERIDAFF1[7:0]), + .clusteridaff2_i (CLUSTERIDAFF2[7:0]), + .cp15sdisable_i (CP15SDISABLE[`MAIA_CN:0]), + .cryptodisable_i (CRYPTODISABLE[`MAIA_CN:0]), + .dbgack_cpu0_i (dbgack_cpu0_i), + .dbgack_cpu1_i (dbgack_cpu1_i), + .dbgack_cpu2_i (dbgack_cpu2_i), + .dbgack_cpu3_i (dbgack_cpu3_i), + .dbgen_i (DBGEN[`MAIA_CN:0]), + .dbgl1rstdisable_i (DBGL1RSTDISABLE), + .dbgromaddr_i (DBGROMADDR[43:12]), + .dbgromaddrv_i (DBGROMADDRV), + .dftcrclkdisable_i (DFTCRCLKDISABLE[`MAIA_CN:0]), + .dftramhold_i (DFTRAMHOLD), + .dftrstdisable_i (DFTRSTDISABLE), + .dftse_i (DFTSE), + .ds_cpu0_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_cpu0_sev_req (ds_cpu0_sev_req), + .ds_cpu1_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_cpu1_sev_req (ds_cpu1_sev_req), + .ds_cpu2_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_cpu2_sev_req (ds_cpu2_sev_req), + .ds_cpu3_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_cpu3_sev_req (ds_cpu3_sev_req), + .eventi_i (EVENTI), + .giccdisable_i (GICCDISABLE), + .l2_reset3 (l2_reset3), + .ncorereset_i (nCORERESET[`MAIA_CN:0]), + .ncpuporeset_i (nCPUPORESET[`MAIA_CN:0]), + .niden_i (NIDEN[`MAIA_CN:0]), + .nmbistreset_i (nMBISTRESET), + .pm_export_cpu0_i (pm_export_cpu0_i), + .pm_export_cpu1_i (pm_export_cpu1_i), + .pm_export_cpu2_i (pm_export_cpu2_i), + .pm_export_cpu3_i (pm_export_cpu3_i), + .pmuevent_cpu0_i (pmuevent_cpu0_i[24:0]), + .pmuevent_cpu1_i (pmuevent_cpu1_i[24:0]), + .pmuevent_cpu2_i (pmuevent_cpu2_i[24:0]), + .pmuevent_cpu3_i (pmuevent_cpu3_i[24:0]), + .rvbaraddr0_i (RVBARADDR0[43:2]), + .rvbaraddr1_i (RVBARADDR1[43:2]), + .rvbaraddr2_i (RVBARADDR2[43:2]), + .rvbaraddr3_i (RVBARADDR3[43:2]), + .spiden_i (SPIDEN[`MAIA_CN:0]), + .spniden_i (SPNIDEN[`MAIA_CN:0]), + .vinithi_i (VINITHI[`MAIA_CN:0]) + ); // ucpu_io + + maia_dt_sb udt_sb( // outputs + .afreadym0_o (AFREADYM0), + .afreadym1_o (AFREADYM1), + .afreadym2_o (AFREADYM2), + .afreadym3_o (AFREADYM3), + .afvalidm_cpu0_o (afvalidm_cpu0_o), + .afvalidm_cpu1_o (afvalidm_cpu1_o), + .afvalidm_cpu2_o (afvalidm_cpu2_o), + .afvalidm_cpu3_o (afvalidm_cpu3_o), + .atbytesm0_o (ATBYTESM0[1:0]), + .atbytesm1_o (ATBYTESM1[1:0]), + .atbytesm2_o (ATBYTESM2[1:0]), + .atbytesm3_o (ATBYTESM3[1:0]), + .atclken_cpu0_o (atclken_cpu0_o), + .atclken_cpu1_o (atclken_cpu1_o), + .atclken_cpu2_o (atclken_cpu2_o), + .atclken_cpu3_o (atclken_cpu3_o), + .atdatam0_o (ATDATAM0[31:0]), + .atdatam1_o (ATDATAM1[31:0]), + .atdatam2_o (ATDATAM2[31:0]), + .atdatam3_o (ATDATAM3[31:0]), + .atidm0_o (ATIDM0[6:0]), + .atidm1_o (ATIDM1[6:0]), + .atidm2_o (ATIDM2[6:0]), + .atidm3_o (ATIDM3[6:0]), + .atreadym_cpu0_o (atreadym_cpu0_o), + .atreadym_cpu1_o (atreadym_cpu1_o), + .atreadym_cpu2_o (atreadym_cpu2_o), + .atreadym_cpu3_o (atreadym_cpu3_o), + .atvalidm0_o (ATVALIDM0), + .atvalidm1_o (ATVALIDM1), + .atvalidm2_o (ATVALIDM2), + .atvalidm3_o (ATVALIDM3), + .syncreqm_cpu0_o (syncreqm_cpu0_o), + .syncreqm_cpu1_o (syncreqm_cpu1_o), + .syncreqm_cpu2_o (syncreqm_cpu2_o), + .syncreqm_cpu3_o (syncreqm_cpu3_o), + .tsvalueb_cpu0_o (tsvalueb_cpu0_o[63:0]), + .tsvalueb_cpu1_o (tsvalueb_cpu1_o[63:0]), + .tsvalueb_cpu2_o (tsvalueb_cpu2_o[63:0]), + .tsvalueb_cpu3_o (tsvalueb_cpu3_o[63:0]), + + // inputs + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .TSVALUEB (TSVALUEB[63:0]), + .afreadym_cpu0_i (afreadym_cpu0_i), + .afreadym_cpu1_i (afreadym_cpu1_i), + .afreadym_cpu2_i (afreadym_cpu2_i), + .afreadym_cpu3_i (afreadym_cpu3_i), + .afvalidm0_i (AFVALIDM0), + .afvalidm1_i (AFVALIDM1), + .afvalidm2_i (AFVALIDM2), + .afvalidm3_i (AFVALIDM3), + .atbytesm_cpu0_i (atbytesm_cpu0_i[1:0]), + .atbytesm_cpu1_i (atbytesm_cpu1_i[1:0]), + .atbytesm_cpu2_i (atbytesm_cpu2_i[1:0]), + .atbytesm_cpu3_i (atbytesm_cpu3_i[1:0]), + .atclken_i (ATCLKEN), + .atdatam_cpu0_i (atdatam_cpu0_i[31:0]), + .atdatam_cpu1_i (atdatam_cpu1_i[31:0]), + .atdatam_cpu2_i (atdatam_cpu2_i[31:0]), + .atdatam_cpu3_i (atdatam_cpu3_i[31:0]), + .atidm_cpu0_i (atidm_cpu0_i[6:0]), + .atidm_cpu1_i (atidm_cpu1_i[6:0]), + .atidm_cpu2_i (atidm_cpu2_i[6:0]), + .atidm_cpu3_i (atidm_cpu3_i[6:0]), + .atreadym0_i (ATREADYM0), + .atreadym1_i (ATREADYM1), + .atreadym2_i (ATREADYM2), + .atreadym3_i (ATREADYM3), + .atvalidm_cpu0_i (atvalidm_cpu0_i), + .atvalidm_cpu1_i (atvalidm_cpu1_i), + .atvalidm_cpu2_i (atvalidm_cpu2_i), + .atvalidm_cpu3_i (atvalidm_cpu3_i), + .ck_gclkfr (ck_gclkfr), + .dt_cpu0_trcauxctlr_sb_rcg_disable_pclk (dt_cpu0_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu1_trcauxctlr_sb_rcg_disable_pclk (dt_cpu1_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu2_trcauxctlr_sb_rcg_disable_pclk (dt_cpu2_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu3_trcauxctlr_sb_rcg_disable_pclk (dt_cpu3_trcauxctlr_sb_rcg_disable_pclk), + .etclken_cpu0_i (etclken_cpu0_i), + .etclken_cpu1_i (etclken_cpu1_i), + .etclken_cpu2_i (etclken_cpu2_i), + .etclken_cpu3_i (etclken_cpu3_i), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nMBISTRESET (nMBISTRESET), + .syncreqm0_i (SYNCREQM0), + .syncreqm1_i (SYNCREQM1), + .syncreqm2_i (SYNCREQM2), + .syncreqm3_i (SYNCREQM3) + ); // udt_sb + + maia_ncpu_reg_rep uncpu_reg_rep( // outputs + .ds_cpu0_ic_aa64naa32_reg_o (ds_cpu0_ic_aa64naa32_i), + .ds_cpu0_ic_cpsr_mode_reg_o (ds_cpu0_ic_cpsr_mode_i[4:0]), + .ds_cpu0_ic_hcr_change_reg_o (ds_cpu0_ic_hcr_change_i), + .ds_cpu0_ic_sample_spr_reg_o (ds_cpu0_ic_sample_spr_i), + .ds_cpu0_ic_scr_change_reg_o (ds_cpu0_ic_scr_change_i), + .ds_cpu1_ic_aa64naa32_reg_o (ds_cpu1_ic_aa64naa32_i), + .ds_cpu1_ic_cpsr_mode_reg_o (ds_cpu1_ic_cpsr_mode_i[4:0]), + .ds_cpu1_ic_hcr_change_reg_o (ds_cpu1_ic_hcr_change_i), + .ds_cpu1_ic_sample_spr_reg_o (ds_cpu1_ic_sample_spr_i), + .ds_cpu1_ic_scr_change_reg_o (ds_cpu1_ic_scr_change_i), + .ds_cpu2_ic_aa64naa32_reg_o (ds_cpu2_ic_aa64naa32_i), + .ds_cpu2_ic_cpsr_mode_reg_o (ds_cpu2_ic_cpsr_mode_i[4:0]), + .ds_cpu2_ic_hcr_change_reg_o (ds_cpu2_ic_hcr_change_i), + .ds_cpu2_ic_sample_spr_reg_o (ds_cpu2_ic_sample_spr_i), + .ds_cpu2_ic_scr_change_reg_o (ds_cpu2_ic_scr_change_i), + .ds_cpu3_ic_aa64naa32_reg_o (ds_cpu3_ic_aa64naa32_i), + .ds_cpu3_ic_cpsr_mode_reg_o (ds_cpu3_ic_cpsr_mode_i[4:0]), + .ds_cpu3_ic_hcr_change_reg_o (ds_cpu3_ic_hcr_change_i), + .ds_cpu3_ic_sample_spr_reg_o (ds_cpu3_ic_sample_spr_i), + .ds_cpu3_ic_scr_change_reg_o (ds_cpu3_ic_scr_change_i), + .ic_block_eoi_sgi_wr_reg_o (ic_block_eoi_sgi_wr[`MAIA_CN:0]), + .ic_el_change_complete_reg_o (ic_el_change_complete[`MAIA_CN:0]), + .ic_hcr_change_complete_reg_o (ic_hcr_change_complete[`MAIA_CN:0]), + .ic_ich_el2_tall0_reg_o (ic_ich_el2_tall0[`MAIA_CN:0]), + .ic_ich_el2_tall1_reg_o (ic_ich_el2_tall1[`MAIA_CN:0]), + .ic_ich_el2_tc_reg_o (ic_ich_el2_tc[`MAIA_CN:0]), + .ic_nfiq_reg_o (ic_nfiq[`MAIA_CN:0]), + .ic_nirq_reg_o (ic_nirq[`MAIA_CN:0]), + .ic_nsei_reg_o (ic_nsei[`MAIA_CN:0]), + .ic_nvfiq_reg_o (ic_nvfiq[`MAIA_CN:0]), + .ic_nvirq_reg_o (ic_nvirq[`MAIA_CN:0]), + .ic_nvsei_reg_o (ic_nvsei[`MAIA_CN:0]), + .ic_sample_spr_reg_o (ic_sample_spr[`MAIA_CN:0]), + .ic_scr_change_complete_reg_o (ic_scr_change_complete[`MAIA_CN:0]), + .ic_sra_el1ns_en_reg_o (ic_sra_el1ns_en[`MAIA_CN:0]), + .ic_sra_el1s_en_reg_o (ic_sra_el1s_en[`MAIA_CN:0]), + .ic_sra_el2_en_reg_o (ic_sra_el2_en[`MAIA_CN:0]), + .ic_sra_el3_en_reg_o (ic_sra_el3_en[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap_reg_o (ic_sre_el1ns_hyp_trap[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap_reg_o (ic_sre_el1ns_mon_trap[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap_reg_o (ic_sre_el1s_mon_trap[`MAIA_CN:0]), + .ic_sre_el2_mon_trap_reg_o (ic_sre_el2_mon_trap[`MAIA_CN:0]), + + // inputs + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_cpu0_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_cpu0_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_cpu0_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_cpu0_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_cpu1_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_cpu1_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_cpu1_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_cpu1_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_cpu1_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_cpu2_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_cpu2_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_cpu2_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_cpu2_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_cpu2_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_cpu3_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_cpu3_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_cpu3_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_cpu3_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_cpu3_ic_scr_change (ds_cpu3_ic_scr_change), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr_o[`MAIA_CN:0]), + .ic_el_change_complete (ic_el_change_complete_o[`MAIA_CN:0]), + .ic_hcr_change_complete (ic_hcr_change_complete_o[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0_o[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1_o[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc_o[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .ic_sample_spr (ic_sample_spr_o[`MAIA_CN:0]), + .ic_scr_change_complete (ic_scr_change_complete_o[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en_o[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en_o[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en_o[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en_o[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap_o[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap_o[`MAIA_CN:0]) + ); // uncpu_reg_rep + +//----------------------------------------------------------------------------- +// OVL Assertions +//----------------------------------------------------------------------------- +`ifdef ARM_ASSERT_ON + `include "maia_noncpu_feq20_s_val.v" +`endif + +endmodule // maia_noncpu_feq20_s + +//ARMAUTO UNDEF START +`define MAIA_UNDEFINE +`include "maia_header.v" +`undef MAIA_UNDEFINE +//ARMAUTO UNDEF END diff --git a/Security Algo Accelerator/logical/maia/verilog/maia_noncpu_feq28.v b/Security Algo Accelerator/logical/maia/verilog/maia_noncpu_feq28.v new file mode 100644 index 0000000000..cf90e92932 --- /dev/null +++ b/Security Algo Accelerator/logical/maia/verilog/maia_noncpu_feq28.v @@ -0,0 +1,7934 @@ +//----------------------------------------------------------------------------- +// The confidential and proprietary information contained in this file may +// only be used by a person authorised under and to the extent permitted +// by a subsisting licensing agreement from ARM Limited. +// +// (C) COPYRIGHT 2013-2014 ARM Limited. +// ALL RIGHTS RESERVED +// +// This entire notice must be reproduced on all copies of this file +// and copies of this file may only be made by a person if such person is +// permitted to do so under the terms of a subsisting license agreement +// from ARM Limited. +// +// Filename : $RCSfile: maia_noncpu_feq28.v $ +// Checked In : $Date: 2015-05-06 10:47:09 -0500 (Wed, 06 May 2015) $ +// Revision : $Revision: 73443 $ +// Release Information : Cortex-A72-r1p0-00rel0 +// +//----------------------------------------------------------------------------- +// Verilog-2001 (IEEE Std 1364-2001) +//----------------------------------------------------------------------------- + +//# +//# Overview +//# ======== +//# + +// +// This is top-level interconnect layer for the non-CPU blocks at the Maia top-level. +// + +//# +//# Module Declaration +//# ================== +//# + +`include "maia_header.v" + +`define MAIA_CN 3 + +module maia_noncpu_feq28 ( + CLK, + CLKEN, + nCPUPORESET, + nCORERESET, + nL2RESET, + L2RSTDISABLE, + WARMRSTREQ, + CFGEND, + VINITHI, + CFGTE, + CP15SDISABLE, + CLUSTERIDAFF1, + CLUSTERIDAFF2, + AA64nAA32, + RVBARADDR0, +// BEGIN INCLUDE FOR CPU1 + RVBARADDR1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + RVBARADDR2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + RVBARADDR3, +// END INCLUDE FOR CPU3 + CRYPTODISABLE, + nFIQ, + nIRQ, + nSEI, + nREI, + nVFIQ, + nVIRQ, + nVSEI, +// BEGIN NO-GIC pins + nVCPUMNTIRQ, +// END NO-GIC pins + PERIPHBASE, +// BEGIN NO-GIC pins + GICCDISABLE, + ICDTVALID, + ICDTREADY, + ICDTDATA, + ICDTLAST, + ICDTDEST, + ICCTVALID, + ICCTREADY, + ICCTDATA, + ICCTLAST, + ICCTID, +// END NO-GIC pins + CNTVALUEB, + CNTCLKEN, + nCNTPNSIRQ, + nCNTPSIRQ, + nCNTVIRQ, + nCNTHPIRQ, + CLREXMONREQ, + CLREXMONACK, + EVENTI, + EVENTO, + STANDBYWFI, + STANDBYWFE, + STANDBYWFIL2, + SMPEN, + CPUQACTIVE, + CPUQREQn, + CPUQACCEPTn, + CPUQDENY, + L2QACTIVE, + L2QREQn, + L2QACCEPTn, + L2QDENY, + L2FLUSHREQ, + L2FLUSHDONE, + nINTERRIRQ, + nEXTERRIRQ, + SYSBARDISABLE, + BROADCASTINNER, + BROADCASTOUTER, + BROADCASTCACHEMAINT, + ACLKENM, + ACINACTM, + AWREADYM, + AWVALIDM, + AWIDM, + AWADDRM, + AWLENM, + AWSIZEM, + AWBURSTM, + AWBARM, + AWDOMAINM, + AWLOCKM, + AWCACHEM, + AWPROTM, + AWSNOOPM, + AWUNIQUEM, + WRMEMATTR, + WREADYM, + WVALIDM, + WDATAM, + WSTRBM, + WIDM, + WLASTM, + BREADYM, + BVALIDM, + BIDM, + BRESPM, + ARREADYM, + ARVALIDM, + ARIDM, + ARADDRM, + ARLENM, + ARSIZEM, + ARBURSTM, + ARBARM, + ARDOMAINM, + ARLOCKM, + ARCACHEM, + ARPROTM, + ARSNOOPM, + RDMEMATTR, + RREADYM, + RVALIDM, + RIDM, + RDATAM, + RRESPM, + RLASTM, + ACREADYM, + ACVALIDM, + ACADDRM, + ACPROTM, + ACSNOOPM, + CRREADYM, + CRVALIDM, + CRRESPM, + CDREADYM, + CDVALIDM, + CDDATAM, + CDLASTM, + RACKM, + WACKM, + ACLKENS, + AINACTS, +// BEGIN NO-ACP pins + AWREADYS, + AWVALIDS, + AWIDS, + AWADDRS, + AWLENS, + AWCACHES, + AWUSERS, + AWPROTS, + WREADYS, + WVALIDS, + WDATAS, + WSTRBS, + WLASTS, + BREADYS, + BVALIDS, + BIDS, + BRESPS, + ARREADYS, + ARVALIDS, + ARIDS, + ARADDRS, + ARLENS, + ARCACHES, + ARUSERS, + ARPROTS, + RREADYS, + RVALIDS, + RIDS, + RDATAS, + RRESPS, + RLASTS, +// END NO-ACP pins + DBGROMADDR, + DBGROMADDRV, + DBGACK, + nCOMMIRQ, + COMMRX, + COMMTX, + DBGRSTREQ, + DBGNOPWRDWN, + DBGL1RSTDISABLE, + nPMUIRQ, + PMUEVENT0, +// BEGIN INCLUDE FOR CPU1 + PMUEVENT1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + PMUEVENT2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + PMUEVENT3, +// END INCLUDE FOR CPU3 + ATCLKEN, + TSVALUEB, + ATREADYM0, + AFVALIDM0, + ATDATAM0, + ATVALIDM0, + ATBYTESM0, + AFREADYM0, + ATIDM0, + SYNCREQM0, +// BEGIN INCLUDE FOR CPU1 + ATREADYM1, + AFVALIDM1, + ATDATAM1, + ATVALIDM1, + ATBYTESM1, + AFREADYM1, + ATIDM1, + SYNCREQM1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ATREADYM2, + AFVALIDM2, + ATDATAM2, + ATVALIDM2, + ATBYTESM2, + AFREADYM2, + ATIDM2, + SYNCREQM2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ATREADYM3, + AFVALIDM3, + ATDATAM3, + ATVALIDM3, + ATBYTESM3, + AFREADYM3, + ATIDM3, + SYNCREQM3, +// END INCLUDE FOR CPU3 + PCLKDBG, + PCLKENDBG, + nPRESETDBG, + PSELDBG, + PADDRDBG, + PADDRDBG31, + PENABLEDBG, + PWRITEDBG, + PWDATADBG, + PRDATADBG, + PREADYDBG, + PSLVERRDBG, + EDBGRQ, + PMUSNAPSHOTREQ, + PMUSNAPSHOTACK, + DBGPWRDUP, + DBGPWRUPREQ, + CTICHIN, + CTICHOUTACK, + CTICHOUT, + CTICHINACK, + CISBYPASS, + CIHSBYPASS, + CTIIRQ, + CTIIRQACK, + DBGEN, + NIDEN, + SPIDEN, + SPNIDEN, + DFTSE, + DFTRSTDISABLE, + DFTCRCLKDISABLE, + DFTL2CLKDISABLE, + DFTRAMHOLD, + DFTCLKBYPASS, + DFTMCPHOLD, + nMBISTRESET, + MBISTREQ, + +//----------------------------------------------------------------------------- +// Signals from maia -> maia_cpu_io -> maia_cpu +//----------------------------------------------------------------------------- +// Outputs to maia_cpu + ncpuporeset_cpu0_o, + ncorereset_cpu0_o, + + cfgend_cpu0_o, + cfgte_cpu0_o, + cp15sdisable_cpu0_o, + vinithi_cpu0_o, + clusteridaff1_cpu0_o, + clusteridaff2_cpu0_o, + cpuid_cpu0_o, + aa64naa32_cpu0_o, + rvbaraddr_cpu0_o, + cryptodisable_cpu0_o, + giccdisable_cpu0_o, + + dbgromaddr_cpu0_o, + dbgromaddrv_cpu0_o, + dbgl1rstdisable_cpu0_o, + + dbgen_cpu0_o, + niden_cpu0_o, + spiden_cpu0_o, + spniden_cpu0_o, + + tsvalueb_cpu0_o, + + atclken_cpu0_o, + afvalidm_cpu0_o, + atreadym_cpu0_o, + syncreqm_cpu0_o, + + dftse_cpu0_o, + dftrstdisable_cpu0_o, + dftcrclkdisable_cpu0_o, + dftramhold_cpu0_o, + + nmbistreset_cpu0_o, + +// BEGIN INCLUDE FOR CPU1 + ncpuporeset_cpu1_o, + ncorereset_cpu1_o, + + cfgend_cpu1_o, + cfgte_cpu1_o, + cp15sdisable_cpu1_o, + vinithi_cpu1_o, + clusteridaff1_cpu1_o, + clusteridaff2_cpu1_o, + cpuid_cpu1_o, + aa64naa32_cpu1_o, + rvbaraddr_cpu1_o, + cryptodisable_cpu1_o, + giccdisable_cpu1_o, + + dbgromaddr_cpu1_o, + dbgromaddrv_cpu1_o, + dbgl1rstdisable_cpu1_o, + + dbgen_cpu1_o, + niden_cpu1_o, + spiden_cpu1_o, + spniden_cpu1_o, + + tsvalueb_cpu1_o, + + atclken_cpu1_o, + afvalidm_cpu1_o, + atreadym_cpu1_o, + syncreqm_cpu1_o, + + dftse_cpu1_o, + dftrstdisable_cpu1_o, + dftcrclkdisable_cpu1_o, + dftramhold_cpu1_o, + + nmbistreset_cpu1_o, +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + ncpuporeset_cpu2_o, + ncorereset_cpu2_o, + + cfgend_cpu2_o, + cfgte_cpu2_o, + cp15sdisable_cpu2_o, + vinithi_cpu2_o, + clusteridaff1_cpu2_o, + clusteridaff2_cpu2_o, + cpuid_cpu2_o, + aa64naa32_cpu2_o, + rvbaraddr_cpu2_o, + cryptodisable_cpu2_o, + giccdisable_cpu2_o, + + dbgromaddr_cpu2_o, + dbgromaddrv_cpu2_o, + dbgl1rstdisable_cpu2_o, + + dbgen_cpu2_o, + niden_cpu2_o, + spiden_cpu2_o, + spniden_cpu2_o, + + tsvalueb_cpu2_o, + + atclken_cpu2_o, + afvalidm_cpu2_o, + atreadym_cpu2_o, + syncreqm_cpu2_o, + + dftse_cpu2_o, + dftrstdisable_cpu2_o, + dftcrclkdisable_cpu2_o, + dftramhold_cpu2_o, + + nmbistreset_cpu2_o, +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + ncpuporeset_cpu3_o, + ncorereset_cpu3_o, + + cfgend_cpu3_o, + cfgte_cpu3_o, + cp15sdisable_cpu3_o, + vinithi_cpu3_o, + clusteridaff1_cpu3_o, + clusteridaff2_cpu3_o, + cpuid_cpu3_o, + aa64naa32_cpu3_o, + rvbaraddr_cpu3_o, + cryptodisable_cpu3_o, + giccdisable_cpu3_o, + + dbgromaddr_cpu3_o, + dbgromaddrv_cpu3_o, + dbgl1rstdisable_cpu3_o, + + dbgen_cpu3_o, + niden_cpu3_o, + spiden_cpu3_o, + spniden_cpu3_o, + + tsvalueb_cpu3_o, + + atclken_cpu3_o, + afvalidm_cpu3_o, + atreadym_cpu3_o, + syncreqm_cpu3_o, + + dftse_cpu3_o, + dftrstdisable_cpu3_o, + dftcrclkdisable_cpu3_o, + dftramhold_cpu3_o, + + nmbistreset_cpu3_o, +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Signals from maia_cpu -> maia_cpu_io -> maia +//----------------------------------------------------------------------------- +// Inputs from maia_cpu + ds_cpu0_sev_req, + ds_cpu0_sevl_req, + ds_cpu0_cpuectlr_smp, + + ncommirq_cpu0_i, + commrx_cpu0_i, + commtx_cpu0_i, + dbgack_cpu0_i, + dbgrstreq_cpu0_i, + dbgnopwrdwn_cpu0_i, + + npmuirq_cpu0_i, + pmuevent_cpu0_i, + pm_export_cpu0_i, + + etclken_cpu0_i, + afreadym_cpu0_i, + atbytesm_cpu0_i, + atdatam_cpu0_i, + atidm_cpu0_i, + atvalidm_cpu0_i, + +// BEGIN INCLUDE FOR CPU1 + ds_cpu1_sev_req, + ds_cpu1_sevl_req, + ds_cpu1_cpuectlr_smp, + + ncommirq_cpu1_i, + commrx_cpu1_i, + commtx_cpu1_i, + dbgack_cpu1_i, + dbgrstreq_cpu1_i, + dbgnopwrdwn_cpu1_i, + + npmuirq_cpu1_i, + pmuevent_cpu1_i, + pm_export_cpu1_i, + + etclken_cpu1_i, + afreadym_cpu1_i, + atbytesm_cpu1_i, + atdatam_cpu1_i, + atidm_cpu1_i, + atvalidm_cpu1_i, +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + ds_cpu2_sev_req, + ds_cpu2_sevl_req, + ds_cpu2_cpuectlr_smp, + + ncommirq_cpu2_i, + commrx_cpu2_i, + commtx_cpu2_i, + dbgack_cpu2_i, + dbgrstreq_cpu2_i, + dbgnopwrdwn_cpu2_i, + + npmuirq_cpu2_i, + pmuevent_cpu2_i, + pm_export_cpu2_i, + + etclken_cpu2_i, + afreadym_cpu2_i, + atbytesm_cpu2_i, + atdatam_cpu2_i, + atidm_cpu2_i, + atvalidm_cpu2_i, +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + ds_cpu3_sev_req, + ds_cpu3_sevl_req, + ds_cpu3_cpuectlr_smp, + + ncommirq_cpu3_i, + commrx_cpu3_i, + commtx_cpu3_i, + dbgack_cpu3_i, + dbgrstreq_cpu3_i, + dbgnopwrdwn_cpu3_i, + + npmuirq_cpu3_i, + pmuevent_cpu3_i, + pm_export_cpu3_i, + + etclken_cpu3_i, + afreadym_cpu3_i, + atbytesm_cpu3_i, + atdatam_cpu3_i, + atidm_cpu3_i, + atvalidm_cpu3_i, +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// L2 interface +//----------------------------------------------------------------------------- + l2_cpu0_mbist1_addr_b1, + l2_cpu0_mbist1_array_b1, + l2_cpu0_mbist1_be_b1, + l2_cpu0_mbist1_en_b1, + l2_cpu0_mbist1_rd_en_b1, + l2_cpu0_mbist1_wr_en_b1, + l2_cpu0_mbist1_all_b1, +// BEGIN INCLUDE FOR CPU1 + l2_cpu1_mbist1_addr_b1, + l2_cpu1_mbist1_array_b1, + l2_cpu1_mbist1_be_b1, + l2_cpu1_mbist1_en_b1, + l2_cpu1_mbist1_rd_en_b1, + l2_cpu1_mbist1_wr_en_b1, + l2_cpu1_mbist1_all_b1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + l2_cpu2_mbist1_addr_b1, + l2_cpu2_mbist1_array_b1, + l2_cpu2_mbist1_be_b1, + l2_cpu2_mbist1_en_b1, + l2_cpu2_mbist1_rd_en_b1, + l2_cpu2_mbist1_wr_en_b1, + l2_cpu2_mbist1_all_b1, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + l2_cpu3_mbist1_addr_b1, + l2_cpu3_mbist1_array_b1, + l2_cpu3_mbist1_be_b1, + l2_cpu3_mbist1_en_b1, + l2_cpu3_mbist1_rd_en_b1, + l2_cpu3_mbist1_wr_en_b1, + l2_cpu3_mbist1_all_b1, +// END INCLUDE FOR CPU3 + +// BEGIN L2-CPU interface + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + l2_cpu0_cfg_ecc_en, + l2_cpu0_arb_thrshld_timeout_en, + l2_cpu0_disable_clean_evict_opt, + l2_cpu0_dext_err_r2, + l2_cpu0_dext_err_type_r2, + l2_cpu0_dsngl_ecc_err_r3, + l2_cpu0_ddbl_ecc_err_r3, + l2_cpu0_ddata_r2, + l2_cpu0_barrier_done, + l2_cpu0_spec_valid, + l2_cpu0_spec_bufid, + l2_cpu0_rvalid, + l2_cpu0_rstate, + l2_cpu0_rexfail, + l2_cpu0_rbufid, + l2_cpu0_dvalid_r1, + l2_cpu0_dlast_r1, + l2_cpu0_dbufid_r1, + l2_cpu0_iext_err_r2, + l2_cpu0_iext_err_type_r2, + l2_cpu0_isngl_ecc_err_r3, + l2_cpu0_idbl_ecc_err_r3, + l2_cpu0_idata_r2, + l2_cpu0_ivalid_r1, + l2_cpu0_ibufid_r1, + l2_cpu0_ls_sync_req, + l2_cpu0_ccb_req_addr_c3, + l2_cpu0_ccb_dbg_req_c3, + l2_cpu0_ls_ccb_clken_c3, + l2_cpu0_ls_ccb_req_c3, + l2_cpu0_ccb_req_id_c3, + l2_cpu0_ccb_req_type_c3, + l2_cpu0_ccb_req_info_c3, + l2_cpu0_if_ccb_clken_c3, + l2_cpu0_if_ccb_req_c3, + l2_cpu0_if_sync_req, + l2_cpu0_tlb_ccb_clken_c3, + l2_cpu0_tlb_ccb_req_c3, + l2_cpu0_tlb_sync_req, + l2_cpu0_tlb_sync_complete, + l2_cpu0_tbw_desc_vld, + l2_cpu0_tbw_ext_err, + l2_cpu0_tbw_ext_err_type, + l2_cpu0_tbw_dbl_ecc_err, + l2_cpu0_tbw_desc_data, + l2_cpu0_spr_rd_data, + l2_cpu0_l2_cache_size, + l2_cpu0_pf_throttle_q, + + l2_cpu0_wr_ex_resp, + l2_cpu0_wr_ex_fail, + + l2_cpu0_ic_base, + l2_cpu0_no_intctrl, + + + l2_cpu0_pmu_events, + + ds_cpu0_l2_spr_en, + ds_cpu0_l2_spr_rd, + ds_cpu0_l2_spr_wr, + ds_cpu0_l2_spr_addr, + ds_cpu0_l2_spr_dw, + ds_cpu0_l2_spr_wr_data, + + l2_cpu0_wr_data_vld_x1_q, + l2_cpu0_wr_evict_x1_q, + l2_cpu0_wr_data, + l2_cpu0_ls_rd_haz_vld_arb_q, + l2_cpu0_ls_wr_haz_vld_arb_q, + l2_cpu0_dt_pmu_evt_en, + + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + l2_cpu1_cfg_ecc_en, + l2_cpu1_arb_thrshld_timeout_en, + l2_cpu1_disable_clean_evict_opt, + l2_cpu1_dext_err_r2, + l2_cpu1_dext_err_type_r2, + l2_cpu1_dsngl_ecc_err_r3, + l2_cpu1_ddbl_ecc_err_r3, + l2_cpu1_ddata_r2, + l2_cpu1_barrier_done, + l2_cpu1_spec_valid, + l2_cpu1_spec_bufid, + l2_cpu1_rvalid, + l2_cpu1_rstate, + l2_cpu1_rexfail, + l2_cpu1_rbufid, + l2_cpu1_dvalid_r1, + l2_cpu1_dlast_r1, + l2_cpu1_dbufid_r1, + l2_cpu1_iext_err_r2, + l2_cpu1_iext_err_type_r2, + l2_cpu1_isngl_ecc_err_r3, + l2_cpu1_idbl_ecc_err_r3, + l2_cpu1_idata_r2, + l2_cpu1_ivalid_r1, + l2_cpu1_ibufid_r1, + l2_cpu1_ls_sync_req, + l2_cpu1_ccb_req_addr_c3, + l2_cpu1_ccb_dbg_req_c3, + l2_cpu1_ls_ccb_clken_c3, + l2_cpu1_ls_ccb_req_c3, + l2_cpu1_ccb_req_id_c3, + l2_cpu1_ccb_req_type_c3, + l2_cpu1_ccb_req_info_c3, + l2_cpu1_if_ccb_clken_c3, + l2_cpu1_if_ccb_req_c3, + l2_cpu1_if_sync_req, + l2_cpu1_tlb_ccb_clken_c3, + l2_cpu1_tlb_ccb_req_c3, + l2_cpu1_tlb_sync_req, + l2_cpu1_tlb_sync_complete, + l2_cpu1_tbw_desc_vld, + l2_cpu1_tbw_ext_err, + l2_cpu1_tbw_ext_err_type, + l2_cpu1_tbw_dbl_ecc_err, + l2_cpu1_tbw_desc_data, + l2_cpu1_spr_rd_data, + l2_cpu1_l2_cache_size, + l2_cpu1_pf_throttle_q, + + l2_cpu1_wr_ex_resp, + l2_cpu1_wr_ex_fail, + + l2_cpu1_ic_base, + l2_cpu1_no_intctrl, + + l2_cpu1_pmu_events, + + ds_cpu1_l2_spr_en, + ds_cpu1_l2_spr_rd, + ds_cpu1_l2_spr_wr, + ds_cpu1_l2_spr_addr, + ds_cpu1_l2_spr_dw, + ds_cpu1_l2_spr_wr_data, + + l2_cpu1_wr_data_vld_x1_q, + l2_cpu1_wr_evict_x1_q, + l2_cpu1_wr_data, + l2_cpu1_ls_rd_haz_vld_arb_q, + l2_cpu1_ls_wr_haz_vld_arb_q, + l2_cpu1_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + l2_cpu2_cfg_ecc_en, + l2_cpu2_arb_thrshld_timeout_en, + l2_cpu2_disable_clean_evict_opt, + l2_cpu2_dext_err_r2, + l2_cpu2_dext_err_type_r2, + l2_cpu2_dsngl_ecc_err_r3, + l2_cpu2_ddbl_ecc_err_r3, + l2_cpu2_ddata_r2, + l2_cpu2_barrier_done, + l2_cpu2_spec_valid, + l2_cpu2_spec_bufid, + l2_cpu2_rvalid, + l2_cpu2_rstate, + l2_cpu2_rexfail, + l2_cpu2_rbufid, + l2_cpu2_dvalid_r1, + l2_cpu2_dlast_r1, + l2_cpu2_dbufid_r1, + l2_cpu2_iext_err_r2, + l2_cpu2_iext_err_type_r2, + l2_cpu2_isngl_ecc_err_r3, + l2_cpu2_idbl_ecc_err_r3, + l2_cpu2_idata_r2, + l2_cpu2_ivalid_r1, + l2_cpu2_ibufid_r1, + l2_cpu2_ls_sync_req, + l2_cpu2_ccb_req_addr_c3, + l2_cpu2_ccb_dbg_req_c3, + l2_cpu2_ls_ccb_clken_c3, + l2_cpu2_ls_ccb_req_c3, + l2_cpu2_ccb_req_id_c3, + l2_cpu2_ccb_req_type_c3, + l2_cpu2_ccb_req_info_c3, + l2_cpu2_if_ccb_clken_c3, + l2_cpu2_if_ccb_req_c3, + l2_cpu2_if_sync_req, + l2_cpu2_tlb_ccb_clken_c3, + l2_cpu2_tlb_ccb_req_c3, + l2_cpu2_tlb_sync_req, + l2_cpu2_tlb_sync_complete, + l2_cpu2_tbw_desc_vld, + l2_cpu2_tbw_ext_err, + l2_cpu2_tbw_ext_err_type, + l2_cpu2_tbw_dbl_ecc_err, + l2_cpu2_tbw_desc_data, + l2_cpu2_spr_rd_data, + l2_cpu2_l2_cache_size, + l2_cpu2_pf_throttle_q, + + l2_cpu2_wr_ex_resp, + l2_cpu2_wr_ex_fail, + + l2_cpu2_ic_base, + l2_cpu2_no_intctrl, + + l2_cpu2_pmu_events, + + ds_cpu2_l2_spr_en, + ds_cpu2_l2_spr_rd, + ds_cpu2_l2_spr_wr, + ds_cpu2_l2_spr_addr, + ds_cpu2_l2_spr_dw, + ds_cpu2_l2_spr_wr_data, + + l2_cpu2_wr_data_vld_x1_q, + l2_cpu2_wr_evict_x1_q, + l2_cpu2_wr_data, + l2_cpu2_ls_rd_haz_vld_arb_q, + l2_cpu2_ls_wr_haz_vld_arb_q, + l2_cpu2_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + l2_cpu3_cfg_ecc_en, + l2_cpu3_arb_thrshld_timeout_en, + l2_cpu3_disable_clean_evict_opt, + l2_cpu3_dext_err_r2, + l2_cpu3_dext_err_type_r2, + l2_cpu3_dsngl_ecc_err_r3, + l2_cpu3_ddbl_ecc_err_r3, + l2_cpu3_ddata_r2, + l2_cpu3_barrier_done, + l2_cpu3_spec_valid, + l2_cpu3_spec_bufid, + l2_cpu3_rvalid, + l2_cpu3_rstate, + l2_cpu3_rexfail, + l2_cpu3_rbufid, + l2_cpu3_dvalid_r1, + l2_cpu3_dlast_r1, + l2_cpu3_dbufid_r1, + l2_cpu3_iext_err_r2, + l2_cpu3_iext_err_type_r2, + l2_cpu3_isngl_ecc_err_r3, + l2_cpu3_idbl_ecc_err_r3, + l2_cpu3_idata_r2, + l2_cpu3_ivalid_r1, + l2_cpu3_ibufid_r1, + l2_cpu3_ls_sync_req, + l2_cpu3_ccb_req_addr_c3, + l2_cpu3_ccb_dbg_req_c3, + l2_cpu3_ls_ccb_clken_c3, + l2_cpu3_ls_ccb_req_c3, + l2_cpu3_ccb_req_id_c3, + l2_cpu3_ccb_req_type_c3, + l2_cpu3_ccb_req_info_c3, + l2_cpu3_if_ccb_clken_c3, + l2_cpu3_if_ccb_req_c3, + l2_cpu3_if_sync_req, + l2_cpu3_tlb_ccb_clken_c3, + l2_cpu3_tlb_ccb_req_c3, + l2_cpu3_tlb_sync_req, + l2_cpu3_tlb_sync_complete, + l2_cpu3_tbw_desc_vld, + l2_cpu3_tbw_ext_err, + l2_cpu3_tbw_ext_err_type, + l2_cpu3_tbw_dbl_ecc_err, + l2_cpu3_tbw_desc_data, + l2_cpu3_spr_rd_data, + l2_cpu3_l2_cache_size, + l2_cpu3_pf_throttle_q, + + l2_cpu3_wr_ex_resp, + l2_cpu3_wr_ex_fail, + + l2_cpu3_ic_base, + l2_cpu3_no_intctrl, + + l2_cpu3_pmu_events, + + ds_cpu3_l2_spr_en, + ds_cpu3_l2_spr_rd, + ds_cpu3_l2_spr_wr, + ds_cpu3_l2_spr_addr, + ds_cpu3_l2_spr_dw, + ds_cpu3_l2_spr_wr_data, + + l2_cpu3_wr_data_vld_x1_q, + l2_cpu3_wr_evict_x1_q, + l2_cpu3_wr_data, + l2_cpu3_ls_rd_haz_vld_arb_q, + l2_cpu3_ls_wr_haz_vld_arb_q, + l2_cpu3_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// tag_pipe / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_flsh_ls_rd_l2_dly, + l2_cpu0_flsh_ls_wr_l2_dly, + + l2_cpu0_wr_data_stall, + + l2_cpu1_flsh_ls_rd_l2_dly, + l2_cpu1_flsh_ls_wr_l2_dly, + + l2_cpu1_wr_data_stall, + + l2_cpu2_flsh_ls_rd_l2_dly, + l2_cpu2_flsh_ls_wr_l2_dly, + + l2_cpu2_wr_data_stall, + + l2_cpu3_flsh_ls_rd_l2_dly, + l2_cpu3_flsh_ls_wr_l2_dly, + + l2_cpu3_wr_data_stall, + + l2_cpu0_flsh_ls_rd_id_l2_dly, + l2_cpu0_flsh_ls_wr_id_l2_dly, + + l2_cpu1_flsh_ls_rd_id_l2_dly, + l2_cpu1_flsh_ls_wr_id_l2_dly, + + l2_cpu2_flsh_ls_rd_id_l2_dly, + l2_cpu2_flsh_ls_wr_id_l2_dly, + + l2_cpu3_flsh_ls_rd_id_l2_dly, + l2_cpu3_flsh_ls_wr_id_l2_dly, + + l2_cpu0_flsh_ls_rd_l4_dly, + l2_cpu0_flsh_if_rd_l4_dly, + l2_cpu0_flsh_tw_rd_l4_dly, + l2_cpu0_flsh_ls_wr_l4_dly, + + l2_cpu1_flsh_ls_rd_l4_dly, + l2_cpu1_flsh_if_rd_l4_dly, + l2_cpu1_flsh_tw_rd_l4_dly, + l2_cpu1_flsh_ls_wr_l4_dly, + + l2_cpu2_flsh_ls_rd_l4_dly, + l2_cpu2_flsh_if_rd_l4_dly, + l2_cpu2_flsh_tw_rd_l4_dly, + l2_cpu2_flsh_ls_wr_l4_dly, + + l2_cpu3_flsh_ls_rd_l4_dly, + l2_cpu3_flsh_if_rd_l4_dly, + l2_cpu3_flsh_tw_rd_l4_dly, + l2_cpu3_flsh_ls_wr_l4_dly, + + l2_cpu0_flsh_ls_rd_id_l4_dly, + l2_cpu0_flsh_if_rd_id_l4_dly, + l2_cpu0_flsh_ls_wr_id_l4_dly, + l2_cpu0_flsh_ls_wr_evict_l4_dly, + + l2_cpu1_flsh_ls_rd_id_l4_dly, + l2_cpu1_flsh_if_rd_id_l4_dly, + l2_cpu1_flsh_ls_wr_id_l4_dly, + l2_cpu1_flsh_ls_wr_evict_l4_dly, + + l2_cpu2_flsh_ls_rd_id_l4_dly, + l2_cpu2_flsh_if_rd_id_l4_dly, + l2_cpu2_flsh_ls_wr_id_l4_dly, + l2_cpu2_flsh_ls_wr_evict_l4_dly, + + l2_cpu3_flsh_ls_rd_id_l4_dly, + l2_cpu3_flsh_if_rd_id_l4_dly, + l2_cpu3_flsh_ls_wr_id_l4_dly, + l2_cpu3_flsh_ls_wr_evict_l4_dly, + + l2_cpu0_lrq_haz_pending, + l2_cpu1_lrq_haz_pending, + l2_cpu2_lrq_haz_pending, + l2_cpu3_lrq_haz_pending, + + l2_cpu0_ifq_haz_pending, + l2_cpu1_ifq_haz_pending, + l2_cpu2_ifq_haz_pending, + l2_cpu3_ifq_haz_pending, + + l2_cpu0_trq_haz_pending, + l2_cpu1_trq_haz_pending, + l2_cpu2_trq_haz_pending, + l2_cpu3_trq_haz_pending, + + l2_cpu0_wrq_haz_pending, + l2_cpu1_wrq_haz_pending, + l2_cpu2_wrq_haz_pending, + l2_cpu3_wrq_haz_pending, + + l2_cpu0_idle_block_reqs_q, + l2_cpu1_idle_block_reqs_q, + l2_cpu2_idle_block_reqs_q, + l2_cpu3_idle_block_reqs_q, + + l2_cpu0_ls_peq_coll_l4_dly, + l2_cpu1_ls_peq_coll_l4_dly, + l2_cpu2_ls_peq_coll_l4_dly, + l2_cpu3_ls_peq_coll_l4_dly, + +//----------------------------------------------------------------------------- +// tag_pipe +//----------------------------------------------------------------------------- + l2_tbnk0_cpu0_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu1_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu2_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu3_lrq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu1_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu2_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu3_lrq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu1_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu2_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu3_ifq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu1_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu2_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu3_ifq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_trq_clr_l4_dly2_q, + l2_tbnk0_cpu1_trq_clr_l4_dly2_q, + l2_tbnk0_cpu2_trq_clr_l4_dly2_q, + l2_tbnk0_cpu3_trq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_trq_clr_l4_dly2_q, + l2_tbnk1_cpu1_trq_clr_l4_dly2_q, + l2_tbnk1_cpu2_trq_clr_l4_dly2_q, + l2_tbnk1_cpu3_trq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu1_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu2_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu3_wrq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu1_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu2_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu3_wrq_clr_l4_dly2_q, + + +//----------------------------------------------------------------------------- +// cpu_logic / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly, + + +//----------------------------------------------------------------------------- +// feq / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_dsq_rd_data_q, + l2_cpu0_dsq_rd_byte_strb_q, + l2_cpu1_dsq_rd_data_q, + l2_cpu1_dsq_rd_byte_strb_q, + l2_cpu2_dsq_rd_data_q, + l2_cpu2_dsq_rd_byte_strb_q, + l2_cpu3_dsq_rd_data_q, + l2_cpu3_dsq_rd_byte_strb_q, + + l2_cpu0_dsq_clr_vld_q, + l2_cpu0_dsq_clr_id_q, + l2_cpu0_dsq_rd_en, + l2_cpu0_dsq_rd_en_x2, + l2_cpu0_dsq_rd_buf_id, + l2_cpu1_dsq_clr_vld_q, + l2_cpu1_dsq_clr_id_q, + l2_cpu1_dsq_rd_en, + l2_cpu1_dsq_rd_en_x2, + l2_cpu1_dsq_rd_buf_id, + l2_cpu2_dsq_clr_vld_q, + l2_cpu2_dsq_clr_id_q, + l2_cpu2_dsq_rd_en, + l2_cpu2_dsq_rd_en_x2, + l2_cpu2_dsq_rd_buf_id, + l2_cpu3_dsq_clr_vld_q, + l2_cpu3_dsq_rd_en, + l2_cpu3_dsq_rd_en_x2, + l2_cpu3_dsq_clr_id_q, + l2_cpu3_dsq_rd_buf_id, + +//----------------------------------------------------------------------------- +// arbitration +//----------------------------------------------------------------------------- + l2_cpu0_rd_vld_skid, + l2_cpu1_rd_vld_skid, + l2_cpu2_rd_vld_skid, + l2_cpu3_rd_vld_skid, + + l2_cpu0_pf_rd_vld_skid_popped, + l2_cpu1_pf_rd_vld_skid_popped, + l2_cpu2_pf_rd_vld_skid_popped, + l2_cpu3_pf_rd_vld_skid_popped, + + l2_cpu0_rd_arb, + l2_cpu1_rd_arb, + l2_cpu2_rd_arb, + l2_cpu3_rd_arb, + + l2_cpu0_wr_vld_skid, + l2_cpu1_wr_vld_skid, + l2_cpu2_wr_vld_skid, + l2_cpu3_wr_vld_skid, + + l2_cpu0_wr_arb, + l2_cpu1_wr_arb, + l2_cpu2_wr_arb, + l2_cpu3_wr_arb, + + l2_cpu0_ic_vld_skid, + l2_cpu1_ic_vld_skid, + l2_cpu2_ic_vld_skid, + l2_cpu3_ic_vld_skid, + + l2_cpu0_ic_barrier_stall_q, + l2_cpu1_ic_barrier_stall_q, + l2_cpu2_ic_barrier_stall_q, + l2_cpu3_ic_barrier_stall_q, + + l2_cpu0_blk_non_evict_wr, + l2_cpu1_blk_non_evict_wr, + l2_cpu2_blk_non_evict_wr, + l2_cpu3_blk_non_evict_wr, + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + l2_cpu0_idle_wakeup_q, + l2_cpu0_rd_arb_fast, + l2_cpu0_rd_id_arb_set, + l2_cpu0_rd_lrq_id_arb_set, + l2_cpu0_rd_type_arb_set, + l2_cpu0_rd_cache_attr_arb_set, + l2_cpu0_rd_page_attr_arb_set, + l2_cpu0_rd_elem_size_arb_set, + l2_cpu0_rd_way_arb_set, + l2_cpu0_rd_replayed_arb_set, + l2_cpu0_rd_excl_arb_set, + l2_cpu0_rd_priv_arb_set, + l2_cpu0_rd_shared_arb_set, + l2_cpu0_rd_va48_arb_set, + l2_cpu0_rd_aarch64_arb_set, + l2_cpu0_rd_asid_arb_set, + l2_cpu0_rd_prfm_arb_set, + l2_cpu0_rd_addr_arb_set, + l2_cpu0_rd_bypass_arb_set, + l2_cpu0_rd_bypass_req_can_e5, + l2_cpu0_early_rd_reqe4_e5_q, + l2_cpu0_rd_bypass_way_e5, + l2_cpu0_rd_bypass_bufid_e5, + l2_cpu0_rd_bypass_lrq_id_e5, + + l2_cpu0_wr_arb_fast, + l2_cpu0_wr_id_arb_set, + l2_cpu0_wr_partial_dw_arb_set, + l2_cpu0_wr_cache_attr_arb_set, + l2_cpu0_wr_page_attr_arb_set, + l2_cpu0_wr_elem_size_arb_set, + l2_cpu0_wr_type_arb_set, + l2_cpu0_wr_cl_id_arb_set, + l2_cpu0_wr_priv_arb_set, + l2_cpu0_wr_shared_arb_set, + l2_cpu0_wr_last_arb_set, + l2_cpu0_wr_clean_evict_arb_set, + l2_cpu0_wr_err_arb_set, + l2_cpu0_wr_way_arb_set, + l2_cpu0_wr_dirty_arb_set, + l2_cpu0_wr_1st_replayed_arb_set, + l2_cpu0_wr_addr_arb_set, + l2_cpu0_ic_arb_fast, + l2_cpu0_ic_id_arb_set, + l2_cpu0_ic_write_arb_set, + l2_cpu0_ic_excl_arb_set, + l2_cpu0_ic_elem_size_arb_set, + l2_cpu0_ic_ns_arb_set, + l2_cpu0_ic_addr_arb_set, + l2_cpu0_ic_data_arb_set, + + l2_cpu0_wrq_almost_full, + + l2_cpu0_ls_wr_req_w2a, + l2_cpu0_ls_wr_last_w2a, + l2_cpu0_ls_wr_dirty_w2a, + l2_cpu0_ls_wr_err_w2a, + l2_cpu0_ls_wr_type_w2a, + l2_cpu0_ls_wr_ccb_id_w2a, + l2_cpu0_ls_wr_data_w2a, + + l2_cpu0_ls_ccb_resp, + l2_cpu0_ls_ccb_resp_id, + l2_cpu0_ls_ccb_data_wr, + + l2_cpu0_if_ccb_resp, + l2_cpu0_if_ccb_resp_id, + + l2_cpu0_tw_ccb_resp, + l2_cpu0_tw_ccb_resp_id, + + l2_cpu0_if_sync_done_q, + l2_cpu0_tlb_sync_done_q, + + l2_cpu0_lrq_haz_clr_id_dcd_q, + l2_cpu0_wrq_haz_clr_id_dcd_q, + l2_cpu0_ls_rd_haz_id_arb_q, + l2_cpu0_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + l2_cpu1_idle_wakeup_q, + l2_cpu1_rd_arb_fast, + l2_cpu1_rd_id_arb_set, + l2_cpu1_rd_lrq_id_arb_set, + l2_cpu1_rd_type_arb_set, + l2_cpu1_rd_cache_attr_arb_set, + l2_cpu1_rd_page_attr_arb_set, + l2_cpu1_rd_elem_size_arb_set, + l2_cpu1_rd_way_arb_set, + l2_cpu1_rd_replayed_arb_set, + l2_cpu1_rd_excl_arb_set, + l2_cpu1_rd_priv_arb_set, + l2_cpu1_rd_shared_arb_set, + l2_cpu1_rd_va48_arb_set, + l2_cpu1_rd_aarch64_arb_set, + l2_cpu1_rd_asid_arb_set, + l2_cpu1_rd_prfm_arb_set, + l2_cpu1_rd_addr_arb_set, + l2_cpu1_rd_bypass_arb_set, + l2_cpu1_rd_bypass_req_can_e5, + l2_cpu1_early_rd_reqe4_e5_q, + l2_cpu1_rd_bypass_way_e5, + l2_cpu1_rd_bypass_bufid_e5, + l2_cpu1_rd_bypass_lrq_id_e5, + + l2_cpu1_wr_arb_fast, + l2_cpu1_wr_id_arb_set, + l2_cpu1_wr_partial_dw_arb_set, + l2_cpu1_wr_cache_attr_arb_set, + l2_cpu1_wr_page_attr_arb_set, + l2_cpu1_wr_elem_size_arb_set, + l2_cpu1_wr_type_arb_set, + l2_cpu1_wr_cl_id_arb_set, + l2_cpu1_wr_priv_arb_set, + l2_cpu1_wr_shared_arb_set, + l2_cpu1_wr_last_arb_set, + l2_cpu1_wr_clean_evict_arb_set, + l2_cpu1_wr_err_arb_set, + l2_cpu1_wr_way_arb_set, + l2_cpu1_wr_dirty_arb_set, + l2_cpu1_wr_1st_replayed_arb_set, + l2_cpu1_wr_addr_arb_set, + l2_cpu1_ic_arb_fast, + l2_cpu1_ic_id_arb_set, + l2_cpu1_ic_write_arb_set, + l2_cpu1_ic_excl_arb_set, + l2_cpu1_ic_elem_size_arb_set, + l2_cpu1_ic_ns_arb_set, + l2_cpu1_ic_addr_arb_set, + l2_cpu1_ic_data_arb_set, + + l2_cpu1_wrq_almost_full, + + l2_cpu1_ls_wr_req_w2a, + l2_cpu1_ls_wr_last_w2a, + l2_cpu1_ls_wr_dirty_w2a, + l2_cpu1_ls_wr_err_w2a, + l2_cpu1_ls_wr_type_w2a, + l2_cpu1_ls_wr_ccb_id_w2a, + l2_cpu1_ls_wr_data_w2a, + + l2_cpu1_ls_ccb_resp, + l2_cpu1_ls_ccb_resp_id, + l2_cpu1_ls_ccb_data_wr, + + l2_cpu1_if_ccb_resp, + l2_cpu1_if_ccb_resp_id, + + l2_cpu1_tw_ccb_resp, + l2_cpu1_tw_ccb_resp_id, + + l2_cpu1_if_sync_done_q, + l2_cpu1_tlb_sync_done_q, + + l2_cpu1_lrq_haz_clr_id_dcd_q, + l2_cpu1_wrq_haz_clr_id_dcd_q, + l2_cpu1_ls_rd_haz_id_arb_q, + l2_cpu1_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + l2_cpu2_idle_wakeup_q, + l2_cpu2_rd_arb_fast, + l2_cpu2_rd_id_arb_set, + l2_cpu2_rd_lrq_id_arb_set, + l2_cpu2_rd_type_arb_set, + l2_cpu2_rd_cache_attr_arb_set, + l2_cpu2_rd_page_attr_arb_set, + l2_cpu2_rd_elem_size_arb_set, + l2_cpu2_rd_way_arb_set, + l2_cpu2_rd_replayed_arb_set, + l2_cpu2_rd_excl_arb_set, + l2_cpu2_rd_priv_arb_set, + l2_cpu2_rd_shared_arb_set, + l2_cpu2_rd_va48_arb_set, + l2_cpu2_rd_aarch64_arb_set, + l2_cpu2_rd_asid_arb_set, + l2_cpu2_rd_prfm_arb_set, + l2_cpu2_rd_addr_arb_set, + l2_cpu2_rd_bypass_arb_set, + l2_cpu2_rd_bypass_req_can_e5, + l2_cpu2_early_rd_reqe4_e5_q, + l2_cpu2_rd_bypass_way_e5, + l2_cpu2_rd_bypass_bufid_e5, + l2_cpu2_rd_bypass_lrq_id_e5, + + l2_cpu2_wr_arb_fast, + l2_cpu2_wr_id_arb_set, + l2_cpu2_wr_partial_dw_arb_set, + l2_cpu2_wr_cache_attr_arb_set, + l2_cpu2_wr_page_attr_arb_set, + l2_cpu2_wr_elem_size_arb_set, + l2_cpu2_wr_type_arb_set, + l2_cpu2_wr_cl_id_arb_set, + l2_cpu2_wr_priv_arb_set, + l2_cpu2_wr_shared_arb_set, + l2_cpu2_wr_last_arb_set, + l2_cpu2_wr_clean_evict_arb_set, + l2_cpu2_wr_err_arb_set, + l2_cpu2_wr_way_arb_set, + l2_cpu2_wr_dirty_arb_set, + l2_cpu2_wr_1st_replayed_arb_set, + l2_cpu2_wr_addr_arb_set, + l2_cpu2_ic_arb_fast, + l2_cpu2_ic_id_arb_set, + l2_cpu2_ic_write_arb_set, + l2_cpu2_ic_excl_arb_set, + l2_cpu2_ic_elem_size_arb_set, + l2_cpu2_ic_ns_arb_set, + l2_cpu2_ic_addr_arb_set, + l2_cpu2_ic_data_arb_set, + + l2_cpu2_wrq_almost_full, + + l2_cpu2_ls_wr_req_w2a, + l2_cpu2_ls_wr_last_w2a, + l2_cpu2_ls_wr_dirty_w2a, + l2_cpu2_ls_wr_err_w2a, + l2_cpu2_ls_wr_type_w2a, + l2_cpu2_ls_wr_ccb_id_w2a, + l2_cpu2_ls_wr_data_w2a, + + l2_cpu2_ls_ccb_resp, + l2_cpu2_ls_ccb_resp_id, + l2_cpu2_ls_ccb_data_wr, + + l2_cpu2_if_ccb_resp, + l2_cpu2_if_ccb_resp_id, + + l2_cpu2_tw_ccb_resp, + l2_cpu2_tw_ccb_resp_id, + + l2_cpu2_if_sync_done_q, + l2_cpu2_tlb_sync_done_q, + + l2_cpu2_lrq_haz_clr_id_dcd_q, + l2_cpu2_wrq_haz_clr_id_dcd_q, + l2_cpu2_ls_rd_haz_id_arb_q, + l2_cpu2_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + l2_cpu3_idle_wakeup_q, + l2_cpu3_rd_arb_fast, + l2_cpu3_rd_id_arb_set, + l2_cpu3_rd_lrq_id_arb_set, + l2_cpu3_rd_type_arb_set, + l2_cpu3_rd_cache_attr_arb_set, + l2_cpu3_rd_page_attr_arb_set, + l2_cpu3_rd_elem_size_arb_set, + l2_cpu3_rd_way_arb_set, + l2_cpu3_rd_replayed_arb_set, + l2_cpu3_rd_excl_arb_set, + l2_cpu3_rd_priv_arb_set, + l2_cpu3_rd_shared_arb_set, + l2_cpu3_rd_va48_arb_set, + l2_cpu3_rd_aarch64_arb_set, + l2_cpu3_rd_asid_arb_set, + l2_cpu3_rd_prfm_arb_set, + l2_cpu3_rd_addr_arb_set, + l2_cpu3_rd_bypass_arb_set, + l2_cpu3_rd_bypass_req_can_e5, + l2_cpu3_early_rd_reqe4_e5_q, + l2_cpu3_rd_bypass_way_e5, + l2_cpu3_rd_bypass_bufid_e5, + l2_cpu3_rd_bypass_lrq_id_e5, + + l2_cpu3_wr_arb_fast, + l2_cpu3_wr_id_arb_set, + l2_cpu3_wr_partial_dw_arb_set, + l2_cpu3_wr_cache_attr_arb_set, + l2_cpu3_wr_page_attr_arb_set, + l2_cpu3_wr_elem_size_arb_set, + l2_cpu3_wr_type_arb_set, + l2_cpu3_wr_cl_id_arb_set, + l2_cpu3_wr_priv_arb_set, + l2_cpu3_wr_shared_arb_set, + l2_cpu3_wr_last_arb_set, + l2_cpu3_wr_clean_evict_arb_set, + l2_cpu3_wr_err_arb_set, + l2_cpu3_wr_way_arb_set, + l2_cpu3_wr_dirty_arb_set, + l2_cpu3_wr_1st_replayed_arb_set, + l2_cpu3_wr_addr_arb_set, + l2_cpu3_ic_arb_fast, + l2_cpu3_ic_id_arb_set, + l2_cpu3_ic_write_arb_set, + l2_cpu3_ic_excl_arb_set, + l2_cpu3_ic_elem_size_arb_set, + l2_cpu3_ic_ns_arb_set, + l2_cpu3_ic_addr_arb_set, + l2_cpu3_ic_data_arb_set, + + l2_cpu3_wrq_almost_full, + + l2_cpu3_ls_wr_req_w2a, + l2_cpu3_ls_wr_last_w2a, + l2_cpu3_ls_wr_dirty_w2a, + l2_cpu3_ls_wr_err_w2a, + l2_cpu3_ls_wr_type_w2a, + l2_cpu3_ls_wr_ccb_id_w2a, + l2_cpu3_ls_wr_data_w2a, + + l2_cpu3_ls_ccb_resp, + l2_cpu3_ls_ccb_resp_id, + l2_cpu3_ls_ccb_data_wr, + + l2_cpu3_if_ccb_resp, + l2_cpu3_if_ccb_resp_id, + + l2_cpu3_tw_ccb_resp, + l2_cpu3_tw_ccb_resp_id, + + l2_cpu3_if_sync_done_q, + l2_cpu3_tlb_sync_done_q, + + l2_cpu3_lrq_haz_clr_id_dcd_q, + l2_cpu3_wrq_haz_clr_id_dcd_q, + l2_cpu3_ls_rd_haz_id_arb_q, + l2_cpu3_ls_wr_haz_id_arb_q, + +// END L2-CPU interface + +//------------------------------------------------------------------- +// TM interface +//------------------------------------------------------------------- +// BEGIN TIMER-CPU interface + tm_cpu0_cntkctl_usr, + tm_cpu0_cnthctl_kernel, + + tm_cpu1_cntkctl_usr, + tm_cpu1_cnthctl_kernel, + + tm_cpu2_cntkctl_usr, + tm_cpu2_cnthctl_kernel, + + tm_cpu3_cntkctl_usr, + tm_cpu3_cnthctl_kernel, +// END TIMER-CPU interface + +//----------------------------------------------------------------------------- +// IC interface +//----------------------------------------------------------------------------- + ls_cpu0_imp_abort_slv, + ls_cpu0_imp_abort_ecc, + ls_cpu0_imp_abort_dec, + ls_cpu0_imp_abort_containable, + ls_cpu0_raw_eae_nonsec, + ls_cpu0_raw_eae_secure, + + ds_cpu0_ic_cpsr_mode, + ds_cpu0_ic_sample_spr, + ds_cpu0_ic_aa64naa32, + ds_cpu0_ic_hcr_change, + ds_cpu0_ic_scr_change, +// BEGIN INCLUDE FOR CPU1 + ds_cpu1_ic_cpsr_mode, + ds_cpu1_ic_sample_spr, + ds_cpu1_ic_aa64naa32, + ds_cpu1_ic_hcr_change, + ds_cpu1_ic_scr_change, + ls_cpu1_imp_abort_slv, + ls_cpu1_imp_abort_ecc, + ls_cpu1_imp_abort_dec, + ls_cpu1_imp_abort_containable, + ls_cpu1_raw_eae_nonsec, + ls_cpu1_raw_eae_secure, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ds_cpu2_ic_cpsr_mode, + ds_cpu2_ic_sample_spr, + ds_cpu2_ic_aa64naa32, + ds_cpu2_ic_hcr_change, + ds_cpu2_ic_scr_change, + ls_cpu2_imp_abort_slv, + ls_cpu2_imp_abort_ecc, + ls_cpu2_imp_abort_dec, + ls_cpu2_imp_abort_containable, + ls_cpu2_raw_eae_nonsec, + ls_cpu2_raw_eae_secure, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ds_cpu3_ic_cpsr_mode, + ds_cpu3_ic_sample_spr, + ds_cpu3_ic_aa64naa32, + ds_cpu3_ic_hcr_change, + ds_cpu3_ic_scr_change, + ls_cpu3_imp_abort_slv, + ls_cpu3_imp_abort_ecc, + ls_cpu3_imp_abort_dec, + ls_cpu3_imp_abort_containable, + ls_cpu3_raw_eae_nonsec, + ls_cpu3_raw_eae_secure, +// END INCLUDE FOR CPU3 + + ic_nfiq, + ic_nirq, + ic_nsei, + ic_nvfiq, + ic_nvirq, + ic_nvsei, + ic_p_valid, + + ic_sample_spr, + ic_hcr_change_complete, + ic_scr_change_complete, + ic_el_change_complete, + ic_ich_el2_tc, + ic_ich_el2_tall0, + ic_ich_el2_tall1, + ic_sra_el3_en, + ic_sra_el1s_en, + ic_sra_el2_en, + ic_sra_el1ns_en, + ic_sre_el1ns_hyp_trap, + ic_sre_el1ns_mon_trap, + ic_sre_el1s_mon_trap, + ic_sre_el2_mon_trap, + ic_block_eoi_sgi_wr, + +//----------------------------------------------------------------------------- +// DT interface +//----------------------------------------------------------------------------- +// BEGIN DT-CPU interface +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + dt_cpu0_et_oslock_gclk, + dt_cpu0_os_double_lock_gclk, + dt_cpu0_halt_ack_gclk, + dt_cpu0_coredbg_in_reset_gclk, + dt_cpu0_wfx_dbg_req_gclk, + dt_cpu0_hlt_dbgevt_ok_gclk, + dt_cpu0_dbif_ack_gclk, + dt_cpu0_dbif_err_gclk, + dt_cpu0_dbif_rddata_gclk, + + dt_cpu0_dbif_addr_pclk, + dt_cpu0_dbif_locked_pclk, + dt_cpu0_dbif_req_pclk, + dt_cpu0_dbif_wrdata_pclk, + dt_cpu0_dbif_write_pclk, + dt_cpu0_edecr_osuce_pclk, + dt_cpu0_edecr_rce_pclk, + dt_cpu0_edecr_ss_pclk, + dt_cpu0_edbgrq_pclk, + dt_cpu0_edacr_frc_idleack_pclk, + dt_cpu0_edprcr_corepurq_pclk, + + dt_cpu0_pmusnapshot_ack_gclk, + dt_cpu0_pmusnapshot_req_pclk, + + dt_cpu0_cti_trigin_7to4_gclk, + dt_cpu0_cti_trigin_1to0_gclk, + dt_cpu0_cti_trigoutack_7to4_gclk, + dt_cpu0_cti_trigoutack_bit1_gclk, + + dt_cpu0_cti_trigout_7to4_pclk, + dt_cpu0_cti_trigout_1to0_pclk, + dt_cpu0_cti_triginack_7to4_pclk, + dt_cpu0_cti_triginack_1to0_pclk, + + dt_cpu0_wfx_wakeup_pclk, + dt_cpu0_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + dt_cpu1_et_oslock_gclk, + dt_cpu1_os_double_lock_gclk, + dt_cpu1_halt_ack_gclk, + dt_cpu1_coredbg_in_reset_gclk, + dt_cpu1_wfx_dbg_req_gclk, + dt_cpu1_hlt_dbgevt_ok_gclk, + dt_cpu1_dbif_ack_gclk, + dt_cpu1_dbif_err_gclk, + dt_cpu1_dbif_rddata_gclk, + + dt_cpu1_dbif_addr_pclk, + dt_cpu1_dbif_locked_pclk, + dt_cpu1_dbif_req_pclk, + dt_cpu1_dbif_wrdata_pclk, + dt_cpu1_dbif_write_pclk, + dt_cpu1_edecr_osuce_pclk, + dt_cpu1_edecr_rce_pclk, + dt_cpu1_edecr_ss_pclk, + dt_cpu1_edbgrq_pclk, + dt_cpu1_edacr_frc_idleack_pclk, + dt_cpu1_edprcr_corepurq_pclk, + + dt_cpu1_pmusnapshot_ack_gclk, + dt_cpu1_pmusnapshot_req_pclk, + + dt_cpu1_cti_trigin_7to4_gclk, + dt_cpu1_cti_trigin_1to0_gclk, + dt_cpu1_cti_trigoutack_7to4_gclk, + dt_cpu1_cti_trigoutack_bit1_gclk, + + dt_cpu1_cti_trigout_7to4_pclk, + dt_cpu1_cti_trigout_1to0_pclk, + dt_cpu1_cti_triginack_7to4_pclk, + dt_cpu1_cti_triginack_1to0_pclk, + + dt_cpu1_wfx_wakeup_pclk, + dt_cpu1_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + dt_cpu2_et_oslock_gclk, + dt_cpu2_os_double_lock_gclk, + dt_cpu2_halt_ack_gclk, + dt_cpu2_coredbg_in_reset_gclk, + dt_cpu2_wfx_dbg_req_gclk, + dt_cpu2_hlt_dbgevt_ok_gclk, + dt_cpu2_dbif_ack_gclk, + dt_cpu2_dbif_err_gclk, + dt_cpu2_dbif_rddata_gclk, + + dt_cpu2_dbif_addr_pclk, + dt_cpu2_dbif_locked_pclk, + dt_cpu2_dbif_req_pclk, + dt_cpu2_dbif_wrdata_pclk, + dt_cpu2_dbif_write_pclk, + dt_cpu2_edecr_osuce_pclk, + dt_cpu2_edecr_rce_pclk, + dt_cpu2_edecr_ss_pclk, + dt_cpu2_edbgrq_pclk, + dt_cpu2_edacr_frc_idleack_pclk, + dt_cpu2_edprcr_corepurq_pclk, + + dt_cpu2_pmusnapshot_ack_gclk, + dt_cpu2_pmusnapshot_req_pclk, + + dt_cpu2_cti_trigin_7to4_gclk, + dt_cpu2_cti_trigin_1to0_gclk, + dt_cpu2_cti_trigoutack_7to4_gclk, + dt_cpu2_cti_trigoutack_bit1_gclk, + + dt_cpu2_cti_trigout_7to4_pclk, + dt_cpu2_cti_trigout_1to0_pclk, + dt_cpu2_cti_triginack_7to4_pclk, + dt_cpu2_cti_triginack_1to0_pclk, + + dt_cpu2_wfx_wakeup_pclk, + dt_cpu2_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + dt_cpu3_et_oslock_gclk, + dt_cpu3_os_double_lock_gclk, + dt_cpu3_halt_ack_gclk, + dt_cpu3_coredbg_in_reset_gclk, + dt_cpu3_wfx_dbg_req_gclk, + dt_cpu3_hlt_dbgevt_ok_gclk, + dt_cpu3_dbif_ack_gclk, + dt_cpu3_dbif_err_gclk, + dt_cpu3_dbif_rddata_gclk, + + dt_cpu3_dbif_addr_pclk, + dt_cpu3_dbif_locked_pclk, + dt_cpu3_dbif_req_pclk, + dt_cpu3_dbif_wrdata_pclk, + dt_cpu3_dbif_write_pclk, + dt_cpu3_edecr_osuce_pclk, + dt_cpu3_edecr_rce_pclk, + dt_cpu3_edecr_ss_pclk, + dt_cpu3_edbgrq_pclk, + dt_cpu3_edacr_frc_idleack_pclk, + dt_cpu3_edprcr_corepurq_pclk, + + dt_cpu3_pmusnapshot_ack_gclk, + dt_cpu3_pmusnapshot_req_pclk, + + dt_cpu3_cti_trigin_7to4_gclk, + dt_cpu3_cti_trigin_1to0_gclk, + dt_cpu3_cti_trigoutack_7to4_gclk, + dt_cpu3_cti_trigoutack_bit1_gclk, + + dt_cpu3_cti_trigout_7to4_pclk, + dt_cpu3_cti_trigout_1to0_pclk, + dt_cpu3_cti_triginack_7to4_pclk, + dt_cpu3_cti_triginack_1to0_pclk, + + dt_cpu3_wfx_wakeup_pclk, + dt_cpu3_noclkstop_pclk, +// END DT-CPU interface + +//----------------------------------------------------------------------------- +// CK interface +//----------------------------------------------------------------------------- +// BEGIN CK-CPU interface + ds_cpu0_reset_req, + ds_cpu0_wfi_req, + ds_cpu0_wfe_req, + ds_cpu0_flush, + ds_cpu0_flush_type, + ds_cpu0_imp_abrt_wfi_qual, + ds_cpu0_irq_wfi_qual, + ds_cpu0_fiq_wfi_qual, + ds_cpu0_vimp_abrt_wfi_qual, + ds_cpu0_virq_wfi_qual, + ds_cpu0_vfiq_wfi_qual, + ds_cpu0_imp_abrt_wfe_qual, + ds_cpu0_irq_wfe_qual, + ds_cpu0_fiq_wfe_qual, + ds_cpu0_vimp_abrt_wfe_qual, + ds_cpu0_virq_wfe_qual, + ds_cpu0_vfiq_wfe_qual, + ds_cpu0_hcr_va, + ds_cpu0_hcr_vi, + ds_cpu0_hcr_vf, + ds_cpu0_cpuectlr_ret, + ck_cpu0_event_reg, + ck_cpu0_wfi_ack, + ck_cpu0_wfe_ack, + ck_cpu0_crcx_clk_en_n, + + ds_cpu1_reset_req, + ds_cpu1_wfi_req, + ds_cpu1_wfe_req, + ds_cpu1_flush, + ds_cpu1_flush_type, + ds_cpu1_imp_abrt_wfi_qual, + ds_cpu1_irq_wfi_qual, + ds_cpu1_fiq_wfi_qual, + ds_cpu1_vimp_abrt_wfi_qual, + ds_cpu1_virq_wfi_qual, + ds_cpu1_vfiq_wfi_qual, + ds_cpu1_imp_abrt_wfe_qual, + ds_cpu1_irq_wfe_qual, + ds_cpu1_fiq_wfe_qual, + ds_cpu1_vimp_abrt_wfe_qual, + ds_cpu1_virq_wfe_qual, + ds_cpu1_vfiq_wfe_qual, + ds_cpu1_hcr_va, + ds_cpu1_hcr_vi, + ds_cpu1_hcr_vf, + ds_cpu1_cpuectlr_ret, + ck_cpu1_event_reg, + ck_cpu1_wfi_ack, + ck_cpu1_wfe_ack, + ck_cpu1_crcx_clk_en_n, + + ds_cpu2_reset_req, + ds_cpu2_wfi_req, + ds_cpu2_wfe_req, + ds_cpu2_flush, + ds_cpu2_flush_type, + ds_cpu2_imp_abrt_wfi_qual, + ds_cpu2_irq_wfi_qual, + ds_cpu2_fiq_wfi_qual, + ds_cpu2_vimp_abrt_wfi_qual, + ds_cpu2_virq_wfi_qual, + ds_cpu2_vfiq_wfi_qual, + ds_cpu2_imp_abrt_wfe_qual, + ds_cpu2_irq_wfe_qual, + ds_cpu2_fiq_wfe_qual, + ds_cpu2_vimp_abrt_wfe_qual, + ds_cpu2_virq_wfe_qual, + ds_cpu2_vfiq_wfe_qual, + ds_cpu2_hcr_va, + ds_cpu2_hcr_vi, + ds_cpu2_hcr_vf, + ds_cpu2_cpuectlr_ret, + ck_cpu2_event_reg, + ck_cpu2_wfi_ack, + ck_cpu2_wfe_ack, + ck_cpu2_crcx_clk_en_n, + + ds_cpu3_reset_req, + ds_cpu3_wfi_req, + ds_cpu3_wfe_req, + ds_cpu3_flush, + ds_cpu3_flush_type, + ds_cpu3_imp_abrt_wfi_qual, + ds_cpu3_irq_wfi_qual, + ds_cpu3_fiq_wfi_qual, + ds_cpu3_vimp_abrt_wfi_qual, + ds_cpu3_virq_wfi_qual, + ds_cpu3_vfiq_wfi_qual, + ds_cpu3_imp_abrt_wfe_qual, + ds_cpu3_irq_wfe_qual, + ds_cpu3_fiq_wfe_qual, + ds_cpu3_vimp_abrt_wfe_qual, + ds_cpu3_virq_wfe_qual, + ds_cpu3_vfiq_wfe_qual, + ds_cpu3_hcr_va, + ds_cpu3_hcr_vi, + ds_cpu3_hcr_vf, + ds_cpu3_cpuectlr_ret, + ck_cpu3_event_reg, + ck_cpu3_wfi_ack, + ck_cpu3_wfe_ack, + ck_cpu3_crcx_clk_en_n, + + ls_cpu0_clrexmon, + ls_cpu1_clrexmon, + ls_cpu2_clrexmon, + ls_cpu3_clrexmon, +// END CK-CPU interface + + ck_gclkt +); + +//# +//# Interface Signals +//# ================= +//# + +//----------------------------------------------------------------------------- +// Clock and Reset Signals +//----------------------------------------------------------------------------- + input CLK; // Fast Clock + input CLKEN; // Fast Clock Enable + + input [`MAIA_CN:0] nCPUPORESET; // CPU Power-on reset + input [`MAIA_CN:0] nCORERESET; // CPU reset (excluding DBG & ETM) + input nL2RESET; // L2 reset + input L2RSTDISABLE; // L2 RAMs hardware reset disable + output [`MAIA_CN:0] WARMRSTREQ; // CPU Warm reset request +//See also nPRESETDBG; // Debug APB reset (PCLK) + +//----------------------------------------------------------------------------- +// Static Configuration Signals +//----------------------------------------------------------------------------- +// Static configuration signals that should be tied off and not change dynamically. +// Many of the initial values specified by these inputs +// may be overridden in software using CP15 registers. + + input [`MAIA_CN:0] CFGEND; // Endianness EE bit (1:big endian) + input [`MAIA_CN:0] VINITHI; // 1: start up using high vectors + input [`MAIA_CN:0] CFGTE; // Exception handling state (0:ARM/1:Thumb) + input [`MAIA_CN:0] CP15SDISABLE; // Disable write access to some secure CP15 registers + + input [7:0] CLUSTERIDAFF1; // Value read in ClusterID Affinity1 field, MPIDR bits[15:8] + input [7:0] CLUSTERIDAFF2; // Value read in ClusterID Affinity2 field, MPIDR bits[23:16] + + input [`MAIA_CN:0] AA64nAA32; // Register Width (1:AArch64/0:AArch32) + input [43:2] RVBARADDR0; // RVBAR address +// BEGIN INCLUDE FOR CPU1 + input [43:2] RVBARADDR1; // RVBAR address +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input [43:2] RVBARADDR2; // RVBAR address +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input [43:2] RVBARADDR3; // RVBAR address +// END INCLUDE FOR CPU3 + input [`MAIA_CN:0] CRYPTODISABLE; // Disable Cryptography Extension + +//----------------------------------------------------------------------------- +// Interrupt Controller Signals +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] nFIQ; // Fast Interrupt request + input [`MAIA_CN:0] nIRQ; // Interrupt request + input [`MAIA_CN:0] nSEI; // System Error Interrupt + input [`MAIA_CN:0] nREI; // RAM Error Interrupt + input [`MAIA_CN:0] nVFIQ; // Virtual Fast Interrupt request + input [`MAIA_CN:0] nVIRQ; // Virtual Interrupt request + input [`MAIA_CN:0] nVSEI; // Virtual System Error Interrupt + +// BEGIN NO-GIC pins + output [`MAIA_CN:0] nVCPUMNTIRQ; // Virtual Maintenance Interrupt output +// END NO-GIC pins + + input [43:18] PERIPHBASE; // Base address for IC memory-mapped registers +// BEGIN NO-GIC pins + input GICCDISABLE; // Put GIC into bypass mode + + input ICDTVALID; // Distrubuter AXI4 SP Message Valid + output ICDTREADY; // GIC Ready for Distrubuter AXI4 SP Message + input [15:0] ICDTDATA; // Distrubuter AXI4 SP Message Data + input ICDTLAST; // Distrubuter AXI4 SP Message Last Packet + input [1:0] ICDTDEST; // Distrubuter AXI4 SP Message CPU ID + + output ICCTVALID; // GIC to Distributer AXI4 SP Message Valid + input ICCTREADY; // Distributer Ready for GIC AXI4 SP Message + output [15:0] ICCTDATA; // GIC to Distributer AXI4 SP Message Data + output ICCTLAST; // GIC to Distributer AXI4 SP Message Last Packet + output [1:0] ICCTID; // GIC to Distributer AXI4 SP Message CPU ID +// END NO-GIC pins + +//----------------------------------------------------------------------------- +// Timer Signals +//----------------------------------------------------------------------------- + input [63:0] CNTVALUEB; // Counter value in binary + input CNTCLKEN; // Counter clock enable + output [`MAIA_CN:0] nCNTPNSIRQ; // NS Physical Timer event + output [`MAIA_CN:0] nCNTPSIRQ; // S Physical Timer event + output [`MAIA_CN:0] nCNTVIRQ; // Virtual Timer event + output [`MAIA_CN:0] nCNTHPIRQ; // Hyp Physical Timer event + +//----------------------------------------------------------------------------- +// Power Management Signals +//----------------------------------------------------------------------------- + input CLREXMONREQ; // Clearing of external global exclusive monitor (REQ) + output CLREXMONACK; // Clearing of external global exclusive monitor (ACK) + input EVENTI; // Event input for processor wake-up from WFE state + output EVENTO; // Event output, signal is active when SEV instruction is executed + output [`MAIA_CN:0] STANDBYWFI; // WFI mode + output [`MAIA_CN:0] STANDBYWFE; // WFE mode + output STANDBYWFIL2; // WFI mode for L2 + output [`MAIA_CN:0] SMPEN; // CPU SMP bit + + output [`MAIA_CN:0] CPUQACTIVE; // CPU Q-channel QACTIVE + input [`MAIA_CN:0] CPUQREQn; // CPU Q-channel QREQn + output [`MAIA_CN:0] CPUQACCEPTn; // CPU Q-channel QACCEPTn + output [`MAIA_CN:0] CPUQDENY; // CPU Q-channel QDENY + + output L2QACTIVE; // L2 Q-channel QACTIVE + input L2QREQn; // L2 Q-channel QREQn + output L2QACCEPTn; // L2 Q-channel QACCEPTn + output L2QDENY; // L2 Q-channel QDENY + + input L2FLUSHREQ; // L2 hardware flush request + output L2FLUSHDONE; // L2 hardware flush done + +//----------------------------------------------------------------------------- +// Asynchronous Error Signals +//----------------------------------------------------------------------------- + output nINTERRIRQ; // L2 RAM dbl-bit ECC error + output nEXTERRIRQ; // Write transaction error + +//----------------------------------------------------------------------------- +// Bus Configuration Signals +//----------------------------------------------------------------------------- + input SYSBARDISABLE; // Disable broadcast of barriers + input BROADCASTINNER; // Extend Inner Shared Domain + input BROADCASTOUTER; // Extend Outer Shared Domain + input BROADCASTCACHEMAINT; // Broadcast cache maint ops + +//----------------------------------------------------------------------------- +// AMBA4 ACE Master (AXI with Coherency extensions) +//----------------------------------------------------------------------------- + input ACLKENM; // AXI Master clock enable + input ACINACTM; // ACE Snoop interface no longer active or accepting requests + +// Write Address channel signals + input AWREADYM; // Write Address ready (slave ready to accept write address) + output AWVALIDM; // Write Address valid + output [6:0] AWIDM; // Write Address ID + output [43:0] AWADDRM; // Write Address + output [7:0] AWLENM; // Write Burst Length + output [2:0] AWSIZEM; // Write Burst Size + output [1:0] AWBURSTM; // Write Burst type + output [1:0] AWBARM; // Barrier + output [1:0] AWDOMAINM; // Domain + output AWLOCKM; // Write Lock type + output [3:0] AWCACHEM; // Write Cache type + output [2:0] AWPROTM; // Write Protection type + output [2:0] AWSNOOPM; // Write Snoop Request type + output AWUNIQUEM; // Write Unique state + output [7:0] WRMEMATTR; // Write raw memory attributes + +// Write Data channel signals + input WREADYM; // Write Data ready (slave ready to accept data) + output WVALIDM; // Write Data valid + output [127:0] WDATAM; // Write Data + output [15:0] WSTRBM; // Write byte-lane strobes + output [6:0] WIDM; // Write id + output WLASTM; // Write Data last transfer indicator + +// Write Response channel signals + output BREADYM; // Write Response ready (master ready to accept response) + input BVALIDM; // Write Response Valid + input [6:0] BIDM; // Write Response ID + input [1:0] BRESPM; // Write Response + +// Read Address channel signals + input ARREADYM; // Read Address ready (slave ready to accept read address) + output ARVALIDM; // Read Address valid + output [6:0] ARIDM; // Read Address ID + output [43:0] ARADDRM; // Read Address + output [7:0] ARLENM; // Read Burst Length + output [2:0] ARSIZEM; // Read Burst Size + output [1:0] ARBURSTM; // Read Burst type + output [1:0] ARBARM; // Barrier + output [1:0] ARDOMAINM; // Domain + output ARLOCKM; // Read Lock type + output [3:0] ARCACHEM; // Read Cache type + output [2:0] ARPROTM; // Read Protection type + output [3:0] ARSNOOPM; // Read Snoop Request type + output [7:0] RDMEMATTR; // Read raw memory attributes + +// Read Data channel signals + output RREADYM; // Read Data ready (master ready to accept data) + input RVALIDM; // Read Data valid + input [6:0] RIDM; // Read Data ID + input [127:0] RDATAM; // Read Data + input [3:0] RRESPM; // Read Data response + input RLASTM; // Read Data last transfer indicator + +// Coherency Address channel signals + output ACREADYM; // master ready to accept snoop address + input ACVALIDM; // Snoop Address valid + input [43:0] ACADDRM; // Snoop Address + input [2:0] ACPROTM; // Snoop Protection type + input [3:0] ACSNOOPM; // Snoop Request type + +// Coherency Response channel signals + input CRREADYM; // slave ready to accept snoop response + output CRVALIDM; // Snoop Response valid + output [4:0] CRRESPM; // Snoop Response + +// Coherency Data handshake channel signals + input CDREADYM; // slave ready to accept snoop data + output CDVALIDM; // Snoop Data valid + output [127:0] CDDATAM; // Snoop Data + output CDLASTM; // Snoop Data last transfer indicator + +// Read/Write Acknowledge signals + output RACKM; // Read Acknowledge + output WACKM; // Write Acknowledge + +//----------------------------------------------------------------------------- +// ACP AXI Slave +//----------------------------------------------------------------------------- + input ACLKENS; // AXI slave clock enable + input AINACTS; // AXI slave interface no longer active or accepting requests + +// Write Address channel signals + output AWREADYS; // Write Address ready (slave ready to accept write address) + input AWVALIDS; // Write Address valid + input [4:0] AWIDS; // Write Address ID + input [43:0] AWADDRS; // Write Address + input [7:0] AWLENS; // Write Burst Length + input [3:0] AWCACHES; // Write Cache type + input [1:0] AWUSERS; // Write inner & outer shareability + input [2:0] AWPROTS; // Write Protection type + +// Write Data channel signals + output WREADYS; // Write Data ready (slave ready to accept data) + input WVALIDS; // Write Data valid + input [127:0] WDATAS; // Write Data + input [15:0] WSTRBS; // Write byte-lane strobes + input WLASTS; // Write Data last transfer indicator + +// Write Response channel signals + input BREADYS; // Write Response ready (master ready to accept response) + output BVALIDS; // Write Response Valid + output [4:0] BIDS; // Write Response ID tag + output [1:0] BRESPS; // Write Response + +// Read Address channel signals + output ARREADYS; // Read Address ready (slave ready to accept read address) + input ARVALIDS; // Read Address valid + input [4:0] ARIDS; // Read Address ID + input [43:0] ARADDRS; // Read Address + input [7:0] ARLENS; // Read Burst Length + input [3:0] ARCACHES; // Read Cache type + input [1:0] ARUSERS; // Read inner & outer shareability + input [2:0] ARPROTS; // Read Protection type + +// Read Data channel signals + input RREADYS; // Read Data ready (master ready to accept data) + output RVALIDS; // Read Data valid + output [4:0] RIDS; // Read Data ID + output [127:0] RDATAS; // Read Data + output [1:0] RRESPS; // Read Data response + output RLASTS; // Read Data last transfer indicator + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (CLK) +//----------------------------------------------------------------------------- +// Debug CLK interface + input [43:12] DBGROMADDR; // Debug ROM base address + input DBGROMADDRV; // Debug ROM base address valid + + output [`MAIA_CN:0] DBGACK; // Debug acknowledge + output [`MAIA_CN:0] nCOMMIRQ; // Comms channel receive/transmit interrupt + output [`MAIA_CN:0] COMMRX; // Comms channel receive + output [`MAIA_CN:0] COMMTX; // Comms channel transmit + + output [`MAIA_CN:0] DBGRSTREQ; // Warm reset request + output [`MAIA_CN:0] DBGNOPWRDWN; // No power-down request + + input DBGL1RSTDISABLE; // L1 DCache hardware reset disable + +// PMU CLK interface + output [`MAIA_CN:0] nPMUIRQ; // PMU IRQ request + output [24:0] PMUEVENT0; // PMU Event bus +// BEGIN INCLUDE FOR CPU1 + output [24:0] PMUEVENT1; // PMU Event bus +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + output [24:0] PMUEVENT2; // PMU Event bus +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + output [24:0] PMUEVENT3; // PMU Event bus +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (ATCLK) +//----------------------------------------------------------------------------- +// ETM ATB interface and Misc signals + input ATCLKEN; // ATB Clock Enable + input [63:0] TSVALUEB; // ATB Timestamp in binary + + input ATREADYM0; // ATDATA can be accepted + input AFVALIDM0; // ATB Fifo Flush Request + output [31:0] ATDATAM0; // ATB Data + output ATVALIDM0; // ATB Data Valid + output [1:0] ATBYTESM0; // ATB Data Size + output AFREADYM0; // ATB Fifo Flush Finished + output [6:0] ATIDM0; // ATB Trace Source ID + input SYNCREQM0; // ATB External synchronization request + +// BEGIN INCLUDE FOR CPU1 + input ATREADYM1; // ATDATA can be accepted + input AFVALIDM1; // ATB Fifo Flush Request + output [31:0] ATDATAM1; // ATB Data + output ATVALIDM1; // ATB Data Valid + output [1:0] ATBYTESM1; // ATB Data Size + output AFREADYM1; // ATB Fifo Flush Finished + output [6:0] ATIDM1; // ATB Trace Source ID + input SYNCREQM1; // ATB External synchronization request +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ATREADYM2; // ATDATA can be accepted + input AFVALIDM2; // ATB Fifo Flush Request + output [31:0] ATDATAM2; // ATB Data + output ATVALIDM2; // ATB Data Valid + output [1:0] ATBYTESM2; // ATB Data Size + output AFREADYM2; // ATB Fifo Flush Finished + output [6:0] ATIDM2; // ATB Trace Source ID + input SYNCREQM2; // ATB External synchronization request +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ATREADYM3; // ATDATA can be accepted + input AFVALIDM3; // ATB Fifo Flush Request + output [31:0] ATDATAM3; // ATB Data + output ATVALIDM3; // ATB Data Valid + output [1:0] ATBYTESM3; // ATB Data Size + output AFREADYM3; // ATB Fifo Flush Finished + output [6:0] ATIDM3; // ATB Trace Source ID + input SYNCREQM3; // ATB External synchronization request +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (PCLK) +//----------------------------------------------------------------------------- +// Debug-APBv3 port (APB) + input PCLKDBG; // APB Clock + input PCLKENDBG; // APB Clock Enable + input nPRESETDBG; // APB Reset + input PSELDBG; // Debug bus access + input [21:2] PADDRDBG; // APB address + input PADDRDBG31; // APB address bit[31] + input PENABLEDBG; // APB transfer complete flag + input PWRITEDBG; // APB read/write indicator + input [31:0] PWDATADBG; // APB write data + output [31:0] PRDATADBG; // APB read data + output PREADYDBG; // APB slave ready, used to extend a transfer + output PSLVERRDBG; // APB slave transfer error + +// Misc interface + input [`MAIA_CN:0] EDBGRQ; // External debug request + +// PMU Snapshot interface + input [`MAIA_CN:0] PMUSNAPSHOTREQ; // PMU snapshot trigger request + output [`MAIA_CN:0] PMUSNAPSHOTACK; // PMU snapshot trigger acknowledge + +// Power-related interface + input [`MAIA_CN:0] DBGPWRDUP; // Processor power-up status + output [`MAIA_CN:0] DBGPWRUPREQ; // Processor power-up request + +// CTI interface + input [3:0] CTICHIN; // Channel In + input [3:0] CTICHOUTACK; // Channel Out acknowledge + output [3:0] CTICHOUT; // Channel Out + output [3:0] CTICHINACK; // Channel In acknowledge + input CISBYPASS; // Channel interface sync bypass + input [3:0] CIHSBYPASS; // Channel interface H/S bypass + output [`MAIA_CN:0] CTIIRQ; // CTI Interrupt + input [`MAIA_CN:0] CTIIRQACK; // CTI Interrupt acknowledge + +//----------------------------------------------------------------------------- +// Debug Authentication Interface (CLK & PCLK) +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] DBGEN; // Invasive debug enable + input [`MAIA_CN:0] NIDEN; // Non-invasive debug enable + input [`MAIA_CN:0] SPIDEN; // Secure Priviledge invasive debug enable + input [`MAIA_CN:0] SPNIDEN; // Secure Priviledge non-invasive debug enable + +//----------------------------------------------------------------------------- +// DFT Signals +//----------------------------------------------------------------------------- + input DFTSE; // Scan enable + input DFTRSTDISABLE; // Disable reset to cells during scan shift + input [`MAIA_CN:0] DFTCRCLKDISABLE; // Clock grid control for ck_gclkcr + input DFTL2CLKDISABLE; // Clock grid control for ck_gclkl2 + input DFTRAMHOLD; // Holds data in RAMs + input DFTCLKBYPASS; // L2 RAM strobe clock bypass + input DFTMCPHOLD; // Disable multi-cycle RAM paths + +//----------------------------------------------------------------------------- +// MBIST Interface +//----------------------------------------------------------------------------- + input nMBISTRESET; // MBIST reset + input MBISTREQ; // MBIST mode request + +//----------------------------------------------------------------------------- +// Signals from maia -> maia_cpu_io -> maia_cpu +//----------------------------------------------------------------------------- +// Outputs to maia_cpu + output ncpuporeset_cpu0_o; + output ncorereset_cpu0_o; + + output cfgend_cpu0_o; + output cfgte_cpu0_o; + output cp15sdisable_cpu0_o; + output vinithi_cpu0_o; + output [7:0] clusteridaff1_cpu0_o; + output [7:0] clusteridaff2_cpu0_o; + output [1:0] cpuid_cpu0_o; + output aa64naa32_cpu0_o; + output [43:2] rvbaraddr_cpu0_o; + output cryptodisable_cpu0_o; + output giccdisable_cpu0_o; + + output [43:12] dbgromaddr_cpu0_o; + output dbgromaddrv_cpu0_o; + output dbgl1rstdisable_cpu0_o; + + output dbgen_cpu0_o; + output niden_cpu0_o; + output spiden_cpu0_o; + output spniden_cpu0_o; + + output [63:0] tsvalueb_cpu0_o; + + output atclken_cpu0_o; + output afvalidm_cpu0_o; + output atreadym_cpu0_o; + output syncreqm_cpu0_o; + + output dftse_cpu0_o; + output dftrstdisable_cpu0_o; + output dftcrclkdisable_cpu0_o; + output dftramhold_cpu0_o; + output nmbistreset_cpu0_o; + +// BEGIN INCLUDE FOR CPU1 + output ncpuporeset_cpu1_o; + output ncorereset_cpu1_o; + + output cfgend_cpu1_o; + output cfgte_cpu1_o; + output cp15sdisable_cpu1_o; + output vinithi_cpu1_o; + output [7:0] clusteridaff1_cpu1_o; + output [7:0] clusteridaff2_cpu1_o; + output [1:0] cpuid_cpu1_o; + output aa64naa32_cpu1_o; + output [43:2] rvbaraddr_cpu1_o; + output cryptodisable_cpu1_o; + output giccdisable_cpu1_o; + + output [43:12] dbgromaddr_cpu1_o; + output dbgromaddrv_cpu1_o; + output dbgl1rstdisable_cpu1_o; + + output dbgen_cpu1_o; + output niden_cpu1_o; + output spiden_cpu1_o; + output spniden_cpu1_o; + + output [63:0] tsvalueb_cpu1_o; + + output atclken_cpu1_o; + output afvalidm_cpu1_o; + output atreadym_cpu1_o; + output syncreqm_cpu1_o; + + output dftse_cpu1_o; + output dftrstdisable_cpu1_o; + output dftcrclkdisable_cpu1_o; + output dftramhold_cpu1_o; + output nmbistreset_cpu1_o; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + output ncpuporeset_cpu2_o; + output ncorereset_cpu2_o; + + output cfgend_cpu2_o; + output cfgte_cpu2_o; + output cp15sdisable_cpu2_o; + output vinithi_cpu2_o; + output [7:0] clusteridaff1_cpu2_o; + output [7:0] clusteridaff2_cpu2_o; + output [1:0] cpuid_cpu2_o; + output aa64naa32_cpu2_o; + output [43:2] rvbaraddr_cpu2_o; + output cryptodisable_cpu2_o; + output giccdisable_cpu2_o; + + output [43:12] dbgromaddr_cpu2_o; + output dbgromaddrv_cpu2_o; + output dbgl1rstdisable_cpu2_o; + + output dbgen_cpu2_o; + output niden_cpu2_o; + output spiden_cpu2_o; + output spniden_cpu2_o; + + output [63:0] tsvalueb_cpu2_o; + + output atclken_cpu2_o; + output afvalidm_cpu2_o; + output atreadym_cpu2_o; + output syncreqm_cpu2_o; + + output dftse_cpu2_o; + output dftrstdisable_cpu2_o; + output dftcrclkdisable_cpu2_o; + output dftramhold_cpu2_o; + output nmbistreset_cpu2_o; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + output ncpuporeset_cpu3_o; + output ncorereset_cpu3_o; + + output cfgend_cpu3_o; + output cfgte_cpu3_o; + output cp15sdisable_cpu3_o; + output vinithi_cpu3_o; + output [7:0] clusteridaff1_cpu3_o; + output [7:0] clusteridaff2_cpu3_o; + output [1:0] cpuid_cpu3_o; + output aa64naa32_cpu3_o; + output [43:2] rvbaraddr_cpu3_o; + output cryptodisable_cpu3_o; + output giccdisable_cpu3_o; + + output [43:12] dbgromaddr_cpu3_o; + output dbgromaddrv_cpu3_o; + output dbgl1rstdisable_cpu3_o; + + output dbgen_cpu3_o; + output niden_cpu3_o; + output spiden_cpu3_o; + output spniden_cpu3_o; + + output [63:0] tsvalueb_cpu3_o; + + output atclken_cpu3_o; + output afvalidm_cpu3_o; + output atreadym_cpu3_o; + output syncreqm_cpu3_o; + + output dftse_cpu3_o; + output dftrstdisable_cpu3_o; + output dftcrclkdisable_cpu3_o; + output dftramhold_cpu3_o; + output nmbistreset_cpu3_o; +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Signals from maia_cpu -> maia_cpu_io -> maia +//----------------------------------------------------------------------------- +// Inputs from maia_cpu + input ds_cpu0_sev_req; + input ds_cpu0_sevl_req; + input ds_cpu0_cpuectlr_smp; + + input ncommirq_cpu0_i; + input commrx_cpu0_i; + input commtx_cpu0_i; + input dbgack_cpu0_i; + input dbgrstreq_cpu0_i; + input dbgnopwrdwn_cpu0_i; + + input npmuirq_cpu0_i; + input [24:0] pmuevent_cpu0_i; + input pm_export_cpu0_i; + + input etclken_cpu0_i; + input afreadym_cpu0_i; + input [1:0] atbytesm_cpu0_i; + input [31:0] atdatam_cpu0_i; + input [6:0] atidm_cpu0_i; + input atvalidm_cpu0_i; + +// BEGIN INCLUDE FOR CPU1 + input ds_cpu1_sev_req; + input ds_cpu1_sevl_req; + input ds_cpu1_cpuectlr_smp; + + input ncommirq_cpu1_i; + input commrx_cpu1_i; + input commtx_cpu1_i; + input dbgack_cpu1_i; + input dbgrstreq_cpu1_i; + input dbgnopwrdwn_cpu1_i; + + input npmuirq_cpu1_i; + input [24:0] pmuevent_cpu1_i; + input pm_export_cpu1_i; + + input etclken_cpu1_i; + input afreadym_cpu1_i; + input [1:0] atbytesm_cpu1_i; + input [31:0] atdatam_cpu1_i; + input [6:0] atidm_cpu1_i; + input atvalidm_cpu1_i; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ds_cpu2_sev_req; + input ds_cpu2_sevl_req; + input ds_cpu2_cpuectlr_smp; + + input ncommirq_cpu2_i; + input commrx_cpu2_i; + input commtx_cpu2_i; + input dbgack_cpu2_i; + input dbgrstreq_cpu2_i; + input dbgnopwrdwn_cpu2_i; + + input npmuirq_cpu2_i; + input [24:0] pmuevent_cpu2_i; + input pm_export_cpu2_i; + + input etclken_cpu2_i; + input afreadym_cpu2_i; + input [1:0] atbytesm_cpu2_i; + input [31:0] atdatam_cpu2_i; + input [6:0] atidm_cpu2_i; + input atvalidm_cpu2_i; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ds_cpu3_sev_req; + input ds_cpu3_sevl_req; + input ds_cpu3_cpuectlr_smp; + + input ncommirq_cpu3_i; + input commrx_cpu3_i; + input commtx_cpu3_i; + input dbgack_cpu3_i; + input dbgrstreq_cpu3_i; + input dbgnopwrdwn_cpu3_i; + + input npmuirq_cpu3_i; + input [24:0] pmuevent_cpu3_i; + input pm_export_cpu3_i; + + input etclken_cpu3_i; + input afreadym_cpu3_i; + input [1:0] atbytesm_cpu3_i; + input [31:0] atdatam_cpu3_i; + input [6:0] atidm_cpu3_i; + input atvalidm_cpu3_i; +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// L2 interface +//----------------------------------------------------------------------------- + output [12:0] l2_cpu0_mbist1_addr_b1; + output [3:0] l2_cpu0_mbist1_array_b1; + output [7:0] l2_cpu0_mbist1_be_b1; + output l2_cpu0_mbist1_en_b1; + output l2_cpu0_mbist1_rd_en_b1; + output l2_cpu0_mbist1_wr_en_b1; + output l2_cpu0_mbist1_all_b1; + +// BEGIN INCLUDE FOR CPU1 + output [12:0] l2_cpu1_mbist1_addr_b1; + output [3:0] l2_cpu1_mbist1_array_b1; + output [7:0] l2_cpu1_mbist1_be_b1; + output l2_cpu1_mbist1_en_b1; + output l2_cpu1_mbist1_rd_en_b1; + output l2_cpu1_mbist1_wr_en_b1; + output l2_cpu1_mbist1_all_b1; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + output [12:0] l2_cpu2_mbist1_addr_b1; + output [3:0] l2_cpu2_mbist1_array_b1; + output [7:0] l2_cpu2_mbist1_be_b1; + output l2_cpu2_mbist1_en_b1; + output l2_cpu2_mbist1_rd_en_b1; + output l2_cpu2_mbist1_wr_en_b1; + output l2_cpu2_mbist1_all_b1; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + output [12:0] l2_cpu3_mbist1_addr_b1; + output [3:0] l2_cpu3_mbist1_array_b1; + output [7:0] l2_cpu3_mbist1_be_b1; + output l2_cpu3_mbist1_en_b1; + output l2_cpu3_mbist1_rd_en_b1; + output l2_cpu3_mbist1_wr_en_b1; + output l2_cpu3_mbist1_all_b1; +// END INCLUDE FOR CPU3 + +// BEGIN L2-CPU interface + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + output l2_cpu0_cfg_ecc_en; + output l2_cpu0_arb_thrshld_timeout_en; + output l2_cpu0_disable_clean_evict_opt; + output l2_cpu0_dext_err_r2; // LS external error + output l2_cpu0_dext_err_type_r2; // LS external error type + output l2_cpu0_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu0_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu0_ddata_r2; // LS read data + output l2_cpu0_barrier_done; // LS barrier complete + output l2_cpu0_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu0_spec_bufid; // LS read speculative response buffer id + output l2_cpu0_rvalid; // LS read response valid + output [1:0] l2_cpu0_rstate; // LS read response state + output l2_cpu0_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu0_rbufid; // LS read response buffer id + output l2_cpu0_dvalid_r1; // LS read data valid + output l2_cpu0_dlast_r1; // LS read last indicator + output [2:0] l2_cpu0_dbufid_r1; // LS read data fill buffer id + output l2_cpu0_iext_err_r2; // IF external error + output l2_cpu0_iext_err_type_r2; // IF external error type + output l2_cpu0_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu0_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu0_idata_r2; // IF read data + output l2_cpu0_ivalid_r1; // IF read data valid + output [1:0] l2_cpu0_ibufid_r1; // IF read data fill buffer id + output l2_cpu0_ls_sync_req; // LS sync req + output [48:0] l2_cpu0_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu0_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu0_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu0_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu0_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu0_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu0_ccb_req_info_c3; // LS ccb req info + output l2_cpu0_if_ccb_clken_c3; // IF ccb clken + output l2_cpu0_if_ccb_req_c3; // IF ccb req + output l2_cpu0_if_sync_req; // IF sync req + output l2_cpu0_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu0_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu0_tlb_sync_req; // TLB sync req + output l2_cpu0_tlb_sync_complete; // TLB sync complete + output l2_cpu0_tbw_desc_vld; // TBW descriptor valid + output l2_cpu0_tbw_ext_err; // TBW descriptor external error + output l2_cpu0_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu0_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu0_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu0_spr_rd_data; // DS spr read data + output [1:0] l2_cpu0_l2_cache_size; // DS L2 cache size + output l2_cpu0_pf_throttle_q; // PF throttling + + output l2_cpu0_wr_ex_resp; // store exclusive response + output l2_cpu0_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu0_ic_base; // PERIPHBASE + output l2_cpu0_no_intctrl; // INTCTLR not present + + + output [33:0] l2_cpu0_pmu_events; // L2 PMU events + + input ds_cpu0_l2_spr_en; // cpu0 early spr req for clk enables + input ds_cpu0_l2_spr_rd; // cpu0 spr read op + input ds_cpu0_l2_spr_wr; // cpu0 spr write op + input [8:0] ds_cpu0_l2_spr_addr; // cpu0 spr address + input ds_cpu0_l2_spr_dw; // cpu0 spr access dw + input [63:0] ds_cpu0_l2_spr_wr_data; // cpu0 spr write data + + input l2_cpu0_wr_data_vld_x1_q; // cpu0 write data vld x1 stage + input l2_cpu0_wr_evict_x1_q; // cpu0 write evict x1 stage + input [143:0] l2_cpu0_wr_data; + input l2_cpu0_ls_rd_haz_vld_arb_q; + input l2_cpu0_ls_wr_haz_vld_arb_q; + input l2_cpu0_dt_pmu_evt_en; // PMU enabled. + + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + output l2_cpu1_cfg_ecc_en; + output l2_cpu1_arb_thrshld_timeout_en; + output l2_cpu1_disable_clean_evict_opt; + output l2_cpu1_dext_err_r2; // LS external error + output l2_cpu1_dext_err_type_r2; // LS external error type + output l2_cpu1_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu1_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu1_ddata_r2; // LS read data + output l2_cpu1_barrier_done; // LS barrier complete + output l2_cpu1_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu1_spec_bufid; // LS read speculative response buffer id + output l2_cpu1_rvalid; // LS read response valid + output [1:0] l2_cpu1_rstate; // LS read response state + output l2_cpu1_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu1_rbufid; // LS read response buffer id + output l2_cpu1_dvalid_r1; // LS read data valid + output l2_cpu1_dlast_r1; // LS read last indicator + output [2:0] l2_cpu1_dbufid_r1; // LS read data fill buffer id + output l2_cpu1_iext_err_r2; // IF external error + output l2_cpu1_iext_err_type_r2; // IF external error type + output l2_cpu1_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu1_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu1_idata_r2; // IF read data + output l2_cpu1_ivalid_r1; // IF read data valid + output [1:0] l2_cpu1_ibufid_r1; // IF read data fill buffer id + output l2_cpu1_ls_sync_req; // LS sync req + output [48:0] l2_cpu1_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu1_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu1_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu1_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu1_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu1_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu1_ccb_req_info_c3; // LS ccb req info + output l2_cpu1_if_ccb_clken_c3; // IF ccb clken + output l2_cpu1_if_ccb_req_c3; // IF ccb req + output l2_cpu1_if_sync_req; // IF sync req + output l2_cpu1_tlb_ccb_clken_c3; // IF ccb clken + output l2_cpu1_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu1_tlb_sync_req; // TLB sync req + output l2_cpu1_tlb_sync_complete; // TLB sync complete + output l2_cpu1_tbw_desc_vld; // TBW descriptor valid + output l2_cpu1_tbw_ext_err; // TBW descriptor external error + output l2_cpu1_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu1_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu1_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu1_spr_rd_data; // DS spr read data + output [1:0] l2_cpu1_l2_cache_size; // DS L2 cache size + output l2_cpu1_pf_throttle_q; // PF throttling + + output l2_cpu1_wr_ex_resp; // store exclusive response + output l2_cpu1_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu1_ic_base; // PERIPHBASE + output l2_cpu1_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu1_pmu_events; // L2 PMU events + + input ds_cpu1_l2_spr_en; // cpu1 early spr req for clk enables + input ds_cpu1_l2_spr_rd; // cpu1 spr read op + input ds_cpu1_l2_spr_wr; // cpu1 spr write op + input [8:0] ds_cpu1_l2_spr_addr; // cpu1 spr address + input ds_cpu1_l2_spr_dw; // cpu1 spr access dw + input [63:0] ds_cpu1_l2_spr_wr_data; // cpu1 spr write data + + input l2_cpu1_wr_data_vld_x1_q; // cpu1 write data vld x1 stage + input l2_cpu1_wr_evict_x1_q; // cpu1 write evict x1 stage + input [143:0] l2_cpu1_wr_data; + input l2_cpu1_ls_rd_haz_vld_arb_q; + input l2_cpu1_ls_wr_haz_vld_arb_q; + input l2_cpu1_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + output l2_cpu2_cfg_ecc_en; + output l2_cpu2_arb_thrshld_timeout_en; + output l2_cpu2_disable_clean_evict_opt; + output l2_cpu2_dext_err_r2; // LS external error + output l2_cpu2_dext_err_type_r2; // LS external error type + output l2_cpu2_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu2_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu2_ddata_r2; // LS read data + output l2_cpu2_barrier_done; // LS barrier complete + output l2_cpu2_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu2_spec_bufid; // LS read speculative response buffer id + output l2_cpu2_rvalid; // LS read response valid + output [1:0] l2_cpu2_rstate; // LS read response state + output l2_cpu2_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu2_rbufid; // LS read response buffer id + output l2_cpu2_dvalid_r1; // LS read data valid + output l2_cpu2_dlast_r1; // LS read last indicator + output [2:0] l2_cpu2_dbufid_r1; // LS read data fill buffer id + output l2_cpu2_iext_err_r2; // IF external error + output l2_cpu2_iext_err_type_r2; // IF external error type + output l2_cpu2_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu2_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu2_idata_r2; // IF read data + output l2_cpu2_ivalid_r1; // IF read data valid + output [1:0] l2_cpu2_ibufid_r1; // IF read data fill buffer id + output l2_cpu2_ls_sync_req; // LS sync req + output [48:0] l2_cpu2_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu2_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu2_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu2_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu2_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu2_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu2_ccb_req_info_c3; // LS ccb req info + output l2_cpu2_if_ccb_clken_c3; // IF ccb clken + output l2_cpu2_if_ccb_req_c3; // IF ccb req + output l2_cpu2_if_sync_req; // IF sync req + output l2_cpu2_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu2_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu2_tlb_sync_req; // TLB sync req + output l2_cpu2_tlb_sync_complete; // TLB sync complete + output l2_cpu2_tbw_desc_vld; // TBW descriptor valid + output l2_cpu2_tbw_ext_err; // TBW descriptor external error + output l2_cpu2_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu2_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu2_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu2_spr_rd_data; // DS spr read data + output [1:0] l2_cpu2_l2_cache_size; // DS L2 cache size + output l2_cpu2_pf_throttle_q; // PF throttling + + output l2_cpu2_wr_ex_resp; // store exclusive response + output l2_cpu2_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu2_ic_base; // PERIPHBASE + output l2_cpu2_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu2_pmu_events; // L2 PMU events + + input ds_cpu2_l2_spr_en; // cpu2 early spr req for clk enables + input ds_cpu2_l2_spr_rd; // cpu2 spr read op + input ds_cpu2_l2_spr_wr; // cpu2 spr write op + input [8:0] ds_cpu2_l2_spr_addr; // cpu2 spr address + input ds_cpu2_l2_spr_dw; // cpu2 spr access dw + input [63:0] ds_cpu2_l2_spr_wr_data; // cpu2 spr write data + + input l2_cpu2_wr_data_vld_x1_q; // cpu2 write data vld x1 stage + input l2_cpu2_wr_evict_x1_q; // cpu2 write evict x1 stage + input [143:0] l2_cpu2_wr_data; + input l2_cpu2_ls_rd_haz_vld_arb_q; + input l2_cpu2_ls_wr_haz_vld_arb_q; + input l2_cpu2_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + output l2_cpu3_cfg_ecc_en; + output l2_cpu3_arb_thrshld_timeout_en; + output l2_cpu3_disable_clean_evict_opt; + output l2_cpu3_dext_err_r2; // LS external error + output l2_cpu3_dext_err_type_r2; // LS external error type + output l2_cpu3_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu3_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu3_ddata_r2; // LS read data + output l2_cpu3_barrier_done; // LS barrier complete + output l2_cpu3_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu3_spec_bufid; // LS read speculative response buffer id + output l2_cpu3_rvalid; // LS read response valid + output [1:0] l2_cpu3_rstate; // LS read response state + output l2_cpu3_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu3_rbufid; // LS read response buffer id + output l2_cpu3_dvalid_r1; // LS read data valid + output l2_cpu3_dlast_r1; // LS read last indicator + output [2:0] l2_cpu3_dbufid_r1; // LS read data fill buffer id + output l2_cpu3_iext_err_r2; // IF external error + output l2_cpu3_iext_err_type_r2; // IF external error type + output l2_cpu3_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu3_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu3_idata_r2; // IF read data + output l2_cpu3_ivalid_r1; // IF read data valid + output [1:0] l2_cpu3_ibufid_r1; // IF read data fill buffer id + output l2_cpu3_ls_sync_req; // LS sync req + output [48:0] l2_cpu3_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu3_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu3_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu3_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu3_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu3_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu3_ccb_req_info_c3; // LS ccb req info + output l2_cpu3_if_ccb_clken_c3; // IF ccb clken + output l2_cpu3_if_ccb_req_c3; // IF ccb req + output l2_cpu3_if_sync_req; // IF sync req + output l2_cpu3_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu3_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu3_tlb_sync_req; // TLB sync req + output l2_cpu3_tlb_sync_complete; // TLB sync complete + output l2_cpu3_tbw_desc_vld; // TBW descriptor valid + output l2_cpu3_tbw_ext_err; // TBW descriptor external error + output l2_cpu3_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu3_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu3_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu3_spr_rd_data; // DS spr read data + output [1:0] l2_cpu3_l2_cache_size; // DS L2 cache size + output l2_cpu3_pf_throttle_q; // PF throttling + + output l2_cpu3_wr_ex_resp; // store exclusive response + output l2_cpu3_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu3_ic_base; // PERIPHBASE + output l2_cpu3_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu3_pmu_events; // L2 PMU events + + input ds_cpu3_l2_spr_en; // cpu3 early spr req for clk enables + input ds_cpu3_l2_spr_rd; // cpu3 spr read op + input ds_cpu3_l2_spr_wr; // cpu3 spr write op + input [8:0] ds_cpu3_l2_spr_addr; // cpu3 spr address + input ds_cpu3_l2_spr_dw; // cpu3 spr access dw + input [63:0] ds_cpu3_l2_spr_wr_data; // cpu3 spr write data + + input l2_cpu3_wr_data_vld_x1_q; // cpu3 write data vld x1 stage + input l2_cpu3_wr_evict_x1_q; // cpu3 write evict x1 stage + input [143:0] l2_cpu3_wr_data; + input l2_cpu3_ls_rd_haz_vld_arb_q; + input l2_cpu3_ls_wr_haz_vld_arb_q; + input l2_cpu3_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// tag_pipe / cpu slave +//----------------------------------------------------------------------------- + output l2_cpu0_flsh_ls_rd_l2_dly; // cpu0 ls local hazard flush + output l2_cpu0_flsh_ls_wr_l2_dly; // cpu0 ls local hazard flush + + output l2_cpu0_wr_data_stall; // cpu0 write data stall + + output l2_cpu1_flsh_ls_rd_l2_dly; // cpu1 ls local hazard flush + output l2_cpu1_flsh_ls_wr_l2_dly; // cpu1 ls local hazard flush + + output l2_cpu1_wr_data_stall; // cpu1 write data stall + + output l2_cpu2_flsh_ls_rd_l2_dly; // cpu2 ls local hazard flush + output l2_cpu2_flsh_ls_wr_l2_dly; // cpu2 ls local hazard flush + + output l2_cpu2_wr_data_stall; // cpu2 write data stall + + output l2_cpu3_flsh_ls_rd_l2_dly; // cpu3 ls local hazard flush + output l2_cpu3_flsh_ls_wr_l2_dly; // cpu3 ls local hazard flush + + output l2_cpu3_wr_data_stall; // cpu3 write data stall + + output [2:0] l2_cpu0_flsh_ls_rd_id_l2_dly; // cpu0 ls id local hazard flush + output [3:0] l2_cpu0_flsh_ls_wr_id_l2_dly; // cpu0 ls id local hazard flush + + output [2:0] l2_cpu1_flsh_ls_rd_id_l2_dly; // cpu1 ls id local hazard flush + output [3:0] l2_cpu1_flsh_ls_wr_id_l2_dly; // cpu1 ls id local hazard flush + + output [2:0] l2_cpu2_flsh_ls_rd_id_l2_dly; // cpu2 ls id local hazard flush + output [3:0] l2_cpu2_flsh_ls_wr_id_l2_dly; // cpu2 ls id local hazard flush + + output [2:0] l2_cpu3_flsh_ls_rd_id_l2_dly; // cpu3 ls id local hazard flush + output [3:0] l2_cpu3_flsh_ls_wr_id_l2_dly; // cpu3 ls id local hazard flush + + output l2_cpu0_flsh_ls_rd_l4_dly; // cpu0 ls global hazard flush + output l2_cpu0_flsh_if_rd_l4_dly; // cpu0 if global hazard flush + output l2_cpu0_flsh_tw_rd_l4_dly; // cpu0 tw global hazard flush + output l2_cpu0_flsh_ls_wr_l4_dly; // cpu0 ls global hazard flush + + output l2_cpu1_flsh_ls_rd_l4_dly; // cpu1 ls global hazard flush + output l2_cpu1_flsh_if_rd_l4_dly; // cpu1 if global hazard flush + output l2_cpu1_flsh_tw_rd_l4_dly; // cpu1 tw global hazard flush + output l2_cpu1_flsh_ls_wr_l4_dly; // cpu1 ls global hazard flush + + output l2_cpu2_flsh_ls_rd_l4_dly; // cpu2 ls global hazard flush + output l2_cpu2_flsh_if_rd_l4_dly; // cpu2 if global hazard flush + output l2_cpu2_flsh_tw_rd_l4_dly; // cpu2 tw global hazard flush + output l2_cpu2_flsh_ls_wr_l4_dly; // cpu2 ls global hazard flush + + output l2_cpu3_flsh_ls_rd_l4_dly; // cpu3 ls global hazard flush + output l2_cpu3_flsh_if_rd_l4_dly; // cpu3 if global hazard flush + output l2_cpu3_flsh_tw_rd_l4_dly; // cpu3 tw global hazard flush + output l2_cpu3_flsh_ls_wr_l4_dly; // cpu3 ls global hazard flush + + output [2:0] l2_cpu0_flsh_ls_rd_id_l4_dly; // cpu0 ls id global hazard flush + output [1:0] l2_cpu0_flsh_if_rd_id_l4_dly; // cpu0 if id global hazard flush + output [3:0] l2_cpu0_flsh_ls_wr_id_l4_dly; // cpu0 ls id global hazard flush + output l2_cpu0_flsh_ls_wr_evict_l4_dly; // cpu0 ls evict hazard + + output [2:0] l2_cpu1_flsh_ls_rd_id_l4_dly; // cpu1 ls id global hazard flush + output [1:0] l2_cpu1_flsh_if_rd_id_l4_dly; // cpu1 if id global hazard flush + output [3:0] l2_cpu1_flsh_ls_wr_id_l4_dly; // cpu1 ls id global hazard flush + output l2_cpu1_flsh_ls_wr_evict_l4_dly; // cpu1 ls evict hazard + + output [2:0] l2_cpu2_flsh_ls_rd_id_l4_dly; // cpu2 ls id global hazard flush + output [1:0] l2_cpu2_flsh_if_rd_id_l4_dly; // cpu2 if id global hazard flush + output [3:0] l2_cpu2_flsh_ls_wr_id_l4_dly; // cpu2 ls id global hazard flush + output l2_cpu2_flsh_ls_wr_evict_l4_dly; // cpu2 ls evict hazard + + output [2:0] l2_cpu3_flsh_ls_rd_id_l4_dly; // cpu3 ls id global hazard flush + output [1:0] l2_cpu3_flsh_if_rd_id_l4_dly; // cpu3 if id global hazard flush + output [3:0] l2_cpu3_flsh_ls_wr_id_l4_dly; // cpu3 ls id global hazard flush + output l2_cpu3_flsh_ls_wr_evict_l4_dly; // cpu3 ls evict hazard + + output l2_cpu0_lrq_haz_pending; // cpu0 lrq hazard pending + output l2_cpu1_lrq_haz_pending; // cpu1 lrq hazard pending + output l2_cpu2_lrq_haz_pending; // cpu2 lrq hazard pending + output l2_cpu3_lrq_haz_pending; // cpu3 lrq hazard pending + + output l2_cpu0_ifq_haz_pending; // cpu0 ifq hazard pending + output l2_cpu1_ifq_haz_pending; // cpu1 ifq hazard pending + output l2_cpu2_ifq_haz_pending; // cpu2 ifq hazard pending + output l2_cpu3_ifq_haz_pending; // cpu3 ifq hazard pending + + output l2_cpu0_trq_haz_pending; // cpu0 trq hazard pending + output l2_cpu1_trq_haz_pending; // cpu1 trq hazard pending + output l2_cpu2_trq_haz_pending; // cpu2 trq hazard pending + output l2_cpu3_trq_haz_pending; // cpu3 trq hazard pending + + output l2_cpu0_wrq_haz_pending; // cpu0 wrq hazard pending + output l2_cpu1_wrq_haz_pending; // cpu1 wrq hazard pending + output l2_cpu2_wrq_haz_pending; // cpu2 wrq hazard pending + output l2_cpu3_wrq_haz_pending; // cpu3 wrq hazard pending + + output l2_cpu0_idle_block_reqs_q; // cpu0 idle block requests + output l2_cpu1_idle_block_reqs_q; // cpu1 idle block requests + output l2_cpu2_idle_block_reqs_q; // cpu2 idle block requests + output l2_cpu3_idle_block_reqs_q; // cpu3 idle block requests + + output l2_cpu0_ls_peq_coll_l4_dly; // cpu0 peq collision detected + output l2_cpu1_ls_peq_coll_l4_dly; // cpu1 peq collision detected + output l2_cpu2_ls_peq_coll_l4_dly; // cpu2 peq collision detected + output l2_cpu3_ls_peq_coll_l4_dly; // cpu3 peq collision detected + +//----------------------------------------------------------------------------- +// tag_pipe +//----------------------------------------------------------------------------- + output [3:0] l2_tbnk0_cpu0_lrq_clr_l4_dly2_q; // tbnk0 clear cpu0 lrq entry + output [3:0] l2_tbnk0_cpu1_lrq_clr_l4_dly2_q; // tbnk0 clear cpu1 lrq entry + output [3:0] l2_tbnk0_cpu2_lrq_clr_l4_dly2_q; // tbnk0 clear cpu2 lrq entry + output [3:0] l2_tbnk0_cpu3_lrq_clr_l4_dly2_q; // tbnk0 clear cpu3 lrq entry + + output [3:0] l2_tbnk1_cpu0_lrq_clr_l4_dly2_q; // tbnk1 clear cpu0 lrq entry + output [3:0] l2_tbnk1_cpu1_lrq_clr_l4_dly2_q; // tbnk1 clear cpu1 lrq entry + output [3:0] l2_tbnk1_cpu2_lrq_clr_l4_dly2_q; // tbnk1 clear cpu2 lrq entry + output [3:0] l2_tbnk1_cpu3_lrq_clr_l4_dly2_q; // tbnk1 clear cpu3 lrq entry + + output [2:0] l2_tbnk0_cpu0_ifq_clr_l4_dly2_q; // tbnk0 clear cpu0 ifq entry + output [2:0] l2_tbnk0_cpu1_ifq_clr_l4_dly2_q; // tbnk0 clear cpu1 ifq entry + output [2:0] l2_tbnk0_cpu2_ifq_clr_l4_dly2_q; // tbnk0 clear cpu2 ifq entry + output [2:0] l2_tbnk0_cpu3_ifq_clr_l4_dly2_q; // tbnk0 clear cpu3 ifq entry + + output [2:0] l2_tbnk1_cpu0_ifq_clr_l4_dly2_q; // tbnk1 clear cpu0 ifq entry + output [2:0] l2_tbnk1_cpu1_ifq_clr_l4_dly2_q; // tbnk1 clear cpu1 ifq entry + output [2:0] l2_tbnk1_cpu2_ifq_clr_l4_dly2_q; // tbnk1 clear cpu2 ifq entry + output [2:0] l2_tbnk1_cpu3_ifq_clr_l4_dly2_q; // tbnk1 clear cpu3 ifq entry + + output l2_tbnk0_cpu0_trq_clr_l4_dly2_q; // tbnk0 clear cpu0 trq entry + output l2_tbnk0_cpu1_trq_clr_l4_dly2_q; // tbnk0 clear cpu1 trq entry + output l2_tbnk0_cpu2_trq_clr_l4_dly2_q; // tbnk0 clear cpu2 trq entry + output l2_tbnk0_cpu3_trq_clr_l4_dly2_q; // tbnk0 clear cpu3 trq entry + + output l2_tbnk1_cpu0_trq_clr_l4_dly2_q; // tbnk1 clear cpu0 trq entry + output l2_tbnk1_cpu1_trq_clr_l4_dly2_q; // tbnk1 clear cpu1 trq entry + output l2_tbnk1_cpu2_trq_clr_l4_dly2_q; // tbnk1 clear cpu2 trq entry + output l2_tbnk1_cpu3_trq_clr_l4_dly2_q; // tbnk1 clear cpu3 trq entry + + output [5:0] l2_tbnk0_cpu0_wrq_clr_l4_dly2_q; // tbnk0 clear cpu0 wrq entry + output [5:0] l2_tbnk0_cpu1_wrq_clr_l4_dly2_q; // tbnk0 clear cpu1 wrq entry + output [5:0] l2_tbnk0_cpu2_wrq_clr_l4_dly2_q; // tbnk0 clear cpu2 wrq entry + output [5:0] l2_tbnk0_cpu3_wrq_clr_l4_dly2_q; // tbnk0 clear cpu3 wrq entry + + output [5:0] l2_tbnk1_cpu0_wrq_clr_l4_dly2_q; // tbnk1 clear cpu0 wrq entry + output [5:0] l2_tbnk1_cpu1_wrq_clr_l4_dly2_q; // tbnk1 clear cpu1 wrq entry + output [5:0] l2_tbnk1_cpu2_wrq_clr_l4_dly2_q; // tbnk1 clear cpu2 wrq entry + output [5:0] l2_tbnk1_cpu3_wrq_clr_l4_dly2_q; // tbnk1 clear cpu3 wrq entry + + +//----------------------------------------------------------------------------- +// cpu_logic / cpu slave +//----------------------------------------------------------------------------- + output l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu0 ls rd flsh l4 active + output l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu0 wr rd flsh l4 active + + output l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu1 ls rd flsh l4 active + output l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu1 wr rd flsh l4 active + + output l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu2 ls rd flsh l4 active + output l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu2 wr rd flsh l4 active + + output l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu3 ls rd flsh l4 active + output l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu3 wr rd flsh l4 active + + +//----------------------------------------------------------------------------- +// feq / cpu slave +//----------------------------------------------------------------------------- + input [129:0] l2_cpu0_dsq_rd_data_q; // cpu0 wrq/dsq data + input [15:0] l2_cpu0_dsq_rd_byte_strb_q; // cpu0 wrq/dsq byte strobes + input [129:0] l2_cpu1_dsq_rd_data_q; // cpu1 wrq/dsq data + input [15:0] l2_cpu1_dsq_rd_byte_strb_q; // cpu1 wrq/dsq byte strobes + input [129:0] l2_cpu2_dsq_rd_data_q; // cpu2 wrq/dsq data + input [15:0] l2_cpu2_dsq_rd_byte_strb_q; // cpu2 wrq/dsq byte strobes + input [129:0] l2_cpu3_dsq_rd_data_q; // cpu3 wrq/dsq data + input [15:0] l2_cpu3_dsq_rd_byte_strb_q; // cpu3 wrq/dsq byte strobes + + output l2_cpu0_dsq_clr_vld_q; // cpu0 dsq clear wrq vld entry + output [3:0] l2_cpu0_dsq_clr_id_q; // cpu0 dsq clear wrq buffer id + output l2_cpu0_dsq_rd_en; // cpu0 dsq/wrq data enable + output l2_cpu0_dsq_rd_en_x2; // cpu0 dsq/wrq data enable x2 + output [3:0] l2_cpu0_dsq_rd_buf_id; // cpu0 dsq/wrq data select + output l2_cpu1_dsq_clr_vld_q; // cpu1 dsq clear wrq vld entry + output [3:0] l2_cpu1_dsq_clr_id_q; // cpu1 dsq clear wrq buffer id + output l2_cpu1_dsq_rd_en; // cpu1 dsq/wrq data enable + output l2_cpu1_dsq_rd_en_x2; // cpu1 dsq/wrq data enable x2 + output [3:0] l2_cpu1_dsq_rd_buf_id; // cpu1 dsq/wrq data select + output l2_cpu2_dsq_clr_vld_q; // cpu2 dsq clear wrq vld entry + output [3:0] l2_cpu2_dsq_clr_id_q; // cpu2 dsq clear wrq buffer id + output l2_cpu2_dsq_rd_en; // cpu2 dsq/wrq data enable + output l2_cpu2_dsq_rd_en_x2; // cpu2 dsq/wrq data enable x2 + output [3:0] l2_cpu2_dsq_rd_buf_id; // cpu2 dsq/wrq data select + output l2_cpu3_dsq_clr_vld_q; // cpu3 dsq clear wrq vld entry + output l2_cpu3_dsq_rd_en; // cpu3 dsq/wrq data enable + output l2_cpu3_dsq_rd_en_x2; // cpu3 dsq/wrq data enable x2 + output [3:0] l2_cpu3_dsq_clr_id_q; // cpu3 dsq clear wrq buffer id + output [3:0] l2_cpu3_dsq_rd_buf_id; // cpu3 dsq/wrq data select + +//----------------------------------------------------------------------------- +// arbitration +//----------------------------------------------------------------------------- + output l2_cpu0_rd_vld_skid; // cpu0 read skid buffer valid + output l2_cpu1_rd_vld_skid; // cpu1 read skid buffer valid + output l2_cpu2_rd_vld_skid; // cpu2 read skid buffer valid + output l2_cpu3_rd_vld_skid; // cpu3 read skid buffer valid + + output l2_cpu0_pf_rd_vld_skid_popped; // cpu0 pf read skid buffer popped + output l2_cpu1_pf_rd_vld_skid_popped; // cpu1 pf read skid buffer popped + output l2_cpu2_pf_rd_vld_skid_popped; // cpu2 pf read skid buffer popped + output l2_cpu3_pf_rd_vld_skid_popped; // cpu3 pf read skid buffer popped + + output l2_cpu0_rd_arb; // + output l2_cpu1_rd_arb; // + output l2_cpu2_rd_arb; // + output l2_cpu3_rd_arb; // + + output l2_cpu0_wr_vld_skid; // cpu0 write skid buffer valid + output l2_cpu1_wr_vld_skid; // cpu1 write skid buffer valid + output l2_cpu2_wr_vld_skid; // cpu2 write skid buffer valid + output l2_cpu3_wr_vld_skid; // cpu3 write skid buffer valid + + output l2_cpu0_wr_arb; // + output l2_cpu1_wr_arb; // + output l2_cpu2_wr_arb; // + output l2_cpu3_wr_arb; // + + output l2_cpu0_ic_vld_skid; // cpu0 peripheral (ic) skid buffer valid + output l2_cpu1_ic_vld_skid; // cpu1 peripheral (ic) skid buffer valid + output l2_cpu2_ic_vld_skid; // cpu2 peripheral (ic) skid buffer valid + output l2_cpu3_ic_vld_skid; // cpu3 peripheral (ic) skid buffer valid + + output l2_cpu0_ic_barrier_stall_q; // cpu0 (ic) barrier stall + output l2_cpu1_ic_barrier_stall_q; // cpu1 (ic) barrier stall + output l2_cpu2_ic_barrier_stall_q; // cpu2 (ic) barrier stall + output l2_cpu3_ic_barrier_stall_q; // cpu3 (ic) barrier stall + + output l2_cpu0_blk_non_evict_wr; // cpu0 block non-evict writes from arbitrating + output l2_cpu1_blk_non_evict_wr; // cpu1 block non-evict writes from arbitrating + output l2_cpu2_blk_non_evict_wr; // cpu2 block non-evict writes from arbitrating + output l2_cpu3_blk_non_evict_wr; // cpu3 block non-evict writes from arbitrating + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + input l2_cpu0_idle_wakeup_q; // cpu0 idle wakeup + input l2_cpu0_rd_arb_fast; // cpu0 read arbitration fast request + input [4:0] l2_cpu0_rd_id_arb_set; // cpu0 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu0_rd_lrq_id_arb_set; // cpu0 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu0_rd_type_arb_set; // cpu0 read arbitration type + input [2:0] l2_cpu0_rd_cache_attr_arb_set; // cpu0 read arbitration cache attributes + input [7:0] l2_cpu0_rd_page_attr_arb_set; // cpu0 read arbitration page attributes + input [2:0] l2_cpu0_rd_elem_size_arb_set; // cpu0 read arbitration element size + input l2_cpu0_rd_way_arb_set; // cpu0 read arbitration way + input l2_cpu0_rd_replayed_arb_set; // cpu0 read arbitration replayed + input l2_cpu0_rd_excl_arb_set; // cpu0 read arbitration exclusive + input l2_cpu0_rd_priv_arb_set; // cpu0 read arbitration priv + input [1:0] l2_cpu0_rd_shared_arb_set; // cpu0 read arbitration shared + input l2_cpu0_rd_va48_arb_set; // cpu0 read arbitration va48 + input l2_cpu0_rd_aarch64_arb_set; // cpu0 read arbitration aarch64 + input [15:8] l2_cpu0_rd_asid_arb_set; // cpu0 read arbitration asid + input l2_cpu0_rd_prfm_arb_set; // cpu0 read arbitration prfm + input [44:0] l2_cpu0_rd_addr_arb_set; // cpu0 read arbitration address + input l2_cpu0_rd_bypass_arb_set; // cpu0 read arbitration bypass + input l2_cpu0_rd_bypass_req_can_e5; // cpu0 read arbitration bypass cancelled request + input l2_cpu0_early_rd_reqe4_e5_q; // cpu0 read arbitration bypass cancelled request + input l2_cpu0_rd_bypass_way_e5; // cpu0 read arbitration bypass way + input [2:0] l2_cpu0_rd_bypass_bufid_e5; // cpu0 read arbitration bypass bufid + input [2:0] l2_cpu0_rd_bypass_lrq_id_e5; // cpu0 read arbitration bypass bufid + + input l2_cpu0_wr_arb_fast; // cpu0 write arbitration fast request + input [3:0] l2_cpu0_wr_id_arb_set; // cpu0 write arbitration id for 1st qw + input [3:0] l2_cpu0_wr_partial_dw_arb_set; // cpu0 write partial qw byte strobe indicator + input [2:0] l2_cpu0_wr_cache_attr_arb_set; // cpu0 write arbitration cache attributes + input [7:0] l2_cpu0_wr_page_attr_arb_set; // cpu0 write arbitration page attributes + input [2:0] l2_cpu0_wr_elem_size_arb_set; // cpu0 write arbitration element size + input [2:0] l2_cpu0_wr_type_arb_set; // cpu0 write arbitration type + input [11:0] l2_cpu0_wr_cl_id_arb_set; // cpu0 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu0_wr_priv_arb_set; // cpu0 write arbitration priv + input [1:0] l2_cpu0_wr_shared_arb_set; // cpu0 write arbitration shared + input l2_cpu0_wr_last_arb_set; // cpu0 write arbitration last + input l2_cpu0_wr_clean_evict_arb_set; // cpu0 write arbitration clean eviction + input l2_cpu0_wr_err_arb_set; // cpu0 write arbitration error + input l2_cpu0_wr_way_arb_set; // cpu0 write arbitration way + input l2_cpu0_wr_dirty_arb_set; // cpu0 write arbitration dirty + input l2_cpu0_wr_1st_replayed_arb_set; // cpu0 write arbitration 1st replay indicator + input [44:0] l2_cpu0_wr_addr_arb_set; // cpu0 write arbitration address + input l2_cpu0_ic_arb_fast; // cpu0 peripheral (ic) arbitration fast request + input [2:0] l2_cpu0_ic_id_arb_set; // cpu0 peripheral (ic) fill buffer id + input l2_cpu0_ic_write_arb_set; // cpu0 peripheral (ic) write indicator + input l2_cpu0_ic_excl_arb_set; // cpu0 peripheral (ic) exclusive indicator + input [2:0] l2_cpu0_ic_elem_size_arb_set; // cpu0 peripheral (ic) element size + input l2_cpu0_ic_ns_arb_set; // cpu0 peripheral (ic) non-secure + input [15:0] l2_cpu0_ic_addr_arb_set; // cpu0 peripheral (ic) address + input [31:0] l2_cpu0_ic_data_arb_set; // cpu0 peripheral (ic) write data + + input l2_cpu0_wrq_almost_full; // cpu0 wrq almost full indicator + + input l2_cpu0_ls_wr_req_w2a; // cpu0 ls write request + input l2_cpu0_ls_wr_last_w2a; // cpu0 ls last indicator + input l2_cpu0_ls_wr_dirty_w2a; // cpu0 ls dirty indicator + input l2_cpu0_ls_wr_err_w2a; // cpu0 ls error indicator + input [2:0] l2_cpu0_ls_wr_type_w2a; // cpu0 ls write type + input [4:0] l2_cpu0_ls_wr_ccb_id_w2a; // cpu0 ls ccb id + input [127:0] l2_cpu0_ls_wr_data_w2a; // cpu0 ls write data + + input l2_cpu0_ls_ccb_resp; // cpu0 ls ccb resp + input [4:0] l2_cpu0_ls_ccb_resp_id; // cpu0 ls ccb id + input l2_cpu0_ls_ccb_data_wr; // cpu0 ls ccb data xfer + + input l2_cpu0_if_ccb_resp; // cpu0 if ccb resp + input [4:0] l2_cpu0_if_ccb_resp_id; // cpu0 if ccb id + + input l2_cpu0_tw_ccb_resp; // cpu0 tw ccb resp + input [4:0] l2_cpu0_tw_ccb_resp_id; // cpu0 tw ccb id + + input l2_cpu0_if_sync_done_q; // cpu0 sync response + input l2_cpu0_tlb_sync_done_q; // cpu0 tlb sync response + + input [5:0] l2_cpu0_lrq_haz_clr_id_dcd_q; // cpu0 lrq clear hazard id + input [15:0] l2_cpu0_wrq_haz_clr_id_dcd_q; // cpu0 wrq clear hazard id + input [3:0] l2_cpu0_ls_rd_haz_id_arb_q; // cpu0 ls rd wrq hazard id + input [2:0] l2_cpu0_ls_wr_haz_id_arb_q; // cpu0 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + input l2_cpu1_idle_wakeup_q; // cpu1 idle wakeup + input l2_cpu1_rd_arb_fast; // cpu1 read arbitration fast request + input [4:0] l2_cpu1_rd_id_arb_set; // cpu1 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu1_rd_lrq_id_arb_set; // cpu1 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu1_rd_type_arb_set; // cpu1 read arbitration type + input [2:0] l2_cpu1_rd_cache_attr_arb_set; // cpu1 read arbitration cache attributes + input [7:0] l2_cpu1_rd_page_attr_arb_set; // cpu1 read arbitration page attributes + input [2:0] l2_cpu1_rd_elem_size_arb_set; // cpu1 read arbitration element size + input l2_cpu1_rd_way_arb_set; // cpu1 read arbitration way + input l2_cpu1_rd_replayed_arb_set; // cpu1 read arbitration replayed + input l2_cpu1_rd_excl_arb_set; // cpu1 read arbitration exclusive + input l2_cpu1_rd_priv_arb_set; // cpu1 read arbitration priv + input [1:0] l2_cpu1_rd_shared_arb_set; // cpu1 read arbitration shared + input l2_cpu1_rd_va48_arb_set; // cpu1 read arbitration va48 + input l2_cpu1_rd_aarch64_arb_set; // cpu1 read arbitration aarch64 + input [15:8] l2_cpu1_rd_asid_arb_set; // cpu1 read arbitration asid + input l2_cpu1_rd_prfm_arb_set; // cpu1 read arbitration prfm + input [44:0] l2_cpu1_rd_addr_arb_set; // cpu1 read arbitration address + input l2_cpu1_rd_bypass_arb_set; // cpu1 read arbitration bypass + input l2_cpu1_rd_bypass_req_can_e5; // cpu1 read arbitration bypass cancelled request + input l2_cpu1_early_rd_reqe4_e5_q; // cpu1 read arbitration bypass cancelled request + input l2_cpu1_rd_bypass_way_e5; // cpu1 read arbitration bypass way + input [2:0] l2_cpu1_rd_bypass_bufid_e5; // cpu1 read arbitration bypass bufid + input [2:0] l2_cpu1_rd_bypass_lrq_id_e5; // cpu1 read arbitration bypass bufid + + input l2_cpu1_wr_arb_fast; // cpu1 write arbitration fast request + input [3:0] l2_cpu1_wr_id_arb_set; // cpu1 write arbitration id for 1st qw + input [3:0] l2_cpu1_wr_partial_dw_arb_set; // cpu1 write partial qw byte strobe indicator + input [2:0] l2_cpu1_wr_cache_attr_arb_set; // cpu1 write arbitration cache attributes + input [7:0] l2_cpu1_wr_page_attr_arb_set; // cpu1 write arbitration page attributes + input [2:0] l2_cpu1_wr_elem_size_arb_set; // cpu1 write arbitration element size + input [2:0] l2_cpu1_wr_type_arb_set; // cpu1 write arbitration type + input [11:0] l2_cpu1_wr_cl_id_arb_set; // cpu1 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu1_wr_priv_arb_set; // cpu1 write arbitration priv + input [1:0] l2_cpu1_wr_shared_arb_set; // cpu1 write arbitration shared + input l2_cpu1_wr_last_arb_set; // cpu1 write arbitration last + input l2_cpu1_wr_clean_evict_arb_set; // cpu1 write arbitration clean eviction + input l2_cpu1_wr_err_arb_set; // cpu1 write arbitration error + input l2_cpu1_wr_way_arb_set; // cpu1 write arbitration way + input l2_cpu1_wr_dirty_arb_set; // cpu1 write arbitration dirty + input l2_cpu1_wr_1st_replayed_arb_set; // cpu1 write arbitration 1st replay indicator + input [44:0] l2_cpu1_wr_addr_arb_set; // cpu1 write arbitration address + input l2_cpu1_ic_arb_fast; // cpu1 peripheral (ic) arbitration fast request + input [2:0] l2_cpu1_ic_id_arb_set; // cpu1 peripheral (ic) fill buffer id + input l2_cpu1_ic_write_arb_set; // cpu1 peripheral (ic) write indicator + input l2_cpu1_ic_excl_arb_set; // cpu1 peripheral (ic) exclusive indicator + input [2:0] l2_cpu1_ic_elem_size_arb_set; // cpu1 peripheral (ic) element size + input l2_cpu1_ic_ns_arb_set; // cpu1 peripheral (ic) non-secure + input [15:0] l2_cpu1_ic_addr_arb_set; // cpu1 peripheral (ic) address + input [31:0] l2_cpu1_ic_data_arb_set; // cpu1 peripheral (ic) write data + + input l2_cpu1_wrq_almost_full; // cpu1 wrq almost full indicator + + input l2_cpu1_ls_wr_req_w2a; // cpu1 ls write request + input l2_cpu1_ls_wr_last_w2a; // cpu1 ls last indicator + input l2_cpu1_ls_wr_dirty_w2a; // cpu1 ls dirty indicator + input l2_cpu1_ls_wr_err_w2a; // cpu1 ls error indicator + input [2:0] l2_cpu1_ls_wr_type_w2a; // cpu1 ls write type + input [4:0] l2_cpu1_ls_wr_ccb_id_w2a; // cpu1 ls ccb id + input [127:0] l2_cpu1_ls_wr_data_w2a; // cpu1 ls write data + + input l2_cpu1_ls_ccb_resp; // cpu1 ls ccb resp + input [4:0] l2_cpu1_ls_ccb_resp_id; // cpu1 ls ccb id + input l2_cpu1_ls_ccb_data_wr; // cpu1 ls ccb data xfer + + input l2_cpu1_if_ccb_resp; // cpu1 if ccb resp + input [4:0] l2_cpu1_if_ccb_resp_id; // cpu1 if ccb id + + input l2_cpu1_tw_ccb_resp; // cpu1 tw ccb resp + input [4:0] l2_cpu1_tw_ccb_resp_id; // cpu1 tw ccb id + + input l2_cpu1_if_sync_done_q; // cpu1 sync response + input l2_cpu1_tlb_sync_done_q; // cpu1 tlb sync response + + input [5:0] l2_cpu1_lrq_haz_clr_id_dcd_q; // cpu1 lrq clear hazard id + input [15:0] l2_cpu1_wrq_haz_clr_id_dcd_q; // cpu1 wrq clear hazard id + input [3:0] l2_cpu1_ls_rd_haz_id_arb_q; // cpu1 ls rd wrq hazard id + input [2:0] l2_cpu1_ls_wr_haz_id_arb_q; // cpu1 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + input l2_cpu2_idle_wakeup_q; // cpu2 idle wakeup + input l2_cpu2_rd_arb_fast; // cpu2 read arbitration fast request + input [4:0] l2_cpu2_rd_id_arb_set; // cpu2 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu2_rd_lrq_id_arb_set; // cpu2 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu2_rd_type_arb_set; // cpu2 read arbitration type + input [2:0] l2_cpu2_rd_cache_attr_arb_set; // cpu2 read arbitration cache attributes + input [7:0] l2_cpu2_rd_page_attr_arb_set; // cpu2 read arbitration page attributes + input [2:0] l2_cpu2_rd_elem_size_arb_set; // cpu2 read arbitration element size + input l2_cpu2_rd_way_arb_set; // cpu2 read arbitration way + input l2_cpu2_rd_replayed_arb_set; // cpu2 read arbitration replayed + input l2_cpu2_rd_excl_arb_set; // cpu2 read arbitration exclusive + input l2_cpu2_rd_priv_arb_set; // cpu2 read arbitration priv + input [1:0] l2_cpu2_rd_shared_arb_set; // cpu2 read arbitration shared + input l2_cpu2_rd_va48_arb_set; // cpu0 read arbitration va48 + input l2_cpu2_rd_aarch64_arb_set; // cpu2 read arbitration aarch64 + input [15:8] l2_cpu2_rd_asid_arb_set; // cpu2 read arbitration asid + input l2_cpu2_rd_prfm_arb_set; // cpu2 read arbitration prfm + input [44:0] l2_cpu2_rd_addr_arb_set; // cpu2 read arbitration address + input l2_cpu2_rd_bypass_arb_set; // cpu2 read arbitration bypass + input l2_cpu2_rd_bypass_req_can_e5; // cpu2 read arbitration bypass cancelled request + input l2_cpu2_early_rd_reqe4_e5_q; // cpu2 read arbitration bypass cancelled request + input l2_cpu2_rd_bypass_way_e5; // cpu2 read arbitration bypass way + input [2:0] l2_cpu2_rd_bypass_bufid_e5; // cpu2 read arbitration bypass bufid + input [2:0] l2_cpu2_rd_bypass_lrq_id_e5; // cpu2 read arbitration bypass bufid + + input l2_cpu2_wr_arb_fast; // cpu2 write arbitration fast request + input [3:0] l2_cpu2_wr_id_arb_set; // cpu2 write arbitration id for 1st qw + input [3:0] l2_cpu2_wr_partial_dw_arb_set; // cpu2 write partial qw byte strobe indicator + input [2:0] l2_cpu2_wr_cache_attr_arb_set; // cpu2 write arbitration cache attributes + input [7:0] l2_cpu2_wr_page_attr_arb_set; // cpu2 write arbitration page attributes + input [2:0] l2_cpu2_wr_elem_size_arb_set; // cpu2 write arbitration element size + input [2:0] l2_cpu2_wr_type_arb_set; // cpu2 write arbitration type + input [11:0] l2_cpu2_wr_cl_id_arb_set; // cpu2 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu2_wr_priv_arb_set; // cpu2 write arbitration priv + input [1:0] l2_cpu2_wr_shared_arb_set; // cpu2 write arbitration shared + input l2_cpu2_wr_last_arb_set; // cpu2 write arbitration last + input l2_cpu2_wr_clean_evict_arb_set; // cpu2 write arbitration clean eviction + input l2_cpu2_wr_err_arb_set; // cpu2 write arbitration error + input l2_cpu2_wr_way_arb_set; // cpu2 write arbitration way + input l2_cpu2_wr_dirty_arb_set; // cpu2 write arbitration dirty + input l2_cpu2_wr_1st_replayed_arb_set; // cpu2 write arbitration 1st replay indicator + input [44:0] l2_cpu2_wr_addr_arb_set; // cpu2 write arbitration address + input l2_cpu2_ic_arb_fast; // cpu2 peripheral (ic) arbitration fast request + input [2:0] l2_cpu2_ic_id_arb_set; // cpu2 peripheral (ic) fill buffer id + input l2_cpu2_ic_write_arb_set; // cpu2 peripheral (ic) write indicator + input l2_cpu2_ic_excl_arb_set; // cpu2 peripheral (ic) exclusive indicator + input [2:0] l2_cpu2_ic_elem_size_arb_set; // cpu2 peripheral (ic) element size + input l2_cpu2_ic_ns_arb_set; // cpu2 peripheral (ic) non-secure + input [15:0] l2_cpu2_ic_addr_arb_set; // cpu2 peripheral (ic) address + input [31:0] l2_cpu2_ic_data_arb_set; // cpu2 peripheral (ic) write data + + input l2_cpu2_wrq_almost_full; // cpu2 wrq almost full indicator + + input l2_cpu2_ls_wr_req_w2a; // cpu2 ls write request + input l2_cpu2_ls_wr_last_w2a; // cpu2 ls last indicator + input l2_cpu2_ls_wr_dirty_w2a; // cpu2 ls dirty indicator + input l2_cpu2_ls_wr_err_w2a; // cpu2 ls error indicator + input [2:0] l2_cpu2_ls_wr_type_w2a; // cpu2 ls write type + input [4:0] l2_cpu2_ls_wr_ccb_id_w2a; // cpu2 ls ccb id + input [127:0] l2_cpu2_ls_wr_data_w2a; // cpu2 ls write data + + input l2_cpu2_ls_ccb_resp; // cpu2 ls ccb resp + input [4:0] l2_cpu2_ls_ccb_resp_id; // cpu2 ls ccb id + input l2_cpu2_ls_ccb_data_wr; // cpu2 ls ccb data xfer + + input l2_cpu2_if_ccb_resp; // cpu2 if ccb resp + input [4:0] l2_cpu2_if_ccb_resp_id; // cpu2 if ccb id + + input l2_cpu2_tw_ccb_resp; // cpu2 tw ccb resp + input [4:0] l2_cpu2_tw_ccb_resp_id; // cpu2 tw ccb id + + input l2_cpu2_if_sync_done_q; // cpu2 sync response + input l2_cpu2_tlb_sync_done_q; // cpu2 tlb sync response + + input [5:0] l2_cpu2_lrq_haz_clr_id_dcd_q; // cpu2 lrq clear hazard id + input [15:0] l2_cpu2_wrq_haz_clr_id_dcd_q; // cpu2 wrq clear hazard id + input [3:0] l2_cpu2_ls_rd_haz_id_arb_q; // cpu2 ls rd wrq hazard id + input [2:0] l2_cpu2_ls_wr_haz_id_arb_q; // cpu2 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + input l2_cpu3_idle_wakeup_q; // cpu3 idle wakeup + input l2_cpu3_rd_arb_fast; // cpu3 read arbitration fast request + input [4:0] l2_cpu3_rd_id_arb_set; // cpu3 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu3_rd_lrq_id_arb_set; // cpu3 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu3_rd_type_arb_set; // cpu3 read arbitration type + input [2:0] l2_cpu3_rd_cache_attr_arb_set; // cpu3 read arbitration cache attributes + input [7:0] l2_cpu3_rd_page_attr_arb_set; // cpu3 read arbitration page attributes + input [2:0] l2_cpu3_rd_elem_size_arb_set; // cpu3 read arbitration element size + input l2_cpu3_rd_way_arb_set; // cpu3 read arbitration way + input l2_cpu3_rd_replayed_arb_set; // cpu3 read arbitration replayed + input l2_cpu3_rd_excl_arb_set; // cpu3 read arbitration exclusive + input l2_cpu3_rd_priv_arb_set; // cpu3 read arbitration priv + input [1:0] l2_cpu3_rd_shared_arb_set; // cpu3 read arbitration shared + input l2_cpu3_rd_va48_arb_set; // cpu3 read arbitration va48 + input l2_cpu3_rd_aarch64_arb_set; // cpu3 read arbitration aarch64 + input [15:8] l2_cpu3_rd_asid_arb_set; // cpu3 read arbitration asid + input l2_cpu3_rd_prfm_arb_set; // cpu3 read arbitration prfm + input [44:0] l2_cpu3_rd_addr_arb_set; // cpu3 read arbitration address + input l2_cpu3_rd_bypass_arb_set; // cpu3 read arbitration bypass + input l2_cpu3_rd_bypass_req_can_e5; // cpu3 read arbitration bypass cancelled request + input l2_cpu3_early_rd_reqe4_e5_q; // cpu3 read arbitration bypass cancelled request + input l2_cpu3_rd_bypass_way_e5; // cpu3 read arbitration bypass way + input [2:0] l2_cpu3_rd_bypass_bufid_e5; // cpu3 read arbitration bypass bufid + input [2:0] l2_cpu3_rd_bypass_lrq_id_e5; // cpu3 read arbitration bypass bufid + + input l2_cpu3_wr_arb_fast; // cpu3 write arbitration fast request + input [3:0] l2_cpu3_wr_id_arb_set; // cpu3 write arbitration id for 1st qw + input [3:0] l2_cpu3_wr_partial_dw_arb_set; // cpu3 write partial qw byte strobe indicator + input [2:0] l2_cpu3_wr_cache_attr_arb_set; // cpu3 write arbitration cache attributes + input [7:0] l2_cpu3_wr_page_attr_arb_set; // cpu3 write arbitration page attributes + input [2:0] l2_cpu3_wr_elem_size_arb_set; // cpu3 write arbitration element size + input [2:0] l2_cpu3_wr_type_arb_set; // cpu3 write arbitration type + input [11:0] l2_cpu3_wr_cl_id_arb_set; // cpu3 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu3_wr_priv_arb_set; // cpu3 write arbitration priv + input [1:0] l2_cpu3_wr_shared_arb_set; // cpu3 write arbitration shared + input l2_cpu3_wr_last_arb_set; // cpu3 write arbitration last + input l2_cpu3_wr_clean_evict_arb_set; // cpu3 write arbitration clean eviction + input l2_cpu3_wr_err_arb_set; // cpu3 write arbitration error + input l2_cpu3_wr_way_arb_set; // cpu3 write arbitration way + input l2_cpu3_wr_dirty_arb_set; // cpu3 write arbitration dirty + input l2_cpu3_wr_1st_replayed_arb_set; // cpu3 write arbitration 1st replay indicator + input [44:0] l2_cpu3_wr_addr_arb_set; // cpu3 write arbitration address + input l2_cpu3_ic_arb_fast; // cpu3 peripheral (ic) arbitration fast request + input [2:0] l2_cpu3_ic_id_arb_set; // cpu3 peripheral (ic) fill buffer id + input l2_cpu3_ic_write_arb_set; // cpu3 peripheral (ic) write indicator + input l2_cpu3_ic_excl_arb_set; // cpu3 peripheral (ic) exclusive indicator + input [2:0] l2_cpu3_ic_elem_size_arb_set; // cpu3 peripheral (ic) element size + input l2_cpu3_ic_ns_arb_set; // cpu3 peripheral (ic) non-secure + input [15:0] l2_cpu3_ic_addr_arb_set; // cpu3 peripheral (ic) address + input [31:0] l2_cpu3_ic_data_arb_set; // cpu3 peripheral (ic) write data + + input l2_cpu3_wrq_almost_full; // cpu3 wrq almost full indicator + + input l2_cpu3_ls_wr_req_w2a; // cpu3 ls write request + input l2_cpu3_ls_wr_last_w2a; // cpu3 ls last indicator + input l2_cpu3_ls_wr_dirty_w2a; // cpu3 ls dirty indicator + input l2_cpu3_ls_wr_err_w2a; // cpu3 ls error indicator + input [2:0] l2_cpu3_ls_wr_type_w2a; // cpu3 ls write type + input [4:0] l2_cpu3_ls_wr_ccb_id_w2a; // cpu3 ls ccb id + input [127:0] l2_cpu3_ls_wr_data_w2a; // cpu3 ls write data + + input l2_cpu3_ls_ccb_resp; // cpu3 ls ccb resp + input [4:0] l2_cpu3_ls_ccb_resp_id; // cpu3 ls ccb id + input l2_cpu3_ls_ccb_data_wr; // cpu3 ls ccb data xfer + + input l2_cpu3_if_ccb_resp; // cpu3 if ccb resp + input [4:0] l2_cpu3_if_ccb_resp_id; // cpu3 if ccb id + + input l2_cpu3_tw_ccb_resp; // cpu3 tw ccb resp + input [4:0] l2_cpu3_tw_ccb_resp_id; // cpu3 tw ccb id + + input l2_cpu3_if_sync_done_q; // cpu3 sync response + input l2_cpu3_tlb_sync_done_q; // cpu3 tlb sync response + + input [5:0] l2_cpu3_lrq_haz_clr_id_dcd_q; // cpu3 lrq clear hazard id + input [15:0] l2_cpu3_wrq_haz_clr_id_dcd_q; // cpu3 wrq clear hazard id + input [3:0] l2_cpu3_ls_rd_haz_id_arb_q; // cpu3 ls rd wrq hazard id + input [2:0] l2_cpu3_ls_wr_haz_id_arb_q; // cpu3 ls wr lrq hazard id + +// END L2-CPU interface + +//------------------------------------------------------------------- +// TM interface +//------------------------------------------------------------------- +// BEGIN TIMER-CPU interface + output [3:0] tm_cpu0_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu0_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu1_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu1_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu2_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu2_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu3_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu3_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> +// END TIMER-CPU interface + +//----------------------------------------------------------------------------- +// IC interface +//----------------------------------------------------------------------------- + input ls_cpu0_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu0_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu0_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu0_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu0_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu0_raw_eae_secure; // LS S LPAE to IC + + input ds_cpu0_ic_sample_spr; + input [4:0] ds_cpu0_ic_cpsr_mode; + input ds_cpu0_ic_aa64naa32; + input ds_cpu0_ic_hcr_change; + input ds_cpu0_ic_scr_change; +// BEGIN INCLUDE FOR CPU1 + input ds_cpu1_ic_sample_spr; + input [4:0] ds_cpu1_ic_cpsr_mode; + input ds_cpu1_ic_aa64naa32; + input ds_cpu1_ic_hcr_change; + input ds_cpu1_ic_scr_change; + input ls_cpu1_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu1_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu1_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu1_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu1_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu1_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input ds_cpu2_ic_sample_spr; + input [4:0] ds_cpu2_ic_cpsr_mode; + input ds_cpu2_ic_aa64naa32; + input ds_cpu2_ic_hcr_change; + input ds_cpu2_ic_scr_change; + input ls_cpu2_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu2_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu2_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu2_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu2_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu2_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input ds_cpu3_ic_sample_spr; + input [4:0] ds_cpu3_ic_cpsr_mode; + input ds_cpu3_ic_aa64naa32; + input ds_cpu3_ic_hcr_change; + input ds_cpu3_ic_scr_change; + input ls_cpu3_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu3_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu3_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu3_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu3_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu3_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU3 + + output [`MAIA_CN:0] ic_nfiq; // IC physical FIQ + output [`MAIA_CN:0] ic_nirq; // IC physical IRQ + output [`MAIA_CN:0] ic_nsei; // IC physical SEI + output [`MAIA_CN:0] ic_nvfiq; // IC virtual FIQ + output [`MAIA_CN:0] ic_nvirq; // IC virtual IRQ + output [`MAIA_CN:0] ic_nvsei; // IC virtual SEI + output [`MAIA_CN:0] ic_p_valid; // IC is present + + output [`MAIA_CN:0] ic_sample_spr; // IC sample signal for TC, TALL*, EL* signals + output [`MAIA_CN:0] ic_hcr_change_complete; + output [`MAIA_CN:0] ic_scr_change_complete; + output [`MAIA_CN:0] ic_el_change_complete; + output [`MAIA_CN:0] ic_ich_el2_tc; // IC trap common + output [`MAIA_CN:0] ic_ich_el2_tall0; // IC trap all grp0 + output [`MAIA_CN:0] ic_ich_el2_tall1; // IC trap all grp1 + output [`MAIA_CN:0] ic_sra_el3_en; // IC System Registers enabled in EL3 + output [`MAIA_CN:0] ic_sra_el1s_en; // IC System Registers enabled in EL1S + output [`MAIA_CN:0] ic_sra_el2_en; // IC System Registers enabled in EL2 + output [`MAIA_CN:0] ic_sra_el1ns_en; // IC System Registers enabled in EL1NS + output [`MAIA_CN:0] ic_sre_el1ns_hyp_trap; // IC HYP_TRAP EL1NS accesses + output [`MAIA_CN:0] ic_sre_el1ns_mon_trap; // IC MON_TRAP EL1NS accesses + output [`MAIA_CN:0] ic_sre_el1s_mon_trap; // IC MON_TRAP EL1S accesses + output [`MAIA_CN:0] ic_sre_el2_mon_trap; // IC MON_TRAP EL2 accesses + output [`MAIA_CN:0] ic_block_eoi_sgi_wr; // IC Block all EOI and SGI write accesses + +//----------------------------------------------------------------------------- +// DT interface +//----------------------------------------------------------------------------- +// BEGIN DT-CPU interface +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + output dt_cpu0_dbif_req_pclk; // Debug Interface Req + output dt_cpu0_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu0_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu0_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu0_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu0_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu0_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu0_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu0_edbgrq_pclk; // External Debug Request + output dt_cpu0_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu0_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu0_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu0_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu0_et_oslock_gclk; // ETM OS Lock + input dt_cpu0_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu0_halt_ack_gclk; // Core Halted + input dt_cpu0_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu0_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu0_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu0_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu0_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu0_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu0_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu0_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu0_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu0_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu0_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu0_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu0_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu0_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu0_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu0_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + output dt_cpu1_dbif_req_pclk; // Debug Interface Req + output dt_cpu1_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu1_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu1_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu1_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu1_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu1_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu1_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu1_edbgrq_pclk; // External Debug Request + output dt_cpu1_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu1_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu1_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu1_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu1_et_oslock_gclk; // ETM OS Lock + input dt_cpu1_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu1_halt_ack_gclk; // Core Halted + input dt_cpu1_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu1_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu1_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu1_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu1_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu1_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu1_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu1_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu1_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu1_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu1_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu1_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu1_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu1_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu1_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu1_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + output dt_cpu2_dbif_req_pclk; // Debug Interface Req + output dt_cpu2_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu2_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu2_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu2_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu2_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu2_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu2_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu2_edbgrq_pclk; // External Debug Request + output dt_cpu2_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu2_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu2_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu2_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu2_et_oslock_gclk; // ETM OS Lock + input dt_cpu2_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu2_halt_ack_gclk; // Core Halted + input dt_cpu2_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu2_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu2_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu2_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu2_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu2_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu2_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu2_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu2_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu2_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu2_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu2_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu2_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu2_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu2_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu2_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + output dt_cpu3_dbif_req_pclk; // Debug Interface Req + output dt_cpu3_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu3_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu3_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu3_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu3_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu3_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu3_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu3_edbgrq_pclk; // External Debug Request + output dt_cpu3_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu3_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu3_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu3_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu3_et_oslock_gclk; // ETM OS Lock + input dt_cpu3_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu3_halt_ack_gclk; // Core Halted + input dt_cpu3_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu3_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu3_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu3_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu3_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu3_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu3_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu3_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu3_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu3_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu3_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu3_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu3_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu3_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu3_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu3_noclkstop_pclk; // force CPU clock on from DT-PCLK +// END DT-CPU interface + +//----------------------------------------------------------------------------- +// CK interface +//----------------------------------------------------------------------------- +// BEGIN CK-CPU interface + input ds_cpu0_reset_req; // Warm Reset request + input ds_cpu0_wfi_req; // WFI request + input ds_cpu0_wfe_req; // WFI request + input ds_cpu0_flush; // flush for exception rtn + input [5:0] ds_cpu0_flush_type; // flush type + input ds_cpu0_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu0_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu0_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu0_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu0_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu0_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu0_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu0_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu0_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu0_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu0_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu0_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu0_hcr_va; // virtual abort + input ds_cpu0_hcr_vi; // virtual IRQ + input ds_cpu0_hcr_vf; // virtual FIQ + input [2:0] ds_cpu0_cpuectlr_ret; // CPU Retention control + output ck_cpu0_event_reg; // WFE event reg + output ck_cpu0_wfi_ack; // WFI acknowledge to DS + output ck_cpu0_wfe_ack; // WFE acknowledge to DS + output ck_cpu0_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu1_reset_req; // Warm Reset request + input ds_cpu1_wfi_req; // WFI request + input ds_cpu1_wfe_req; // WFI request + input ds_cpu1_flush; // flush for exception rtn + input [5:0] ds_cpu1_flush_type; // flush type + input ds_cpu1_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu1_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu1_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu1_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu1_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu1_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu1_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu1_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu1_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu1_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu1_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu1_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu1_hcr_va; // virtual abort + input ds_cpu1_hcr_vi; // virtual IRQ + input ds_cpu1_hcr_vf; // virtual FIQ + input [2:0] ds_cpu1_cpuectlr_ret; // CPU Retention control + output ck_cpu1_event_reg; // WFE event reg + output ck_cpu1_wfi_ack; // WFI acknowledge to DS + output ck_cpu1_wfe_ack; // WFE acknowledge to DS + output ck_cpu1_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu2_reset_req; // Warm Reset request + input ds_cpu2_wfi_req; // WFI request + input ds_cpu2_wfe_req; // WFI request + input ds_cpu2_flush; // flush for exception rtn + input [5:0] ds_cpu2_flush_type; // flush type + input ds_cpu2_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu2_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu2_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu2_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu2_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu2_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu2_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu2_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu2_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu2_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu2_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu2_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu2_hcr_va; // virtual abort + input ds_cpu2_hcr_vi; // virtual IRQ + input ds_cpu2_hcr_vf; // virtual FIQ + input [2:0] ds_cpu2_cpuectlr_ret; // CPU Retention control + output ck_cpu2_event_reg; // WFE event reg + output ck_cpu2_wfi_ack; // WFI acknowledge to DS + output ck_cpu2_wfe_ack; // WFE acknowledge to DS + output ck_cpu2_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu3_reset_req; // Warm Reset request + input ds_cpu3_wfi_req; // WFI request + input ds_cpu3_wfe_req; // WFI request + input ds_cpu3_flush; // flush for exception rtn + input [5:0] ds_cpu3_flush_type; // flush type + input ds_cpu3_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu3_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu3_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu3_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu3_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu3_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu3_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu3_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu3_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu3_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu3_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu3_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu3_hcr_va; // virtual abort + input ds_cpu3_hcr_vi; // virtual IRQ + input ds_cpu3_hcr_vf; // virtual FIQ + input [2:0] ds_cpu3_cpuectlr_ret; // CPU Retention control + output ck_cpu3_event_reg; // WFE event reg + output ck_cpu3_wfi_ack; // WFI acknowledge to DS + output ck_cpu3_wfe_ack; // WFE acknowledge to DS + output ck_cpu3_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ls_cpu0_clrexmon; // LS global exclusive monitor + input ls_cpu1_clrexmon; // LS global exclusive monitor + input ls_cpu2_clrexmon; // LS global exclusive monitor + input ls_cpu3_clrexmon; // LS global exclusive monitor + +// END CK-CPU interface + + output [`MAIA_CN:0] ck_gclkt; + + + + // wires + wire STANDBYWFIL2; + wire ck_areset_l2; + wire ck_cpu0_areset_l2cpu; + wire ck_cpu0_areset_l2dt; + wire ck_cpu0_commrx; + wire ck_cpu0_commtx; + wire ck_cpu0_crcx_clk_en_n_ic; + wire ck_cpu0_dbgnopwrdwn; + wire ck_cpu0_dbgrstreq; + wire ck_cpu0_dt_standbywfx; + wire ck_cpu0_dt_wfx_ack; + wire ck_cpu0_l2_standbywfi; + wire ck_cpu0_l2_standbywfx; + wire ck_cpu0_ncommirq; + wire ck_cpu0_npmuirq; + wire ck_cpu0_poreset_status; + wire ck_cpu0_reset1_n_l2cpu; + wire ck_cpu0_reset1_n_l2dt; + wire ck_cpu1_areset_l2cpu; + wire ck_cpu1_areset_l2dt; + wire ck_cpu1_commrx; + wire ck_cpu1_commtx; + wire ck_cpu1_crcx_clk_en_n_ic; + wire ck_cpu1_dbgnopwrdwn; + wire ck_cpu1_dbgrstreq; + wire ck_cpu1_dt_standbywfx; + wire ck_cpu1_dt_wfx_ack; + wire ck_cpu1_l2_standbywfi; + wire ck_cpu1_l2_standbywfx; + wire ck_cpu1_ncommirq; + wire ck_cpu1_npmuirq; + wire ck_cpu1_poreset_status; + wire ck_cpu1_reset1_n_l2cpu; + wire ck_cpu1_reset1_n_l2dt; + wire ck_cpu2_areset_l2cpu; + wire ck_cpu2_areset_l2dt; + wire ck_cpu2_commrx; + wire ck_cpu2_commtx; + wire ck_cpu2_crcx_clk_en_n_ic; + wire ck_cpu2_dbgnopwrdwn; + wire ck_cpu2_dbgrstreq; + wire ck_cpu2_dt_standbywfx; + wire ck_cpu2_dt_wfx_ack; + wire ck_cpu2_l2_standbywfi; + wire ck_cpu2_l2_standbywfx; + wire ck_cpu2_ncommirq; + wire ck_cpu2_npmuirq; + wire ck_cpu2_poreset_status; + wire ck_cpu2_reset1_n_l2cpu; + wire ck_cpu2_reset1_n_l2dt; + wire ck_cpu3_areset_l2cpu; + wire ck_cpu3_areset_l2dt; + wire ck_cpu3_commrx; + wire ck_cpu3_commtx; + wire ck_cpu3_crcx_clk_en_n_ic; + wire ck_cpu3_dbgnopwrdwn; + wire ck_cpu3_dbgrstreq; + wire ck_cpu3_dt_standbywfx; + wire ck_cpu3_dt_wfx_ack; + wire ck_cpu3_l2_standbywfi; + wire ck_cpu3_l2_standbywfx; + wire ck_cpu3_ncommirq; + wire ck_cpu3_npmuirq; + wire ck_cpu3_poreset_status; + wire ck_cpu3_reset1_n_l2cpu; + wire ck_cpu3_reset1_n_l2dt; + wire ck_dt_cpu0_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu0_cti_trigin_1to0_gclk; + wire ck_dt_cpu0_et_oslock_gclk; + wire ck_dt_cpu0_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu0_os_double_lock_gclk; + wire ck_dt_cpu0_pmusnapshot_ack_gclk; + wire ck_dt_cpu0_wfx_dbg_req_gclk; + wire ck_dt_cpu1_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu1_cti_trigin_1to0_gclk; + wire ck_dt_cpu1_et_oslock_gclk; + wire ck_dt_cpu1_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu1_os_double_lock_gclk; + wire ck_dt_cpu1_pmusnapshot_ack_gclk; + wire ck_dt_cpu1_wfx_dbg_req_gclk; + wire ck_dt_cpu2_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu2_cti_trigin_1to0_gclk; + wire ck_dt_cpu2_et_oslock_gclk; + wire ck_dt_cpu2_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu2_os_double_lock_gclk; + wire ck_dt_cpu2_pmusnapshot_ack_gclk; + wire ck_dt_cpu2_wfx_dbg_req_gclk; + wire ck_dt_cpu3_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu3_cti_trigin_1to0_gclk; + wire ck_dt_cpu3_et_oslock_gclk; + wire ck_dt_cpu3_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu3_os_double_lock_gclk; + wire ck_dt_cpu3_pmusnapshot_ack_gclk; + wire ck_dt_cpu3_wfx_dbg_req_gclk; + wire ck_gclkb0; + wire ck_gclkb1; + wire ck_gclkfr; + wire ck_gclkl2; + wire ck_gclktl2; + wire ck_l2_ace_inactive; + wire ck_l2_acp_inactive; + wire ck_l2_logic_clk_en; + wire ck_l2_sky_link_deactivate; + wire ck_l2_tbnk0_clk_en; + wire ck_l2_tbnk1_clk_en; + wire ck_reset1_n_l2; + wire clrexmon_c1; + wire ds_cpu0_ic_aa64naa32_i; + wire [4:0] ds_cpu0_ic_cpsr_mode_i; + wire ds_cpu0_ic_hcr_change_i; + wire ds_cpu0_ic_sample_spr_i; + wire ds_cpu0_ic_scr_change_i; + wire ds_cpu1_ic_aa64naa32_i; + wire [4:0] ds_cpu1_ic_cpsr_mode_i; + wire ds_cpu1_ic_hcr_change_i; + wire ds_cpu1_ic_sample_spr_i; + wire ds_cpu1_ic_scr_change_i; + wire ds_cpu2_ic_aa64naa32_i; + wire [4:0] ds_cpu2_ic_cpsr_mode_i; + wire ds_cpu2_ic_hcr_change_i; + wire ds_cpu2_ic_sample_spr_i; + wire ds_cpu2_ic_scr_change_i; + wire ds_cpu3_ic_aa64naa32_i; + wire [4:0] ds_cpu3_ic_cpsr_mode_i; + wire ds_cpu3_ic_hcr_change_i; + wire ds_cpu3_ic_sample_spr_i; + wire ds_cpu3_ic_scr_change_i; + wire dt_cpu0_apb_active_pclk; + wire dt_cpu0_poreset_status_ack_pclk; + wire dt_cpu0_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu0_wfx_wakeup_pclk; + wire dt_cpu1_apb_active_pclk; + wire dt_cpu1_poreset_status_ack_pclk; + wire dt_cpu1_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu1_wfx_wakeup_pclk; + wire dt_cpu2_apb_active_pclk; + wire dt_cpu2_poreset_status_ack_pclk; + wire dt_cpu2_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu2_wfx_wakeup_pclk; + wire dt_cpu3_apb_active_pclk; + wire dt_cpu3_poreset_status_ack_pclk; + wire dt_cpu3_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu3_wfx_wakeup_pclk; + wire eventi_sev; + wire [`MAIA_CN:0] ic_block_eoi_sgi_wr_o; + wire ic_cpu0_l2_dsb_block; + wire [63:0] ic_cpu0_spr_rd_data; + wire ic_cpu1_l2_dsb_block; + wire [63:0] ic_cpu1_spr_rd_data; + wire ic_cpu2_l2_dsb_block; + wire [63:0] ic_cpu2_spr_rd_data; + wire ic_cpu3_l2_dsb_block; + wire [63:0] ic_cpu3_spr_rd_data; + wire [`MAIA_CN:0] ic_el_change_complete_o; + wire [`MAIA_CN:0] ic_hcr_change_complete_o; + wire [`MAIA_CN:0] ic_ich_el2_tall0_o; + wire [`MAIA_CN:0] ic_ich_el2_tall1_o; + wire [`MAIA_CN:0] ic_ich_el2_tc_o; + wire [`MAIA_CN:0] ic_nfiq_o; + wire [`MAIA_CN:0] ic_nirq_o; + wire [`MAIA_CN:0] ic_nsei_o; + wire [`MAIA_CN:0] ic_nvfiq_o; + wire [`MAIA_CN:0] ic_nvirq_o; + wire [`MAIA_CN:0] ic_nvsei_o; + wire [31:0] ic_p_rdata; + wire ic_p_rdata_valid; + wire ic_p_ready; + wire [`MAIA_CN:0] ic_sample_spr_o; + wire [`MAIA_CN:0] ic_scr_change_complete_o; + wire [`MAIA_CN:0] ic_sra_el1ns_en_o; + wire [`MAIA_CN:0] ic_sra_el1s_en_o; + wire [`MAIA_CN:0] ic_sra_el2_en_o; + wire [`MAIA_CN:0] ic_sra_el3_en_o; + wire [`MAIA_CN:0] ic_sre_el1ns_hyp_trap_o; + wire [`MAIA_CN:0] ic_sre_el1ns_mon_trap_o; + wire [`MAIA_CN:0] ic_sre_el1s_mon_trap_o; + wire [`MAIA_CN:0] ic_sre_el2_mon_trap_o; + wire l2_acp_flsh_rd_cnt_active_glb_l2_dly; + wire l2_acp_flsh_wr_cnt_active_glb_l2_dly; + wire l2_acp_rd_haz_vld_l2_dly_q; + wire l2_acp_wr_haz_vld_l2_dly_q; + wire l2_actlr_disable_b2b_setway_hzd_opt_x2_ns; + wire l2_actlr_disable_setway_opt; + wire l2_actlr_ncpu_rcg_enable; + wire l2_actlr_plru_dynamic; + wire l2_actlr_plru_en; + wire [1:0] l2_actlr_plru_mode; + wire l2_actlr_writeunique_disable; + wire l2_cfg_broadcastinner; + wire l2_cfg_broadcastouter; + wire l2_cpu0_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu0_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu0_snp_active; + wire l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_wr_decerr_q; + wire l2_cpu0_wr_slverr_q; + wire l2_cpu1_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu1_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu1_snp_active; + wire l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_wr_decerr_q; + wire l2_cpu1_wr_slverr_q; + wire l2_cpu2_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu2_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu2_snp_active; + wire l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_wr_decerr_q; + wire l2_cpu2_wr_slverr_q; + wire l2_cpu3_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu3_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu3_snp_active; + wire l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_wr_decerr_q; + wire l2_cpu3_wr_slverr_q; + wire l2_ctlr_x1_wr_q; + wire [9:0] l2_ctlr_x2_ns; + wire l2_idle; + wire [`MAIA_CN:0] l2_mbist1_en_b1; + wire [16:0] l2_mbist2_tbnk0_addr_b1; + wire l2_mbist2_tbnk0_all_b1; + wire [2:0] l2_mbist2_tbnk0_array_b1; + wire [17:0] l2_mbist2_tbnk0_be_b1; + wire l2_mbist2_tbnk0_en_b1; + wire [143:0] l2_mbist2_tbnk0_indata_b1; + wire [143:0] l2_mbist2_tbnk0_outdata_b3; + wire l2_mbist2_tbnk0_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp0_outdata_b2; + wire l2_mbist2_tbnk0_snp0_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp0_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp1_outdata_b2; + wire l2_mbist2_tbnk0_snp1_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp1_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp2_outdata_b2; + wire l2_mbist2_tbnk0_snp2_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp2_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp3_outdata_b2; + wire l2_mbist2_tbnk0_snp3_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp3_sel_b1; + wire l2_mbist2_tbnk0_wr_en_b1; + wire [16:0] l2_mbist2_tbnk1_addr_b1; + wire l2_mbist2_tbnk1_all_b1; + wire [2:0] l2_mbist2_tbnk1_array_b1; + wire [17:0] l2_mbist2_tbnk1_be_b1; + wire l2_mbist2_tbnk1_en_b1; + wire [143:0] l2_mbist2_tbnk1_indata_b1; + wire [143:0] l2_mbist2_tbnk1_outdata_b3; + wire l2_mbist2_tbnk1_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp0_outdata_b2; + wire l2_mbist2_tbnk1_snp0_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp0_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp1_outdata_b2; + wire l2_mbist2_tbnk1_snp1_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp1_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp2_outdata_b2; + wire l2_mbist2_tbnk1_snp2_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp2_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp3_outdata_b2; + wire l2_mbist2_tbnk1_snp3_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp3_sel_b1; + wire l2_mbist2_tbnk1_wr_en_b1; + wire l2_no_ram_acc_nxt_cycle; + wire [13:0] l2_p_addr; + wire [1:0] l2_p_cpu; + wire l2_p_nsecure; + wire [2:0] l2_p_sel; + wire [31:0] l2_p_wdata; + wire l2_p_write; + wire l2_reset3; + wire l2_rstdisable_x1_q; + wire l2_tbnk0_addr44_l3_q; + wire [44:0] l2_tbnk0_addr_l1; + wire [5:2] l2_tbnk0_addr_l6; + wire l2_tbnk0_all_tag_incl_active_l3; + wire l2_tbnk0_asq_cmp_evict_l3_q; + wire l2_tbnk0_asq_full_flsh; + wire l2_tbnk0_asq_nc_so_dev_limit; + wire [2:0] l2_tbnk0_cache_attr_l1; + wire l2_tbnk0_cfg_ecc_en; + wire l2_tbnk0_cmo_setway_l2_inv_incl_l4; + wire l2_tbnk0_cpu0_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu0_hit_l4; + wire l2_tbnk0_cpu0_l2_inv_l4_dly2; + wire l2_tbnk0_cpu0_l2hit_e_l4; + wire l2_tbnk0_cpu0_l2hit_s_l4; + wire l2_tbnk0_cpu0_peq_full_q; + wire l2_tbnk0_cpu0_peq_hit_q; + wire l2_tbnk0_cpu0_peq_self_evict_l3_q; + wire l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu0_rd_access_l4_dly; + wire l2_tbnk0_cpu0_self_evict_l4_dly_q; + wire l2_tbnk0_cpu0_single_ecc_err_l7_q; + wire l2_tbnk0_cpu0_snp_hit_e_l3; + wire l2_tbnk0_cpu0_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu0_snp_setway_addr_l3; + wire l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu0_vld_nxt_l5; + wire l2_tbnk0_cpu0_wr_access_l4_dly; + wire l2_tbnk0_cpu1_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu1_hit_l4; + wire l2_tbnk0_cpu1_l2_inv_l4_dly2; + wire l2_tbnk0_cpu1_l2hit_e_l4; + wire l2_tbnk0_cpu1_l2hit_s_l4; + wire l2_tbnk0_cpu1_peq_full_q; + wire l2_tbnk0_cpu1_peq_hit_q; + wire l2_tbnk0_cpu1_peq_self_evict_l3_q; + wire l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu1_rd_access_l4_dly; + wire l2_tbnk0_cpu1_self_evict_l4_dly_q; + wire l2_tbnk0_cpu1_single_ecc_err_l7_q; + wire l2_tbnk0_cpu1_snp_hit_e_l3; + wire l2_tbnk0_cpu1_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu1_snp_setway_addr_l3; + wire l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu1_vld_nxt_l5; + wire l2_tbnk0_cpu1_wr_access_l4_dly; + wire l2_tbnk0_cpu2_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu2_hit_l4; + wire l2_tbnk0_cpu2_l2_inv_l4_dly2; + wire l2_tbnk0_cpu2_l2hit_e_l4; + wire l2_tbnk0_cpu2_l2hit_s_l4; + wire l2_tbnk0_cpu2_peq_full_q; + wire l2_tbnk0_cpu2_peq_hit_q; + wire l2_tbnk0_cpu2_peq_self_evict_l3_q; + wire l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu2_rd_access_l4_dly; + wire l2_tbnk0_cpu2_self_evict_l4_dly_q; + wire l2_tbnk0_cpu2_single_ecc_err_l7_q; + wire l2_tbnk0_cpu2_snp_hit_e_l3; + wire l2_tbnk0_cpu2_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu2_snp_setway_addr_l3; + wire l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu2_vld_nxt_l5; + wire l2_tbnk0_cpu2_wr_access_l4_dly; + wire l2_tbnk0_cpu3_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu3_hit_l4; + wire l2_tbnk0_cpu3_l2_inv_l4_dly2; + wire l2_tbnk0_cpu3_l2hit_e_l4; + wire l2_tbnk0_cpu3_l2hit_s_l4; + wire l2_tbnk0_cpu3_peq_full_q; + wire l2_tbnk0_cpu3_peq_hit_q; + wire l2_tbnk0_cpu3_peq_self_evict_l3_q; + wire l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu3_rd_access_l4_dly; + wire l2_tbnk0_cpu3_self_evict_l4_dly_q; + wire l2_tbnk0_cpu3_single_ecc_err_l7_q; + wire l2_tbnk0_cpu3_snp_hit_e_l3; + wire l2_tbnk0_cpu3_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu3_snp_setway_addr_l3; + wire l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu3_vld_nxt_l5; + wire l2_tbnk0_cpu3_wr_access_l4_dly; + wire [3:0] l2_tbnk0_cpu_rvalid_init_nxt_l5; + wire [3:0] l2_tbnk0_cpu_rvalid_nxt_l5; + wire [3:0] l2_tbnk0_cpu_snp_hit_e_l4_q; + wire l2_tbnk0_crit_qw_nxt_l5; + wire [143:0] l2_tbnk0_data_corrected_l7_q; + wire [127:0] l2_tbnk0_data_l6; + wire l2_tbnk0_dbg_ram_acc_l5a; + wire [2:0] l2_tbnk0_dbg_ram_acc_unit_nxt; + wire [7:0] l2_tbnk0_dbg_ram_id_nxt_l5; + wire l2_tbnk0_dirty_l1; + wire l2_tbnk0_dirty_l3_q; + wire l2_tbnk0_dis_ns_dbg_arr_acc_x2; + wire l2_tbnk0_double_ecc_err_l7_q; + wire l2_tbnk0_early_rvalid_l4_q; + wire l2_tbnk0_ecc_fixup_blk_arb; + wire l2_tbnk0_ecc_fixup_inprog_dly_q; + wire l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q; + wire [31:0] l2_tbnk0_ecc_syndrome_reg_q; + wire l2_tbnk0_evict_special_hazard_l3_q; + wire l2_tbnk0_evict_special_hazard_rwvic_l3_q; + wire l2_tbnk0_excl_l1; + wire l2_tbnk0_excl_l4_q; + wire [44:6] l2_tbnk0_feq_addr_upd; + wire l2_tbnk0_feq_alloc_failed_l4; + wire l2_tbnk0_feq_axi_wr_vld_not_popped; + wire l2_tbnk0_feq_clr_l4; + wire [15:0] l2_tbnk0_feq_frc_incl_l3a; + wire l2_tbnk0_feq_kill_l3; + wire [4:0] l2_tbnk0_feq_last_id_q; + wire l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3; + wire l2_tbnk0_feq_tbnk_id_update_or_l3; + wire l2_tbnk0_full_miss_l4_q; + wire l2_tbnk0_hit_l4; + wire l2_tbnk0_hit_l7_q; + wire [3:0] l2_tbnk0_hit_way_l4_q; + wire [9:0] l2_tbnk0_id_l1; + wire [9:0] l2_tbnk0_id_l6_q; + wire [9:0] l2_tbnk0_id_nxt_l5; + wire l2_tbnk0_idle; + wire l2_tbnk0_init_req_l1; + wire l2_tbnk0_kill_l2; + wire l2_tbnk0_l2bb_fake_wr_l1; + wire l2_tbnk0_l2bb_wr_l1; + wire l2_tbnk0_l2hit_e_l4; + wire l2_tbnk0_l2hit_s_l4; + wire l2_tbnk0_l2v_s_q; + wire l2_tbnk0_l2v_vld_q; + wire l2_tbnk0_last_qw_l1; + wire l2_tbnk0_last_qw_l6_q; + wire l2_tbnk0_last_qw_nxt_l5; + wire [2:0] l2_tbnk0_lock_l1; + wire [2:0] l2_tbnk0_lock_l4; + wire [32:0] l2_tbnk0_merrsr_data; + wire [9:0] l2_tbnk0_page_attr_l1; + wire l2_tbnk0_partial_dw_wr_l1; + wire l2_tbnk0_pf_cnt_dec_l4_dly; + wire l2_tbnk0_pf_hazard_l3; + wire l2_tbnk0_pf_req_sel_for_fwd_l4; + wire l2_tbnk0_prfm_l1; + wire l2_tbnk0_prfm_nxt_l5; + wire [3:0] l2_tbnk0_prot_l1; + wire [3:0] l2_tbnk0_prot_l4_q; + wire [1:0] l2_tbnk0_qw_cnt_l1; + wire [1:0] l2_tbnk0_qw_cnt_l3_q; + wire l2_tbnk0_raw_hit_l4_q; + wire [2:0] l2_tbnk0_rbufid_nxt_l5; + wire l2_tbnk0_rd_en_nxt_l5; + wire l2_tbnk0_rd_fail_hazchk_feq_l3; + wire l2_tbnk0_rwvic_axi_read_err_l1; + wire l2_tbnk0_rwvic_axi_read_err_l3_q; + wire l2_tbnk0_rwvic_ccb_dirty_l6_q; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l1; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l3_q; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l6_q; + wire [3:0] l2_tbnk0_rwvic_ccb_way_l1; + wire l2_tbnk0_rwvic_cmo_clean_l1; + wire l2_tbnk0_rwvic_cmo_inv_l1; + wire l2_tbnk0_rwvic_cmo_inv_l7_q; + wire l2_tbnk0_rwvic_cmo_l7_q; + wire l2_tbnk0_rwvic_cmo_pou_l1; + wire l2_tbnk0_rwvic_cmo_pou_l6_q; + wire l2_tbnk0_rwvic_cmo_setway_l1; + wire l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1; + wire l2_tbnk0_rwvic_cmo_setway_ls_l6_q; + wire [2:0] l2_tbnk0_rwvic_cpu_fb_id_l1; + wire [3:0] l2_tbnk0_rwvic_cpu_id_dcd_l1; + wire l2_tbnk0_rwvic_ddi_l6_q; + wire l2_tbnk0_rwvic_feq_cmp_l3_q; + wire l2_tbnk0_rwvic_frc_l2hit_fwd_l1; + wire l2_tbnk0_rwvic_l2hit_e_l1; + wire l2_tbnk0_rwvic_l2hit_e_l3_q; + wire l2_tbnk0_rwvic_l2hit_e_l7_q; + wire l2_tbnk0_rwvic_l2v_dirty_l7_q; + wire [3:0] l2_tbnk0_rwvic_l2v_page_attr_l7_q; + wire l2_tbnk0_rwvic_l2v_vld_l6_q; + wire l2_tbnk0_rwvic_mesi_sh_l1; + wire l2_tbnk0_rwvic_non_snp_fail_hazchk_l3; + wire [2:0] l2_tbnk0_rwvic_owner_l1; + wire [2:0] l2_tbnk0_rwvic_owner_l7_q; + wire l2_tbnk0_rwvic_rd_type_l6_q; + wire l2_tbnk0_rwvic_snp_clr_dirty_l1; + wire l2_tbnk0_rwvic_snp_inv_l1; + wire l2_tbnk0_rwvic_snp_l1; + wire l2_tbnk0_rwvic_snp_l3_q; + wire l2_tbnk0_rwvic_snp_l6_q; + wire l2_tbnk0_rwvic_tag_wr_l0; + wire [3:0] l2_tbnk0_rwvic_type_l1; + wire l2_tbnk0_rwvic_wa_l1; + wire l2_tbnk0_rwvic_wa_l6_q; + wire [13:0] l2_tbnk0_sel_l1; + wire [2:0] l2_tbnk0_size_l1; + wire [2:0] l2_tbnk0_size_l4_q; + wire l2_tbnk0_snp_byp_peq_haz_pending_q; + wire l2_tbnk0_snp_dvm_cmpl_l1; + wire l2_tbnk0_snp_hit_e_l4_q; + wire l2_tbnk0_snp_hit_feq_evict_l4_dly; + wire l2_tbnk0_snp_hit_s_l4_q; + wire [4:0] l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q; + wire [7:0] l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q; + wire [7:0] l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q; + wire [44:7] l2_tbnk0_snp_tag_wr_l2_hit_addr_l1; + wire [1:0] l2_tbnk0_snp_tag_wr_l2_hit_state_l1; + wire l2_tbnk0_snp_tag_wr_l2_hit_way_l1; + wire l2_tbnk0_special_evict_hazard_l3; + wire l2_tbnk0_special_hazard_l3_q; + wire l2_tbnk0_sync_l1; + wire l2_tbnk0_tag_ecc_dbl_rmw_wr_l1; + wire l2_tbnk0_tag_ecc_err_cpu0_l4; + wire l2_tbnk0_tag_ecc_err_cpu1_l4; + wire l2_tbnk0_tag_ecc_err_cpu2_l4; + wire l2_tbnk0_tag_ecc_err_cpu3_l4; + wire l2_tbnk0_tag_ecc_err_l4; + wire [6:0] l2_tbnk0_type_l1; + wire [1:0] l2_tbnk0_ulen_l1; + wire [1:0] l2_tbnk0_ulen_l4_q; + wire l2_tbnk0_vld_init_l6_q; + wire l2_tbnk0_vld_l6_q; + wire l2_tbnk0_way_l1; + wire l2_tbnk0_way_l4_q; + wire l2_tbnk0_way_nxt_l3a; + wire [143:0] l2_tbnk0_wr_data_l3; + wire [127:0] l2_tbnk0_wr_data_l3a_q; + wire l2_tbnk0_wr_data_l4_en; + wire l2_tbnk0_wr_err_l1; + wire l2_tbnk0_wr_fail_feq_full_l3; + wire l2_tbnk0_wr_fail_hazchk_feq_l3; + wire [11:0] l2_tbnk0_wr_non_crit_id_l1; + wire [11:0] l2_tbnk0_wr_non_crit_id_l4_q; + wire [15:0] l2_tbnk0_wr_strb_mask_l3a_q; + wire l2_tbnk1_addr44_l3_q; + wire [44:0] l2_tbnk1_addr_l1; + wire [5:2] l2_tbnk1_addr_l6; + wire l2_tbnk1_all_tag_incl_active_l3; + wire l2_tbnk1_asq_cmp_evict_l3_q; + wire l2_tbnk1_asq_full_flsh; + wire l2_tbnk1_asq_nc_so_dev_limit; + wire [2:0] l2_tbnk1_cache_attr_l1; + wire l2_tbnk1_cfg_ecc_en; + wire l2_tbnk1_cmo_setway_l2_inv_incl_l4; + wire l2_tbnk1_cpu0_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu0_hit_l4; + wire l2_tbnk1_cpu0_l2_inv_l4_dly2; + wire l2_tbnk1_cpu0_l2hit_e_l4; + wire l2_tbnk1_cpu0_l2hit_s_l4; + wire l2_tbnk1_cpu0_peq_full_q; + wire l2_tbnk1_cpu0_peq_hit_q; + wire l2_tbnk1_cpu0_peq_self_evict_l3_q; + wire l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu0_rd_access_l4_dly; + wire l2_tbnk1_cpu0_self_evict_l4_dly_q; + wire l2_tbnk1_cpu0_single_ecc_err_l7_q; + wire l2_tbnk1_cpu0_snp_hit_e_l3; + wire l2_tbnk1_cpu0_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu0_snp_setway_addr_l3; + wire l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu0_vld_nxt_l5; + wire l2_tbnk1_cpu0_wr_access_l4_dly; + wire l2_tbnk1_cpu1_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu1_hit_l4; + wire l2_tbnk1_cpu1_l2_inv_l4_dly2; + wire l2_tbnk1_cpu1_l2hit_e_l4; + wire l2_tbnk1_cpu1_l2hit_s_l4; + wire l2_tbnk1_cpu1_peq_full_q; + wire l2_tbnk1_cpu1_peq_hit_q; + wire l2_tbnk1_cpu1_peq_self_evict_l3_q; + wire l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu1_rd_access_l4_dly; + wire l2_tbnk1_cpu1_self_evict_l4_dly_q; + wire l2_tbnk1_cpu1_single_ecc_err_l7_q; + wire l2_tbnk1_cpu1_snp_hit_e_l3; + wire l2_tbnk1_cpu1_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu1_snp_setway_addr_l3; + wire l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu1_vld_nxt_l5; + wire l2_tbnk1_cpu1_wr_access_l4_dly; + wire l2_tbnk1_cpu2_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu2_hit_l4; + wire l2_tbnk1_cpu2_l2_inv_l4_dly2; + wire l2_tbnk1_cpu2_l2hit_e_l4; + wire l2_tbnk1_cpu2_l2hit_s_l4; + wire l2_tbnk1_cpu2_peq_full_q; + wire l2_tbnk1_cpu2_peq_hit_q; + wire l2_tbnk1_cpu2_peq_self_evict_l3_q; + wire l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu2_rd_access_l4_dly; + wire l2_tbnk1_cpu2_self_evict_l4_dly_q; + wire l2_tbnk1_cpu2_single_ecc_err_l7_q; + wire l2_tbnk1_cpu2_snp_hit_e_l3; + wire l2_tbnk1_cpu2_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu2_snp_setway_addr_l3; + wire l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu2_vld_nxt_l5; + wire l2_tbnk1_cpu2_wr_access_l4_dly; + wire l2_tbnk1_cpu3_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu3_hit_l4; + wire l2_tbnk1_cpu3_l2_inv_l4_dly2; + wire l2_tbnk1_cpu3_l2hit_e_l4; + wire l2_tbnk1_cpu3_l2hit_s_l4; + wire l2_tbnk1_cpu3_peq_full_q; + wire l2_tbnk1_cpu3_peq_hit_q; + wire l2_tbnk1_cpu3_peq_self_evict_l3_q; + wire l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu3_rd_access_l4_dly; + wire l2_tbnk1_cpu3_self_evict_l4_dly_q; + wire l2_tbnk1_cpu3_single_ecc_err_l7_q; + wire l2_tbnk1_cpu3_snp_hit_e_l3; + wire l2_tbnk1_cpu3_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu3_snp_setway_addr_l3; + wire l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu3_vld_nxt_l5; + wire l2_tbnk1_cpu3_wr_access_l4_dly; + wire [3:0] l2_tbnk1_cpu_rvalid_init_nxt_l5; + wire [3:0] l2_tbnk1_cpu_rvalid_nxt_l5; + wire [3:0] l2_tbnk1_cpu_snp_hit_e_l4_q; + wire l2_tbnk1_crit_qw_nxt_l5; + wire [143:0] l2_tbnk1_data_corrected_l7_q; + wire [127:0] l2_tbnk1_data_l6; + wire l2_tbnk1_dbg_ram_acc_l5a; + wire [2:0] l2_tbnk1_dbg_ram_acc_unit_nxt; + wire [7:0] l2_tbnk1_dbg_ram_id_nxt_l5; + wire l2_tbnk1_dirty_l1; + wire l2_tbnk1_dirty_l3_q; + wire l2_tbnk1_dis_ns_dbg_arr_acc_x2; + wire l2_tbnk1_double_ecc_err_l7_q; + wire l2_tbnk1_early_rvalid_l4_q; + wire l2_tbnk1_ecc_fixup_blk_arb; + wire l2_tbnk1_ecc_fixup_inprog_dly_q; + wire l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q; + wire [31:0] l2_tbnk1_ecc_syndrome_reg_q; + wire l2_tbnk1_evict_special_hazard_l3_q; + wire l2_tbnk1_evict_special_hazard_rwvic_l3_q; + wire l2_tbnk1_excl_l1; + wire l2_tbnk1_excl_l4_q; + wire [44:6] l2_tbnk1_feq_addr_upd; + wire l2_tbnk1_feq_alloc_failed_l4; + wire l2_tbnk1_feq_axi_wr_vld_not_popped; + wire l2_tbnk1_feq_clr_l4; + wire [15:0] l2_tbnk1_feq_frc_incl_l3a; + wire l2_tbnk1_feq_kill_l3; + wire [4:0] l2_tbnk1_feq_last_id_q; + wire l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3; + wire l2_tbnk1_feq_tbnk_id_update_or_l3; + wire l2_tbnk1_full_miss_l4_q; + wire l2_tbnk1_hit_l4; + wire l2_tbnk1_hit_l7_q; + wire [3:0] l2_tbnk1_hit_way_l4_q; + wire [9:0] l2_tbnk1_id_l1; + wire [9:0] l2_tbnk1_id_l6_q; + wire [9:0] l2_tbnk1_id_nxt_l5; + wire l2_tbnk1_idle; + wire l2_tbnk1_init_req_l1; + wire l2_tbnk1_kill_l2; + wire l2_tbnk1_l2bb_fake_wr_l1; + wire l2_tbnk1_l2bb_wr_l1; + wire l2_tbnk1_l2hit_e_l4; + wire l2_tbnk1_l2hit_s_l4; + wire l2_tbnk1_l2v_s_q; + wire l2_tbnk1_l2v_vld_q; + wire l2_tbnk1_last_qw_l1; + wire l2_tbnk1_last_qw_l6_q; + wire l2_tbnk1_last_qw_nxt_l5; + wire [2:0] l2_tbnk1_lock_l1; + wire [2:0] l2_tbnk1_lock_l4; + wire [32:0] l2_tbnk1_merrsr_data; + wire [9:0] l2_tbnk1_page_attr_l1; + wire l2_tbnk1_partial_dw_wr_l1; + wire l2_tbnk1_pf_cnt_dec_l4_dly; + wire l2_tbnk1_pf_hazard_l3; + wire l2_tbnk1_pf_req_sel_for_fwd_l4; + wire l2_tbnk1_prfm_l1; + wire l2_tbnk1_prfm_nxt_l5; + wire [3:0] l2_tbnk1_prot_l1; + wire [3:0] l2_tbnk1_prot_l4_q; + wire [1:0] l2_tbnk1_qw_cnt_l1; + wire [1:0] l2_tbnk1_qw_cnt_l3_q; + wire l2_tbnk1_raw_hit_l4_q; + wire [2:0] l2_tbnk1_rbufid_nxt_l5; + wire l2_tbnk1_rd_en_nxt_l5; + wire l2_tbnk1_rd_fail_hazchk_feq_l3; + wire l2_tbnk1_rwvic_axi_read_err_l1; + wire l2_tbnk1_rwvic_axi_read_err_l3_q; + wire l2_tbnk1_rwvic_ccb_dirty_l6_q; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l1; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l3_q; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l6_q; + wire [3:0] l2_tbnk1_rwvic_ccb_way_l1; + wire l2_tbnk1_rwvic_cmo_clean_l1; + wire l2_tbnk1_rwvic_cmo_inv_l1; + wire l2_tbnk1_rwvic_cmo_inv_l7_q; + wire l2_tbnk1_rwvic_cmo_l7_q; + wire l2_tbnk1_rwvic_cmo_pou_l1; + wire l2_tbnk1_rwvic_cmo_pou_l6_q; + wire l2_tbnk1_rwvic_cmo_setway_l1; + wire l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1; + wire l2_tbnk1_rwvic_cmo_setway_ls_l6_q; + wire [2:0] l2_tbnk1_rwvic_cpu_fb_id_l1; + wire [3:0] l2_tbnk1_rwvic_cpu_id_dcd_l1; + wire l2_tbnk1_rwvic_ddi_l6_q; + wire l2_tbnk1_rwvic_feq_cmp_l3_q; + wire l2_tbnk1_rwvic_frc_l2hit_fwd_l1; + wire l2_tbnk1_rwvic_l2hit_e_l1; + wire l2_tbnk1_rwvic_l2hit_e_l3_q; + wire l2_tbnk1_rwvic_l2hit_e_l7_q; + wire l2_tbnk1_rwvic_l2v_dirty_l7_q; + wire [3:0] l2_tbnk1_rwvic_l2v_page_attr_l7_q; + wire l2_tbnk1_rwvic_l2v_vld_l6_q; + wire l2_tbnk1_rwvic_mesi_sh_l1; + wire l2_tbnk1_rwvic_non_snp_fail_hazchk_l3; + wire [2:0] l2_tbnk1_rwvic_owner_l1; + wire [2:0] l2_tbnk1_rwvic_owner_l7_q; + wire l2_tbnk1_rwvic_rd_type_l6_q; + wire l2_tbnk1_rwvic_snp_clr_dirty_l1; + wire l2_tbnk1_rwvic_snp_inv_l1; + wire l2_tbnk1_rwvic_snp_l1; + wire l2_tbnk1_rwvic_snp_l3_q; + wire l2_tbnk1_rwvic_snp_l6_q; + wire l2_tbnk1_rwvic_tag_wr_l0; + wire [3:0] l2_tbnk1_rwvic_type_l1; + wire l2_tbnk1_rwvic_wa_l1; + wire l2_tbnk1_rwvic_wa_l6_q; + wire [13:0] l2_tbnk1_sel_l1; + wire [2:0] l2_tbnk1_size_l1; + wire [2:0] l2_tbnk1_size_l4_q; + wire l2_tbnk1_snp_byp_peq_haz_pending_q; + wire l2_tbnk1_snp_dvm_cmpl_l1; + wire l2_tbnk1_snp_hit_e_l4_q; + wire l2_tbnk1_snp_hit_feq_evict_l4_dly; + wire l2_tbnk1_snp_hit_s_l4_q; + wire [4:0] l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q; + wire [7:0] l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q; + wire [7:0] l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q; + wire [44:7] l2_tbnk1_snp_tag_wr_l2_hit_addr_l1; + wire [1:0] l2_tbnk1_snp_tag_wr_l2_hit_state_l1; + wire l2_tbnk1_snp_tag_wr_l2_hit_way_l1; + wire l2_tbnk1_special_evict_hazard_l3; + wire l2_tbnk1_special_hazard_l3_q; + wire l2_tbnk1_sync_l1; + wire l2_tbnk1_tag_ecc_dbl_rmw_wr_l1; + wire l2_tbnk1_tag_ecc_err_cpu0_l4; + wire l2_tbnk1_tag_ecc_err_cpu1_l4; + wire l2_tbnk1_tag_ecc_err_cpu2_l4; + wire l2_tbnk1_tag_ecc_err_cpu3_l4; + wire l2_tbnk1_tag_ecc_err_l4; + wire [6:0] l2_tbnk1_type_l1; + wire [1:0] l2_tbnk1_ulen_l1; + wire [1:0] l2_tbnk1_ulen_l4_q; + wire l2_tbnk1_vld_init_l6_q; + wire l2_tbnk1_vld_l6_q; + wire l2_tbnk1_way_l1; + wire l2_tbnk1_way_l4_q; + wire l2_tbnk1_way_nxt_l3a; + wire [143:0] l2_tbnk1_wr_data_l3; + wire [127:0] l2_tbnk1_wr_data_l3a_q; + wire l2_tbnk1_wr_data_l4_en; + wire l2_tbnk1_wr_err_l1; + wire l2_tbnk1_wr_fail_feq_full_l3; + wire l2_tbnk1_wr_fail_hazchk_feq_l3; + wire [11:0] l2_tbnk1_wr_non_crit_id_l1; + wire [11:0] l2_tbnk1_wr_non_crit_id_l4_q; + wire [15:0] l2_tbnk1_wr_strb_mask_l3a_q; + wire l2_tbnk_hwrst_done_x2; + wire [13:0] l2_tbnk_hwrst_idx_x1_q; + wire [8:0] tm_cntpct_q; + wire tm_cpu0_event_sev; + wire [63:0] tm_cpu0_spr_rd_data; + wire tm_cpu1_event_sev; + wire [63:0] tm_cpu1_spr_rd_data; + wire tm_cpu2_event_sev; + wire [63:0] tm_cpu2_spr_rd_data; + wire tm_cpu3_event_sev; + wire [63:0] tm_cpu3_spr_rd_data; + wire [63:0] tm_tval_cpu0_spr_rd_data; + wire [63:0] tm_tval_cpu1_spr_rd_data; + wire [63:0] tm_tval_cpu2_spr_rd_data; + wire [63:0] tm_tval_cpu3_spr_rd_data; + + maia_timer utm( // outputs + .nCNTHPIRQ (nCNTHPIRQ[`MAIA_CN:0]), + .nCNTPNSIRQ (nCNTPNSIRQ[`MAIA_CN:0]), + .nCNTPSIRQ (nCNTPSIRQ[`MAIA_CN:0]), + .nCNTVIRQ (nCNTVIRQ[`MAIA_CN:0]), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cpu0_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tm_cpu0_event_sev (tm_cpu0_event_sev), + .tm_cpu0_spr_rd_data (tm_cpu0_spr_rd_data[63:0]), + .tm_cpu1_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cpu1_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tm_cpu1_event_sev (tm_cpu1_event_sev), + .tm_cpu1_spr_rd_data (tm_cpu1_spr_rd_data[63:0]), + .tm_cpu2_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cpu2_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tm_cpu2_event_sev (tm_cpu2_event_sev), + .tm_cpu2_spr_rd_data (tm_cpu2_spr_rd_data[63:0]), + .tm_cpu3_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cpu3_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tm_cpu3_event_sev (tm_cpu3_event_sev), + .tm_cpu3_spr_rd_data (tm_cpu3_spr_rd_data[63:0]), + .tm_tval_cpu0_spr_rd_data (tm_tval_cpu0_spr_rd_data[63:0]), + .tm_tval_cpu1_spr_rd_data (tm_tval_cpu1_spr_rd_data[63:0]), + .tm_tval_cpu2_spr_rd_data (tm_tval_cpu2_spr_rd_data[63:0]), + .tm_tval_cpu3_spr_rd_data (tm_tval_cpu3_spr_rd_data[63:0]), + + // inputs + .CNTCLKEN (CNTCLKEN), + .CNTVALUEB (CNTVALUEB[63:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .ck_areset_l2 (ck_areset_l2), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .eventi_sev (eventi_sev), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable) + ); // utm + + maia_l2_logic_feq28 ul2_logic( // outputs + .ACREADYM (ACREADYM), + .ARADDRM (ARADDRM[43:0]), + .ARBARM (ARBARM[1:0]), + .ARBURSTM (ARBURSTM[1:0]), + .ARCACHEM (ARCACHEM[3:0]), + .ARDOMAINM (ARDOMAINM[1:0]), + .ARIDM (ARIDM[6:0]), + .ARLENM (ARLENM[7:0]), + .ARLOCKM (ARLOCKM), + .ARPROTM (ARPROTM[2:0]), + .ARREADYS (ARREADYS), + .ARSIZEM (ARSIZEM[2:0]), + .ARSNOOPM (ARSNOOPM[3:0]), + .ARVALIDM (ARVALIDM), + .AWADDRM (AWADDRM[43:0]), + .AWBARM (AWBARM[1:0]), + .AWBURSTM (AWBURSTM[1:0]), + .AWCACHEM (AWCACHEM[3:0]), + .AWDOMAINM (AWDOMAINM[1:0]), + .AWIDM (AWIDM[6:0]), + .AWLENM (AWLENM[7:0]), + .AWLOCKM (AWLOCKM), + .AWPROTM (AWPROTM[2:0]), + .AWREADYS (AWREADYS), + .AWSIZEM (AWSIZEM[2:0]), + .AWSNOOPM (AWSNOOPM[2:0]), + .AWUNIQUEM (AWUNIQUEM), + .AWVALIDM (AWVALIDM), + .BIDS (BIDS[4:0]), + .BREADYM (BREADYM), + .BRESPS (BRESPS[1:0]), + .BVALIDS (BVALIDS), + .CDDATAM (CDDATAM[127:0]), + .CDLASTM (CDLASTM), + .CDVALIDM (CDVALIDM), + .CRRESPM (CRRESPM[4:0]), + .CRVALIDM (CRVALIDM), + .L2FLUSHDONE (L2FLUSHDONE), + .L2QACCEPTn (L2QACCEPTn), + .L2QACTIVE (L2QACTIVE), + .L2QDENY (L2QDENY), + .RACKM (RACKM), + .RDATAS (RDATAS[127:0]), + .RDMEMATTR (RDMEMATTR[7:0]), + .RIDS (RIDS[4:0]), + .RLASTS (RLASTS), + .RREADYM (RREADYM), + .RRESPS (RRESPS[1:0]), + .RVALIDS (RVALIDS), + .WACKM (WACKM), + .WDATAM (WDATAM[127:0]), + .WIDM (WIDM[6:0]), + .WLASTM (WLASTM), + .WREADYS (WREADYS), + .WRMEMATTR (WRMEMATTR[7:0]), + .WSTRBM (WSTRBM[15:0]), + .WVALIDM (WVALIDM), + .ck_areset_l2 (ck_areset_l2), + .ck_l2_logic_clk_en (ck_l2_logic_clk_en), + .ck_l2_tbnk0_clk_en (ck_l2_tbnk0_clk_en), + .ck_l2_tbnk1_clk_en (ck_l2_tbnk1_clk_en), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu0_barrier_done (l2_cpu0_barrier_done), + .l2_cpu0_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu0_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu0_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu0_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu0_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu0_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu0_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu0_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu0_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu0_ddbl_ecc_err_r3 (l2_cpu0_ddbl_ecc_err_r3), + .l2_cpu0_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu0_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu0_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu0_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu0_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu0_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu0_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu0_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu0_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu0_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu0_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu0_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu0_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu0_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu0_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu0_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu0_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu0_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu0_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu0_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu0_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu0_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu0_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu0_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu0_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu0_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu0_idbl_ecc_err_r3 (l2_cpu0_idbl_ecc_err_r3), + .l2_cpu0_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu0_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu0_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu0_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu0_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu0_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu0_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu0_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu0_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu0_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu0_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu0_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu0_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu0_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu0_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu0_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu0_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu0_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu0_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu0_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu0_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu0_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu0_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu0_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu0_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu0_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu0_rd_arb (l2_cpu0_rd_arb), + .l2_cpu0_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu0_rexfail (l2_cpu0_rexfail), + .l2_cpu0_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu0_rvalid (l2_cpu0_rvalid), + .l2_cpu0_snp_active (l2_cpu0_snp_active), + .l2_cpu0_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu0_spec_valid (l2_cpu0_spec_valid), + .l2_cpu0_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu0_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu0_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu0_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu0_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu0_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu0_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu0_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu0_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu0_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu0_wr_arb (l2_cpu0_wr_arb), + .l2_cpu0_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu0_wr_decerr_q (l2_cpu0_wr_decerr_q), + .l2_cpu0_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu0_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu0_wr_slverr_q (l2_cpu0_wr_slverr_q), + .l2_cpu0_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu0_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_cpu1_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu1_barrier_done (l2_cpu1_barrier_done), + .l2_cpu1_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu1_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu1_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu1_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu1_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu1_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu1_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu1_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu1_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu1_ddbl_ecc_err_r3 (l2_cpu1_ddbl_ecc_err_r3), + .l2_cpu1_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu1_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu1_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu1_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu1_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu1_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu1_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu1_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu1_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu1_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu1_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu1_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu1_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu1_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu1_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu1_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu1_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu1_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu1_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu1_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu1_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu1_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu1_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu1_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu1_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu1_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu1_idbl_ecc_err_r3 (l2_cpu1_idbl_ecc_err_r3), + .l2_cpu1_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu1_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu1_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu1_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu1_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu1_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu1_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu1_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu1_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu1_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu1_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu1_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu1_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu1_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu1_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu1_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu1_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu1_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu1_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu1_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu1_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu1_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu1_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu1_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu1_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu1_rd_arb (l2_cpu1_rd_arb), + .l2_cpu1_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu1_rexfail (l2_cpu1_rexfail), + .l2_cpu1_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu1_rvalid (l2_cpu1_rvalid), + .l2_cpu1_snp_active (l2_cpu1_snp_active), + .l2_cpu1_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu1_spec_valid (l2_cpu1_spec_valid), + .l2_cpu1_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu1_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu1_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu1_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu1_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu1_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu1_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu1_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu1_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu1_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu1_wr_arb (l2_cpu1_wr_arb), + .l2_cpu1_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu1_wr_decerr_q (l2_cpu1_wr_decerr_q), + .l2_cpu1_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu1_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu1_wr_slverr_q (l2_cpu1_wr_slverr_q), + .l2_cpu1_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu1_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_cpu2_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu2_barrier_done (l2_cpu2_barrier_done), + .l2_cpu2_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu2_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu2_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu2_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu2_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu2_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu2_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu2_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu2_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu2_ddbl_ecc_err_r3 (l2_cpu2_ddbl_ecc_err_r3), + .l2_cpu2_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu2_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu2_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu2_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu2_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu2_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu2_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu2_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu2_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu2_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu2_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu2_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu2_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu2_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu2_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu2_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu2_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu2_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu2_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu2_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu2_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu2_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu2_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu2_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu2_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu2_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu2_idbl_ecc_err_r3 (l2_cpu2_idbl_ecc_err_r3), + .l2_cpu2_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu2_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu2_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu2_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu2_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu2_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu2_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu2_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu2_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu2_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu2_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu2_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu2_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu2_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu2_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu2_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu2_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu2_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu2_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu2_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu2_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu2_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu2_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu2_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu2_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu2_rd_arb (l2_cpu2_rd_arb), + .l2_cpu2_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu2_rexfail (l2_cpu2_rexfail), + .l2_cpu2_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu2_rvalid (l2_cpu2_rvalid), + .l2_cpu2_snp_active (l2_cpu2_snp_active), + .l2_cpu2_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu2_spec_valid (l2_cpu2_spec_valid), + .l2_cpu2_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu2_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu2_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu2_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu2_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu2_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu2_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu2_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu2_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu2_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu2_wr_arb (l2_cpu2_wr_arb), + .l2_cpu2_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu2_wr_decerr_q (l2_cpu2_wr_decerr_q), + .l2_cpu2_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu2_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu2_wr_slverr_q (l2_cpu2_wr_slverr_q), + .l2_cpu2_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu2_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_cpu3_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu3_barrier_done (l2_cpu3_barrier_done), + .l2_cpu3_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu3_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu3_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu3_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu3_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu3_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu3_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu3_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu3_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu3_ddbl_ecc_err_r3 (l2_cpu3_ddbl_ecc_err_r3), + .l2_cpu3_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu3_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu3_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu3_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu3_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu3_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu3_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu3_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu3_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu3_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu3_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu3_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu3_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu3_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu3_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu3_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu3_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu3_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu3_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu3_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu3_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu3_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu3_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu3_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu3_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu3_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu3_idbl_ecc_err_r3 (l2_cpu3_idbl_ecc_err_r3), + .l2_cpu3_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu3_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu3_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu3_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu3_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu3_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu3_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu3_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu3_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu3_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu3_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu3_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu3_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu3_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu3_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu3_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu3_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu3_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu3_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu3_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu3_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu3_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu3_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu3_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu3_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu3_rd_arb (l2_cpu3_rd_arb), + .l2_cpu3_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu3_rexfail (l2_cpu3_rexfail), + .l2_cpu3_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu3_rvalid (l2_cpu3_rvalid), + .l2_cpu3_snp_active (l2_cpu3_snp_active), + .l2_cpu3_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu3_spec_valid (l2_cpu3_spec_valid), + .l2_cpu3_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu3_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu3_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu3_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu3_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu3_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu3_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu3_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu3_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu3_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu3_wr_arb (l2_cpu3_wr_arb), + .l2_cpu3_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu3_wr_decerr_q (l2_cpu3_wr_decerr_q), + .l2_cpu3_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu3_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu3_wr_slverr_q (l2_cpu3_wr_slverr_q), + .l2_cpu3_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu3_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_idle (l2_idle), + .l2_mbist1_en_b1 (l2_mbist1_en_b1[`MAIA_CN:0]), + .l2_mbist2_tbnk0_snp0_outdata_b2 (l2_mbist2_tbnk0_snp0_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp0_outdata_vld_b2 (l2_mbist2_tbnk0_snp0_outdata_vld_b2), + .l2_mbist2_tbnk0_snp1_outdata_b2 (l2_mbist2_tbnk0_snp1_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp1_outdata_vld_b2 (l2_mbist2_tbnk0_snp1_outdata_vld_b2), + .l2_mbist2_tbnk0_snp2_outdata_b2 (l2_mbist2_tbnk0_snp2_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp2_outdata_vld_b2 (l2_mbist2_tbnk0_snp2_outdata_vld_b2), + .l2_mbist2_tbnk0_snp3_outdata_b2 (l2_mbist2_tbnk0_snp3_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp3_outdata_vld_b2 (l2_mbist2_tbnk0_snp3_outdata_vld_b2), + .l2_mbist2_tbnk1_snp0_outdata_b2 (l2_mbist2_tbnk1_snp0_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp0_outdata_vld_b2 (l2_mbist2_tbnk1_snp0_outdata_vld_b2), + .l2_mbist2_tbnk1_snp1_outdata_b2 (l2_mbist2_tbnk1_snp1_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp1_outdata_vld_b2 (l2_mbist2_tbnk1_snp1_outdata_vld_b2), + .l2_mbist2_tbnk1_snp2_outdata_b2 (l2_mbist2_tbnk1_snp2_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp2_outdata_vld_b2 (l2_mbist2_tbnk1_snp2_outdata_vld_b2), + .l2_mbist2_tbnk1_snp3_outdata_b2 (l2_mbist2_tbnk1_snp3_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp3_outdata_vld_b2 (l2_mbist2_tbnk1_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_p_addr (l2_p_addr[13:0]), + .l2_p_cpu (l2_p_cpu[1:0]), + .l2_p_nsecure (l2_p_nsecure), + .l2_p_sel (l2_p_sel[2:0]), + .l2_p_wdata (l2_p_wdata[31:0]), + .l2_p_write (l2_p_write), + .l2_reset3 (l2_reset3), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_tbnk0_addr_l1 (l2_tbnk0_addr_l1[44:0]), + .l2_tbnk0_asq_cmp_evict_l3_q (l2_tbnk0_asq_cmp_evict_l3_q), + .l2_tbnk0_asq_full_flsh (l2_tbnk0_asq_full_flsh), + .l2_tbnk0_asq_nc_so_dev_limit (l2_tbnk0_asq_nc_so_dev_limit), + .l2_tbnk0_cache_attr_l1 (l2_tbnk0_cache_attr_l1[2:0]), + .l2_tbnk0_cfg_ecc_en (l2_tbnk0_cfg_ecc_en), + .l2_tbnk0_cpu0_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu0_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu0_peq_full_q (l2_tbnk0_cpu0_peq_full_q), + .l2_tbnk0_cpu0_peq_hit_q (l2_tbnk0_cpu0_peq_hit_q), + .l2_tbnk0_cpu0_peq_self_evict_l3_q (l2_tbnk0_cpu0_peq_self_evict_l3_q), + .l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu0_snp_hit_e_l3 (l2_tbnk0_cpu0_snp_hit_e_l3), + .l2_tbnk0_cpu0_snp_hit_s_l3 (l2_tbnk0_cpu0_snp_hit_s_l3), + .l2_tbnk0_cpu0_snp_setway_addr_l3 (l2_tbnk0_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu0_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu0_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu1_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu1_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu1_peq_full_q (l2_tbnk0_cpu1_peq_full_q), + .l2_tbnk0_cpu1_peq_hit_q (l2_tbnk0_cpu1_peq_hit_q), + .l2_tbnk0_cpu1_peq_self_evict_l3_q (l2_tbnk0_cpu1_peq_self_evict_l3_q), + .l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu1_snp_hit_e_l3 (l2_tbnk0_cpu1_snp_hit_e_l3), + .l2_tbnk0_cpu1_snp_hit_s_l3 (l2_tbnk0_cpu1_snp_hit_s_l3), + .l2_tbnk0_cpu1_snp_setway_addr_l3 (l2_tbnk0_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu1_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu1_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu2_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu2_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu2_peq_full_q (l2_tbnk0_cpu2_peq_full_q), + .l2_tbnk0_cpu2_peq_hit_q (l2_tbnk0_cpu2_peq_hit_q), + .l2_tbnk0_cpu2_peq_self_evict_l3_q (l2_tbnk0_cpu2_peq_self_evict_l3_q), + .l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu2_snp_hit_e_l3 (l2_tbnk0_cpu2_snp_hit_e_l3), + .l2_tbnk0_cpu2_snp_hit_s_l3 (l2_tbnk0_cpu2_snp_hit_s_l3), + .l2_tbnk0_cpu2_snp_setway_addr_l3 (l2_tbnk0_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu2_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu2_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu3_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu3_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu3_peq_full_q (l2_tbnk0_cpu3_peq_full_q), + .l2_tbnk0_cpu3_peq_hit_q (l2_tbnk0_cpu3_peq_hit_q), + .l2_tbnk0_cpu3_peq_self_evict_l3_q (l2_tbnk0_cpu3_peq_self_evict_l3_q), + .l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu3_snp_hit_e_l3 (l2_tbnk0_cpu3_snp_hit_e_l3), + .l2_tbnk0_cpu3_snp_hit_s_l3 (l2_tbnk0_cpu3_snp_hit_s_l3), + .l2_tbnk0_cpu3_snp_setway_addr_l3 (l2_tbnk0_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu3_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu3_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_dirty_l1 (l2_tbnk0_dirty_l1), + .l2_tbnk0_dis_ns_dbg_arr_acc_x2 (l2_tbnk0_dis_ns_dbg_arr_acc_x2), + .l2_tbnk0_excl_l1 (l2_tbnk0_excl_l1), + .l2_tbnk0_feq_alloc_failed_l4 (l2_tbnk0_feq_alloc_failed_l4), + .l2_tbnk0_feq_axi_wr_vld_not_popped (l2_tbnk0_feq_axi_wr_vld_not_popped), + .l2_tbnk0_feq_frc_incl_l3a (l2_tbnk0_feq_frc_incl_l3a[15:0]), + .l2_tbnk0_feq_kill_l3 (l2_tbnk0_feq_kill_l3), + .l2_tbnk0_feq_last_id_q (l2_tbnk0_feq_last_id_q[4:0]), + .l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk0_feq_tbnk_id_update_or_l3 (l2_tbnk0_feq_tbnk_id_update_or_l3), + .l2_tbnk0_id_l1 (l2_tbnk0_id_l1[9:0]), + .l2_tbnk0_init_req_l1 (l2_tbnk0_init_req_l1), + .l2_tbnk0_kill_l2 (l2_tbnk0_kill_l2), + .l2_tbnk0_l2bb_fake_wr_l1 (l2_tbnk0_l2bb_fake_wr_l1), + .l2_tbnk0_l2bb_wr_l1 (l2_tbnk0_l2bb_wr_l1), + .l2_tbnk0_last_qw_l1 (l2_tbnk0_last_qw_l1), + .l2_tbnk0_lock_l1 (l2_tbnk0_lock_l1[2:0]), + .l2_tbnk0_page_attr_l1 (l2_tbnk0_page_attr_l1[9:0]), + .l2_tbnk0_partial_dw_wr_l1 (l2_tbnk0_partial_dw_wr_l1), + .l2_tbnk0_pf_hazard_l3 (l2_tbnk0_pf_hazard_l3), + .l2_tbnk0_prfm_l1 (l2_tbnk0_prfm_l1), + .l2_tbnk0_prot_l1 (l2_tbnk0_prot_l1[3:0]), + .l2_tbnk0_qw_cnt_l1 (l2_tbnk0_qw_cnt_l1[1:0]), + .l2_tbnk0_rd_fail_hazchk_feq_l3 (l2_tbnk0_rd_fail_hazchk_feq_l3), + .l2_tbnk0_rwvic_axi_read_err_l1 (l2_tbnk0_rwvic_axi_read_err_l1), + .l2_tbnk0_rwvic_ccb_ls_xfer_l1 (l2_tbnk0_rwvic_ccb_ls_xfer_l1), + .l2_tbnk0_rwvic_ccb_way_l1 (l2_tbnk0_rwvic_ccb_way_l1[3:0]), + .l2_tbnk0_rwvic_cmo_clean_l1 (l2_tbnk0_rwvic_cmo_clean_l1), + .l2_tbnk0_rwvic_cmo_inv_l1 (l2_tbnk0_rwvic_cmo_inv_l1), + .l2_tbnk0_rwvic_cmo_pou_l1 (l2_tbnk0_rwvic_cmo_pou_l1), + .l2_tbnk0_rwvic_cmo_setway_l1 (l2_tbnk0_rwvic_cmo_setway_l1), + .l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk0_rwvic_cpu_fb_id_l1 (l2_tbnk0_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk0_rwvic_cpu_id_dcd_l1 (l2_tbnk0_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk0_rwvic_feq_cmp_l3_q (l2_tbnk0_rwvic_feq_cmp_l3_q), + .l2_tbnk0_rwvic_frc_l2hit_fwd_l1 (l2_tbnk0_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk0_rwvic_l2hit_e_l1 (l2_tbnk0_rwvic_l2hit_e_l1), + .l2_tbnk0_rwvic_mesi_sh_l1 (l2_tbnk0_rwvic_mesi_sh_l1), + .l2_tbnk0_rwvic_owner_l1 (l2_tbnk0_rwvic_owner_l1[2:0]), + .l2_tbnk0_rwvic_snp_clr_dirty_l1 (l2_tbnk0_rwvic_snp_clr_dirty_l1), + .l2_tbnk0_rwvic_snp_inv_l1 (l2_tbnk0_rwvic_snp_inv_l1), + .l2_tbnk0_rwvic_snp_l1 (l2_tbnk0_rwvic_snp_l1), + .l2_tbnk0_rwvic_type_l1 (l2_tbnk0_rwvic_type_l1[3:0]), + .l2_tbnk0_rwvic_wa_l1 (l2_tbnk0_rwvic_wa_l1), + .l2_tbnk0_sel_l1 (l2_tbnk0_sel_l1[13:0]), + .l2_tbnk0_size_l1 (l2_tbnk0_size_l1[2:0]), + .l2_tbnk0_snp_byp_peq_haz_pending_q (l2_tbnk0_snp_byp_peq_haz_pending_q), + .l2_tbnk0_snp_dvm_cmpl_l1 (l2_tbnk0_snp_dvm_cmpl_l1), + .l2_tbnk0_snp_hit_feq_evict_l4_dly (l2_tbnk0_snp_hit_feq_evict_l4_dly), + .l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk0_sync_l1 (l2_tbnk0_sync_l1), + .l2_tbnk0_type_l1 (l2_tbnk0_type_l1[6:0]), + .l2_tbnk0_ulen_l1 (l2_tbnk0_ulen_l1[1:0]), + .l2_tbnk0_way_l1 (l2_tbnk0_way_l1), + .l2_tbnk0_wr_data_l3a_q (l2_tbnk0_wr_data_l3a_q[127:0]), + .l2_tbnk0_wr_err_l1 (l2_tbnk0_wr_err_l1), + .l2_tbnk0_wr_fail_feq_full_l3 (l2_tbnk0_wr_fail_feq_full_l3), + .l2_tbnk0_wr_fail_hazchk_feq_l3 (l2_tbnk0_wr_fail_hazchk_feq_l3), + .l2_tbnk0_wr_non_crit_id_l1 (l2_tbnk0_wr_non_crit_id_l1[11:0]), + .l2_tbnk0_wr_strb_mask_l3a_q (l2_tbnk0_wr_strb_mask_l3a_q[15:0]), + .l2_tbnk1_addr_l1 (l2_tbnk1_addr_l1[44:0]), + .l2_tbnk1_asq_cmp_evict_l3_q (l2_tbnk1_asq_cmp_evict_l3_q), + .l2_tbnk1_asq_full_flsh (l2_tbnk1_asq_full_flsh), + .l2_tbnk1_asq_nc_so_dev_limit (l2_tbnk1_asq_nc_so_dev_limit), + .l2_tbnk1_cache_attr_l1 (l2_tbnk1_cache_attr_l1[2:0]), + .l2_tbnk1_cfg_ecc_en (l2_tbnk1_cfg_ecc_en), + .l2_tbnk1_cpu0_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu0_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu0_peq_full_q (l2_tbnk1_cpu0_peq_full_q), + .l2_tbnk1_cpu0_peq_hit_q (l2_tbnk1_cpu0_peq_hit_q), + .l2_tbnk1_cpu0_peq_self_evict_l3_q (l2_tbnk1_cpu0_peq_self_evict_l3_q), + .l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu0_snp_hit_e_l3 (l2_tbnk1_cpu0_snp_hit_e_l3), + .l2_tbnk1_cpu0_snp_hit_s_l3 (l2_tbnk1_cpu0_snp_hit_s_l3), + .l2_tbnk1_cpu0_snp_setway_addr_l3 (l2_tbnk1_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu0_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu0_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu1_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu1_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu1_peq_full_q (l2_tbnk1_cpu1_peq_full_q), + .l2_tbnk1_cpu1_peq_hit_q (l2_tbnk1_cpu1_peq_hit_q), + .l2_tbnk1_cpu1_peq_self_evict_l3_q (l2_tbnk1_cpu1_peq_self_evict_l3_q), + .l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu1_snp_hit_e_l3 (l2_tbnk1_cpu1_snp_hit_e_l3), + .l2_tbnk1_cpu1_snp_hit_s_l3 (l2_tbnk1_cpu1_snp_hit_s_l3), + .l2_tbnk1_cpu1_snp_setway_addr_l3 (l2_tbnk1_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu1_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu1_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu2_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu2_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu2_peq_full_q (l2_tbnk1_cpu2_peq_full_q), + .l2_tbnk1_cpu2_peq_hit_q (l2_tbnk1_cpu2_peq_hit_q), + .l2_tbnk1_cpu2_peq_self_evict_l3_q (l2_tbnk1_cpu2_peq_self_evict_l3_q), + .l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu2_snp_hit_e_l3 (l2_tbnk1_cpu2_snp_hit_e_l3), + .l2_tbnk1_cpu2_snp_hit_s_l3 (l2_tbnk1_cpu2_snp_hit_s_l3), + .l2_tbnk1_cpu2_snp_setway_addr_l3 (l2_tbnk1_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu2_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu2_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu3_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu3_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu3_peq_full_q (l2_tbnk1_cpu3_peq_full_q), + .l2_tbnk1_cpu3_peq_hit_q (l2_tbnk1_cpu3_peq_hit_q), + .l2_tbnk1_cpu3_peq_self_evict_l3_q (l2_tbnk1_cpu3_peq_self_evict_l3_q), + .l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu3_snp_hit_e_l3 (l2_tbnk1_cpu3_snp_hit_e_l3), + .l2_tbnk1_cpu3_snp_hit_s_l3 (l2_tbnk1_cpu3_snp_hit_s_l3), + .l2_tbnk1_cpu3_snp_setway_addr_l3 (l2_tbnk1_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu3_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu3_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_dirty_l1 (l2_tbnk1_dirty_l1), + .l2_tbnk1_dis_ns_dbg_arr_acc_x2 (l2_tbnk1_dis_ns_dbg_arr_acc_x2), + .l2_tbnk1_excl_l1 (l2_tbnk1_excl_l1), + .l2_tbnk1_feq_alloc_failed_l4 (l2_tbnk1_feq_alloc_failed_l4), + .l2_tbnk1_feq_axi_wr_vld_not_popped (l2_tbnk1_feq_axi_wr_vld_not_popped), + .l2_tbnk1_feq_frc_incl_l3a (l2_tbnk1_feq_frc_incl_l3a[15:0]), + .l2_tbnk1_feq_kill_l3 (l2_tbnk1_feq_kill_l3), + .l2_tbnk1_feq_last_id_q (l2_tbnk1_feq_last_id_q[4:0]), + .l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk1_feq_tbnk_id_update_or_l3 (l2_tbnk1_feq_tbnk_id_update_or_l3), + .l2_tbnk1_id_l1 (l2_tbnk1_id_l1[9:0]), + .l2_tbnk1_init_req_l1 (l2_tbnk1_init_req_l1), + .l2_tbnk1_kill_l2 (l2_tbnk1_kill_l2), + .l2_tbnk1_l2bb_fake_wr_l1 (l2_tbnk1_l2bb_fake_wr_l1), + .l2_tbnk1_l2bb_wr_l1 (l2_tbnk1_l2bb_wr_l1), + .l2_tbnk1_last_qw_l1 (l2_tbnk1_last_qw_l1), + .l2_tbnk1_lock_l1 (l2_tbnk1_lock_l1[2:0]), + .l2_tbnk1_page_attr_l1 (l2_tbnk1_page_attr_l1[9:0]), + .l2_tbnk1_partial_dw_wr_l1 (l2_tbnk1_partial_dw_wr_l1), + .l2_tbnk1_pf_hazard_l3 (l2_tbnk1_pf_hazard_l3), + .l2_tbnk1_prfm_l1 (l2_tbnk1_prfm_l1), + .l2_tbnk1_prot_l1 (l2_tbnk1_prot_l1[3:0]), + .l2_tbnk1_qw_cnt_l1 (l2_tbnk1_qw_cnt_l1[1:0]), + .l2_tbnk1_rd_fail_hazchk_feq_l3 (l2_tbnk1_rd_fail_hazchk_feq_l3), + .l2_tbnk1_rwvic_axi_read_err_l1 (l2_tbnk1_rwvic_axi_read_err_l1), + .l2_tbnk1_rwvic_ccb_ls_xfer_l1 (l2_tbnk1_rwvic_ccb_ls_xfer_l1), + .l2_tbnk1_rwvic_ccb_way_l1 (l2_tbnk1_rwvic_ccb_way_l1[3:0]), + .l2_tbnk1_rwvic_cmo_clean_l1 (l2_tbnk1_rwvic_cmo_clean_l1), + .l2_tbnk1_rwvic_cmo_inv_l1 (l2_tbnk1_rwvic_cmo_inv_l1), + .l2_tbnk1_rwvic_cmo_pou_l1 (l2_tbnk1_rwvic_cmo_pou_l1), + .l2_tbnk1_rwvic_cmo_setway_l1 (l2_tbnk1_rwvic_cmo_setway_l1), + .l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk1_rwvic_cpu_fb_id_l1 (l2_tbnk1_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk1_rwvic_cpu_id_dcd_l1 (l2_tbnk1_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk1_rwvic_feq_cmp_l3_q (l2_tbnk1_rwvic_feq_cmp_l3_q), + .l2_tbnk1_rwvic_frc_l2hit_fwd_l1 (l2_tbnk1_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk1_rwvic_l2hit_e_l1 (l2_tbnk1_rwvic_l2hit_e_l1), + .l2_tbnk1_rwvic_mesi_sh_l1 (l2_tbnk1_rwvic_mesi_sh_l1), + .l2_tbnk1_rwvic_owner_l1 (l2_tbnk1_rwvic_owner_l1[2:0]), + .l2_tbnk1_rwvic_snp_clr_dirty_l1 (l2_tbnk1_rwvic_snp_clr_dirty_l1), + .l2_tbnk1_rwvic_snp_inv_l1 (l2_tbnk1_rwvic_snp_inv_l1), + .l2_tbnk1_rwvic_snp_l1 (l2_tbnk1_rwvic_snp_l1), + .l2_tbnk1_rwvic_type_l1 (l2_tbnk1_rwvic_type_l1[3:0]), + .l2_tbnk1_rwvic_wa_l1 (l2_tbnk1_rwvic_wa_l1), + .l2_tbnk1_sel_l1 (l2_tbnk1_sel_l1[13:0]), + .l2_tbnk1_size_l1 (l2_tbnk1_size_l1[2:0]), + .l2_tbnk1_snp_byp_peq_haz_pending_q (l2_tbnk1_snp_byp_peq_haz_pending_q), + .l2_tbnk1_snp_dvm_cmpl_l1 (l2_tbnk1_snp_dvm_cmpl_l1), + .l2_tbnk1_snp_hit_feq_evict_l4_dly (l2_tbnk1_snp_hit_feq_evict_l4_dly), + .l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk1_sync_l1 (l2_tbnk1_sync_l1), + .l2_tbnk1_type_l1 (l2_tbnk1_type_l1[6:0]), + .l2_tbnk1_ulen_l1 (l2_tbnk1_ulen_l1[1:0]), + .l2_tbnk1_way_l1 (l2_tbnk1_way_l1), + .l2_tbnk1_wr_data_l3a_q (l2_tbnk1_wr_data_l3a_q[127:0]), + .l2_tbnk1_wr_err_l1 (l2_tbnk1_wr_err_l1), + .l2_tbnk1_wr_fail_feq_full_l3 (l2_tbnk1_wr_fail_feq_full_l3), + .l2_tbnk1_wr_fail_hazchk_feq_l3 (l2_tbnk1_wr_fail_hazchk_feq_l3), + .l2_tbnk1_wr_non_crit_id_l1 (l2_tbnk1_wr_non_crit_id_l1[11:0]), + .l2_tbnk1_wr_strb_mask_l3a_q (l2_tbnk1_wr_strb_mask_l3a_q[15:0]), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .nEXTERRIRQ (nEXTERRIRQ), + .nINTERRIRQ (nINTERRIRQ), + + // inputs + .ACADDRM (ACADDRM[43:0]), + .ACLKENM (ACLKENM), + .ACLKENS (ACLKENS), + .ACPROTM (ACPROTM[2:0]), + .ACSNOOPM (ACSNOOPM[3:0]), + .ACVALIDM (ACVALIDM), + .ARADDRS (ARADDRS[43:0]), + .ARCACHES (ARCACHES[3:0]), + .ARIDS (ARIDS[4:0]), + .ARLENS (ARLENS[7:0]), + .ARPROTS (ARPROTS[2:0]), + .ARREADYM (ARREADYM), + .ARUSERS (ARUSERS[1:0]), + .ARVALIDS (ARVALIDS), + .AWADDRS (AWADDRS[43:0]), + .AWCACHES (AWCACHES[3:0]), + .AWIDS (AWIDS[4:0]), + .AWLENS (AWLENS[7:0]), + .AWPROTS (AWPROTS[2:0]), + .AWREADYM (AWREADYM), + .AWUSERS (AWUSERS[1:0]), + .AWVALIDS (AWVALIDS), + .BIDM (BIDM[6:0]), + .BREADYS (BREADYS), + .BRESPM (BRESPM[1:0]), + .BROADCASTCACHEMAINT (BROADCASTCACHEMAINT), + .BROADCASTINNER (BROADCASTINNER), + .BROADCASTOUTER (BROADCASTOUTER), + .BVALIDM (BVALIDM), + .CDREADYM (CDREADYM), + .CRREADYM (CRREADYM), + .DBGL1RSTDISABLE (DBGL1RSTDISABLE), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .L2FLUSHREQ (L2FLUSHREQ), + .L2QREQn (L2QREQn), + .L2RSTDISABLE (L2RSTDISABLE), + .MBISTREQ (MBISTREQ), + .PERIPHBASE (PERIPHBASE[43:18]), + .RDATAM (RDATAM[127:0]), + .RIDM (RIDM[6:0]), + .RLASTM (RLASTM), + .RREADYS (RREADYS), + .RRESPM (RRESPM[3:0]), + .RVALIDM (RVALIDM), + .STANDBYWFIL2 (STANDBYWFIL2), + .SYSBARDISABLE (SYSBARDISABLE), + .WDATAS (WDATAS[127:0]), + .WLASTS (WLASTS), + .WREADYM (WREADYM), + .WSTRBS (WSTRBS[15:0]), + .WVALIDS (WVALIDS), + .ck_cpu0_l2_standbywfi (ck_cpu0_l2_standbywfi), + .ck_cpu0_l2_standbywfx (ck_cpu0_l2_standbywfx), + .ck_cpu1_l2_standbywfi (ck_cpu1_l2_standbywfi), + .ck_cpu1_l2_standbywfx (ck_cpu1_l2_standbywfx), + .ck_cpu2_l2_standbywfi (ck_cpu2_l2_standbywfi), + .ck_cpu2_l2_standbywfx (ck_cpu2_l2_standbywfx), + .ck_cpu3_l2_standbywfi (ck_cpu3_l2_standbywfi), + .ck_cpu3_l2_standbywfx (ck_cpu3_l2_standbywfx), + .ck_gclkfr (ck_gclkfr), + .ck_gclkl2 (ck_gclkl2), + .ck_l2_ace_inactive (ck_l2_ace_inactive), + .ck_l2_acp_inactive (ck_l2_acp_inactive), + .ck_l2_sky_link_deactivate (ck_l2_sky_link_deactivate), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ic_cpu0_l2_dsb_block (ic_cpu0_l2_dsb_block), + .ic_cpu0_spr_rd_data (ic_cpu0_spr_rd_data[63:0]), + .ic_cpu1_l2_dsb_block (ic_cpu1_l2_dsb_block), + .ic_cpu1_spr_rd_data (ic_cpu1_spr_rd_data[63:0]), + .ic_cpu2_l2_dsb_block (ic_cpu2_l2_dsb_block), + .ic_cpu2_spr_rd_data (ic_cpu2_spr_rd_data[63:0]), + .ic_cpu3_l2_dsb_block (ic_cpu3_l2_dsb_block), + .ic_cpu3_spr_rd_data (ic_cpu3_spr_rd_data[63:0]), + .ic_p_rdata (ic_p_rdata[31:0]), + .ic_p_rdata_valid (ic_p_rdata_valid), + .ic_p_ready (ic_p_ready), + .l2_cpu0_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu0_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu0_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu0_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu0_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu0_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu0_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu0_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu0_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu0_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu0_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu0_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu0_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu0_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu0_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu0_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu0_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu0_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu0_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu0_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu0_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu0_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu0_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu0_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu0_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu0_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu0_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu0_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu0_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu0_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu0_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu0_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu0_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu0_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu0_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu0_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu0_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu0_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu0_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu0_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu0_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu0_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu0_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu0_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu0_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu0_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu0_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu0_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu0_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu0_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu0_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu0_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu0_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu0_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu0_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu0_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu0_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu0_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu0_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu0_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu0_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu0_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu0_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu0_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu0_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu0_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu0_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu0_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu0_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu0_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu0_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu0_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu0_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu0_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu0_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu0_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu0_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu0_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu1_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu1_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu1_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu1_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu1_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu1_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu1_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu1_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu1_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu1_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu1_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu1_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu1_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu1_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu1_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu1_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu1_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu1_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu1_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu1_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu1_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu1_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu1_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu1_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu1_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu1_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu1_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu1_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu1_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu1_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu1_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu1_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu1_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu1_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu1_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu1_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu1_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu1_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu1_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu1_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu1_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu1_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu1_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu1_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu1_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu1_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu1_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu1_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu1_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu1_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu1_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu1_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu1_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu1_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu1_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu1_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu1_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu1_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu1_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu1_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu1_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu1_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu1_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu1_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu1_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu1_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu1_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu1_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu1_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu1_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu1_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu1_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu1_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu1_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu1_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu1_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu1_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu1_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu2_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu2_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu2_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu2_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu2_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu2_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu2_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu2_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu2_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu2_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu2_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu2_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu2_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu2_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu2_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu2_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu2_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu2_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu2_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu2_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu2_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu2_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu2_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu2_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu2_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu2_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu2_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu2_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu2_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu2_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu2_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu2_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu2_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu2_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu2_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu2_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu2_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu2_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu2_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu2_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu2_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu2_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu2_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu2_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu2_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu2_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu2_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu2_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu2_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu2_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu2_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu2_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu2_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu2_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu2_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu2_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu2_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu2_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu2_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu2_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu2_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu2_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu2_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu2_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu2_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu2_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu2_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu2_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu2_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu2_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu2_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu2_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu2_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu2_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu2_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu2_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu2_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu2_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu3_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu3_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu3_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu3_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu3_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu3_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu3_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu3_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu3_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu3_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu3_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu3_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu3_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu3_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu3_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu3_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu3_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu3_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu3_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu3_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu3_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu3_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu3_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu3_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu3_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu3_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu3_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu3_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu3_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu3_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu3_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu3_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu3_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu3_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu3_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu3_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu3_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu3_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu3_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu3_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu3_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu3_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu3_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu3_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu3_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu3_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu3_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu3_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu3_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu3_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu3_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu3_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu3_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu3_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu3_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu3_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu3_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu3_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu3_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu3_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu3_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu3_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu3_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu3_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu3_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu3_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu3_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu3_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu3_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu3_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu3_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu3_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu3_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu3_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu3_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu3_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu3_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu3_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .l2_mbist2_tbnk0_addr_b1 (l2_mbist2_tbnk0_addr_b1[16:0]), + .l2_mbist2_tbnk0_all_b1 (l2_mbist2_tbnk0_all_b1), + .l2_mbist2_tbnk0_array_b1 (l2_mbist2_tbnk0_array_b1[2:0]), + .l2_mbist2_tbnk0_be_b1 (l2_mbist2_tbnk0_be_b1[17:0]), + .l2_mbist2_tbnk0_en_b1 (l2_mbist2_tbnk0_en_b1), + .l2_mbist2_tbnk0_indata_b1 (l2_mbist2_tbnk0_indata_b1[143:0]), + .l2_mbist2_tbnk0_outdata_b3 (l2_mbist2_tbnk0_outdata_b3[143:0]), + .l2_mbist2_tbnk0_sel_b1 (l2_mbist2_tbnk0_sel_b1), + .l2_mbist2_tbnk0_snp0_sel_b1 (l2_mbist2_tbnk0_snp0_sel_b1), + .l2_mbist2_tbnk0_snp1_sel_b1 (l2_mbist2_tbnk0_snp1_sel_b1), + .l2_mbist2_tbnk0_snp2_sel_b1 (l2_mbist2_tbnk0_snp2_sel_b1), + .l2_mbist2_tbnk0_snp3_sel_b1 (l2_mbist2_tbnk0_snp3_sel_b1), + .l2_mbist2_tbnk0_wr_en_b1 (l2_mbist2_tbnk0_wr_en_b1), + .l2_mbist2_tbnk1_addr_b1 (l2_mbist2_tbnk1_addr_b1[16:0]), + .l2_mbist2_tbnk1_all_b1 (l2_mbist2_tbnk1_all_b1), + .l2_mbist2_tbnk1_array_b1 (l2_mbist2_tbnk1_array_b1[2:0]), + .l2_mbist2_tbnk1_be_b1 (l2_mbist2_tbnk1_be_b1[17:0]), + .l2_mbist2_tbnk1_en_b1 (l2_mbist2_tbnk1_en_b1), + .l2_mbist2_tbnk1_indata_b1 (l2_mbist2_tbnk1_indata_b1[143:0]), + .l2_mbist2_tbnk1_outdata_b3 (l2_mbist2_tbnk1_outdata_b3[143:0]), + .l2_mbist2_tbnk1_sel_b1 (l2_mbist2_tbnk1_sel_b1), + .l2_mbist2_tbnk1_snp0_sel_b1 (l2_mbist2_tbnk1_snp0_sel_b1), + .l2_mbist2_tbnk1_snp1_sel_b1 (l2_mbist2_tbnk1_snp1_sel_b1), + .l2_mbist2_tbnk1_snp2_sel_b1 (l2_mbist2_tbnk1_snp2_sel_b1), + .l2_mbist2_tbnk1_snp3_sel_b1 (l2_mbist2_tbnk1_snp3_sel_b1), + .l2_mbist2_tbnk1_wr_en_b1 (l2_mbist2_tbnk1_wr_en_b1), + .l2_tbnk0_addr44_l3_q (l2_tbnk0_addr44_l3_q), + .l2_tbnk0_addr_l6 (l2_tbnk0_addr_l6[5:2]), + .l2_tbnk0_all_tag_incl_active_l3 (l2_tbnk0_all_tag_incl_active_l3), + .l2_tbnk0_cmo_setway_l2_inv_incl_l4 (l2_tbnk0_cmo_setway_l2_inv_incl_l4), + .l2_tbnk0_cpu0_ccb_xfer_l4_dly2 (l2_tbnk0_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu0_hit_l4 (l2_tbnk0_cpu0_hit_l4), + .l2_tbnk0_cpu0_l2_inv_l4_dly2 (l2_tbnk0_cpu0_l2_inv_l4_dly2), + .l2_tbnk0_cpu0_l2hit_e_l4 (l2_tbnk0_cpu0_l2hit_e_l4), + .l2_tbnk0_cpu0_l2hit_s_l4 (l2_tbnk0_cpu0_l2hit_s_l4), + .l2_tbnk0_cpu0_rd_access_l4_dly (l2_tbnk0_cpu0_rd_access_l4_dly), + .l2_tbnk0_cpu0_self_evict_l4_dly_q (l2_tbnk0_cpu0_self_evict_l4_dly_q), + .l2_tbnk0_cpu0_single_ecc_err_l7_q (l2_tbnk0_cpu0_single_ecc_err_l7_q), + .l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu0_vld_nxt_l5 (l2_tbnk0_cpu0_vld_nxt_l5), + .l2_tbnk0_cpu0_wr_access_l4_dly (l2_tbnk0_cpu0_wr_access_l4_dly), + .l2_tbnk0_cpu1_ccb_xfer_l4_dly2 (l2_tbnk0_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu1_hit_l4 (l2_tbnk0_cpu1_hit_l4), + .l2_tbnk0_cpu1_l2_inv_l4_dly2 (l2_tbnk0_cpu1_l2_inv_l4_dly2), + .l2_tbnk0_cpu1_l2hit_e_l4 (l2_tbnk0_cpu1_l2hit_e_l4), + .l2_tbnk0_cpu1_l2hit_s_l4 (l2_tbnk0_cpu1_l2hit_s_l4), + .l2_tbnk0_cpu1_rd_access_l4_dly (l2_tbnk0_cpu1_rd_access_l4_dly), + .l2_tbnk0_cpu1_self_evict_l4_dly_q (l2_tbnk0_cpu1_self_evict_l4_dly_q), + .l2_tbnk0_cpu1_single_ecc_err_l7_q (l2_tbnk0_cpu1_single_ecc_err_l7_q), + .l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu1_vld_nxt_l5 (l2_tbnk0_cpu1_vld_nxt_l5), + .l2_tbnk0_cpu1_wr_access_l4_dly (l2_tbnk0_cpu1_wr_access_l4_dly), + .l2_tbnk0_cpu2_ccb_xfer_l4_dly2 (l2_tbnk0_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu2_hit_l4 (l2_tbnk0_cpu2_hit_l4), + .l2_tbnk0_cpu2_l2_inv_l4_dly2 (l2_tbnk0_cpu2_l2_inv_l4_dly2), + .l2_tbnk0_cpu2_l2hit_e_l4 (l2_tbnk0_cpu2_l2hit_e_l4), + .l2_tbnk0_cpu2_l2hit_s_l4 (l2_tbnk0_cpu2_l2hit_s_l4), + .l2_tbnk0_cpu2_rd_access_l4_dly (l2_tbnk0_cpu2_rd_access_l4_dly), + .l2_tbnk0_cpu2_self_evict_l4_dly_q (l2_tbnk0_cpu2_self_evict_l4_dly_q), + .l2_tbnk0_cpu2_single_ecc_err_l7_q (l2_tbnk0_cpu2_single_ecc_err_l7_q), + .l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu2_vld_nxt_l5 (l2_tbnk0_cpu2_vld_nxt_l5), + .l2_tbnk0_cpu2_wr_access_l4_dly (l2_tbnk0_cpu2_wr_access_l4_dly), + .l2_tbnk0_cpu3_ccb_xfer_l4_dly2 (l2_tbnk0_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu3_hit_l4 (l2_tbnk0_cpu3_hit_l4), + .l2_tbnk0_cpu3_l2_inv_l4_dly2 (l2_tbnk0_cpu3_l2_inv_l4_dly2), + .l2_tbnk0_cpu3_l2hit_e_l4 (l2_tbnk0_cpu3_l2hit_e_l4), + .l2_tbnk0_cpu3_l2hit_s_l4 (l2_tbnk0_cpu3_l2hit_s_l4), + .l2_tbnk0_cpu3_rd_access_l4_dly (l2_tbnk0_cpu3_rd_access_l4_dly), + .l2_tbnk0_cpu3_self_evict_l4_dly_q (l2_tbnk0_cpu3_self_evict_l4_dly_q), + .l2_tbnk0_cpu3_single_ecc_err_l7_q (l2_tbnk0_cpu3_single_ecc_err_l7_q), + .l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu3_vld_nxt_l5 (l2_tbnk0_cpu3_vld_nxt_l5), + .l2_tbnk0_cpu3_wr_access_l4_dly (l2_tbnk0_cpu3_wr_access_l4_dly), + .l2_tbnk0_cpu_rvalid_init_nxt_l5 (l2_tbnk0_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk0_cpu_rvalid_nxt_l5 (l2_tbnk0_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk0_cpu_snp_hit_e_l4_q (l2_tbnk0_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk0_crit_qw_nxt_l5 (l2_tbnk0_crit_qw_nxt_l5), + .l2_tbnk0_data_corrected_l7_q (l2_tbnk0_data_corrected_l7_q[143:0]), + .l2_tbnk0_data_l6 (l2_tbnk0_data_l6[127:0]), + .l2_tbnk0_dbg_ram_acc_l5a (l2_tbnk0_dbg_ram_acc_l5a), + .l2_tbnk0_dbg_ram_acc_unit_nxt (l2_tbnk0_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk0_dbg_ram_id_nxt_l5 (l2_tbnk0_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk0_dirty_l3_q (l2_tbnk0_dirty_l3_q), + .l2_tbnk0_double_ecc_err_l7_q (l2_tbnk0_double_ecc_err_l7_q), + .l2_tbnk0_early_rvalid_l4_q (l2_tbnk0_early_rvalid_l4_q), + .l2_tbnk0_ecc_fixup_blk_arb (l2_tbnk0_ecc_fixup_blk_arb), + .l2_tbnk0_ecc_fixup_inprog_dly_q (l2_tbnk0_ecc_fixup_inprog_dly_q), + .l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk0_ecc_syndrome_reg_q (l2_tbnk0_ecc_syndrome_reg_q[31:0]), + .l2_tbnk0_evict_special_hazard_l3_q (l2_tbnk0_evict_special_hazard_l3_q), + .l2_tbnk0_evict_special_hazard_rwvic_l3_q (l2_tbnk0_evict_special_hazard_rwvic_l3_q), + .l2_tbnk0_excl_l4_q (l2_tbnk0_excl_l4_q), + .l2_tbnk0_feq_addr_upd (l2_tbnk0_feq_addr_upd[44:6]), + .l2_tbnk0_feq_clr_l4 (l2_tbnk0_feq_clr_l4), + .l2_tbnk0_full_miss_l4_q (l2_tbnk0_full_miss_l4_q), + .l2_tbnk0_hit_l4 (l2_tbnk0_hit_l4), + .l2_tbnk0_hit_l7_q (l2_tbnk0_hit_l7_q), + .l2_tbnk0_hit_way_l4_q (l2_tbnk0_hit_way_l4_q[3:0]), + .l2_tbnk0_id_l6_q (l2_tbnk0_id_l6_q[9:0]), + .l2_tbnk0_id_nxt_l5 (l2_tbnk0_id_nxt_l5[9:0]), + .l2_tbnk0_idle (l2_tbnk0_idle), + .l2_tbnk0_l2hit_e_l4 (l2_tbnk0_l2hit_e_l4), + .l2_tbnk0_l2hit_s_l4 (l2_tbnk0_l2hit_s_l4), + .l2_tbnk0_l2v_s_q (l2_tbnk0_l2v_s_q), + .l2_tbnk0_l2v_vld_q (l2_tbnk0_l2v_vld_q), + .l2_tbnk0_last_qw_l6_q (l2_tbnk0_last_qw_l6_q), + .l2_tbnk0_last_qw_nxt_l5 (l2_tbnk0_last_qw_nxt_l5), + .l2_tbnk0_lock_l4 (l2_tbnk0_lock_l4[2:0]), + .l2_tbnk0_merrsr_data (l2_tbnk0_merrsr_data[32:0]), + .l2_tbnk0_pf_cnt_dec_l4_dly (l2_tbnk0_pf_cnt_dec_l4_dly), + .l2_tbnk0_pf_req_sel_for_fwd_l4 (l2_tbnk0_pf_req_sel_for_fwd_l4), + .l2_tbnk0_prfm_nxt_l5 (l2_tbnk0_prfm_nxt_l5), + .l2_tbnk0_prot_l4_q (l2_tbnk0_prot_l4_q[3:0]), + .l2_tbnk0_qw_cnt_l3_q (l2_tbnk0_qw_cnt_l3_q[1:0]), + .l2_tbnk0_raw_hit_l4_q (l2_tbnk0_raw_hit_l4_q), + .l2_tbnk0_rbufid_nxt_l5 (l2_tbnk0_rbufid_nxt_l5[2:0]), + .l2_tbnk0_rd_en_nxt_l5 (l2_tbnk0_rd_en_nxt_l5), + .l2_tbnk0_rwvic_axi_read_err_l3_q (l2_tbnk0_rwvic_axi_read_err_l3_q), + .l2_tbnk0_rwvic_ccb_dirty_l6_q (l2_tbnk0_rwvic_ccb_dirty_l6_q), + .l2_tbnk0_rwvic_ccb_ls_xfer_l3_q (l2_tbnk0_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk0_rwvic_ccb_ls_xfer_l6_q (l2_tbnk0_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk0_rwvic_cmo_inv_l7_q (l2_tbnk0_rwvic_cmo_inv_l7_q), + .l2_tbnk0_rwvic_cmo_l7_q (l2_tbnk0_rwvic_cmo_l7_q), + .l2_tbnk0_rwvic_cmo_pou_l6_q (l2_tbnk0_rwvic_cmo_pou_l6_q), + .l2_tbnk0_rwvic_cmo_setway_ls_l6_q (l2_tbnk0_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk0_rwvic_ddi_l6_q (l2_tbnk0_rwvic_ddi_l6_q), + .l2_tbnk0_rwvic_l2hit_e_l3_q (l2_tbnk0_rwvic_l2hit_e_l3_q), + .l2_tbnk0_rwvic_l2hit_e_l7_q (l2_tbnk0_rwvic_l2hit_e_l7_q), + .l2_tbnk0_rwvic_l2v_dirty_l7_q (l2_tbnk0_rwvic_l2v_dirty_l7_q), + .l2_tbnk0_rwvic_l2v_page_attr_l7_q (l2_tbnk0_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk0_rwvic_l2v_vld_l6_q (l2_tbnk0_rwvic_l2v_vld_l6_q), + .l2_tbnk0_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk0_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk0_rwvic_owner_l7_q (l2_tbnk0_rwvic_owner_l7_q[2:0]), + .l2_tbnk0_rwvic_rd_type_l6_q (l2_tbnk0_rwvic_rd_type_l6_q), + .l2_tbnk0_rwvic_snp_l3_q (l2_tbnk0_rwvic_snp_l3_q), + .l2_tbnk0_rwvic_snp_l6_q (l2_tbnk0_rwvic_snp_l6_q), + .l2_tbnk0_rwvic_tag_wr_l0 (l2_tbnk0_rwvic_tag_wr_l0), + .l2_tbnk0_rwvic_wa_l6_q (l2_tbnk0_rwvic_wa_l6_q), + .l2_tbnk0_size_l4_q (l2_tbnk0_size_l4_q[2:0]), + .l2_tbnk0_snp_hit_e_l4_q (l2_tbnk0_snp_hit_e_l4_q), + .l2_tbnk0_snp_hit_s_l4_q (l2_tbnk0_snp_hit_s_l4_q), + .l2_tbnk0_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk0_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk0_snp_tag_wr_l2_hit_state_l1 (l2_tbnk0_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk0_snp_tag_wr_l2_hit_way_l1 (l2_tbnk0_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk0_special_evict_hazard_l3 (l2_tbnk0_special_evict_hazard_l3), + .l2_tbnk0_special_hazard_l3_q (l2_tbnk0_special_hazard_l3_q), + .l2_tbnk0_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk0_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk0_tag_ecc_err_cpu0_l4 (l2_tbnk0_tag_ecc_err_cpu0_l4), + .l2_tbnk0_tag_ecc_err_cpu1_l4 (l2_tbnk0_tag_ecc_err_cpu1_l4), + .l2_tbnk0_tag_ecc_err_cpu2_l4 (l2_tbnk0_tag_ecc_err_cpu2_l4), + .l2_tbnk0_tag_ecc_err_cpu3_l4 (l2_tbnk0_tag_ecc_err_cpu3_l4), + .l2_tbnk0_tag_ecc_err_l4 (l2_tbnk0_tag_ecc_err_l4), + .l2_tbnk0_ulen_l4_q (l2_tbnk0_ulen_l4_q[1:0]), + .l2_tbnk0_vld_init_l6_q (l2_tbnk0_vld_init_l6_q), + .l2_tbnk0_vld_l6_q (l2_tbnk0_vld_l6_q), + .l2_tbnk0_way_l4_q (l2_tbnk0_way_l4_q), + .l2_tbnk0_way_nxt_l3a (l2_tbnk0_way_nxt_l3a), + .l2_tbnk0_wr_data_l3 (l2_tbnk0_wr_data_l3[143:0]), + .l2_tbnk0_wr_data_l4_en (l2_tbnk0_wr_data_l4_en), + .l2_tbnk0_wr_non_crit_id_l4_q (l2_tbnk0_wr_non_crit_id_l4_q[11:0]), + .l2_tbnk1_addr44_l3_q (l2_tbnk1_addr44_l3_q), + .l2_tbnk1_addr_l6 (l2_tbnk1_addr_l6[5:2]), + .l2_tbnk1_all_tag_incl_active_l3 (l2_tbnk1_all_tag_incl_active_l3), + .l2_tbnk1_cmo_setway_l2_inv_incl_l4 (l2_tbnk1_cmo_setway_l2_inv_incl_l4), + .l2_tbnk1_cpu0_ccb_xfer_l4_dly2 (l2_tbnk1_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu0_hit_l4 (l2_tbnk1_cpu0_hit_l4), + .l2_tbnk1_cpu0_l2_inv_l4_dly2 (l2_tbnk1_cpu0_l2_inv_l4_dly2), + .l2_tbnk1_cpu0_l2hit_e_l4 (l2_tbnk1_cpu0_l2hit_e_l4), + .l2_tbnk1_cpu0_l2hit_s_l4 (l2_tbnk1_cpu0_l2hit_s_l4), + .l2_tbnk1_cpu0_rd_access_l4_dly (l2_tbnk1_cpu0_rd_access_l4_dly), + .l2_tbnk1_cpu0_self_evict_l4_dly_q (l2_tbnk1_cpu0_self_evict_l4_dly_q), + .l2_tbnk1_cpu0_single_ecc_err_l7_q (l2_tbnk1_cpu0_single_ecc_err_l7_q), + .l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu0_vld_nxt_l5 (l2_tbnk1_cpu0_vld_nxt_l5), + .l2_tbnk1_cpu0_wr_access_l4_dly (l2_tbnk1_cpu0_wr_access_l4_dly), + .l2_tbnk1_cpu1_ccb_xfer_l4_dly2 (l2_tbnk1_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu1_hit_l4 (l2_tbnk1_cpu1_hit_l4), + .l2_tbnk1_cpu1_l2_inv_l4_dly2 (l2_tbnk1_cpu1_l2_inv_l4_dly2), + .l2_tbnk1_cpu1_l2hit_e_l4 (l2_tbnk1_cpu1_l2hit_e_l4), + .l2_tbnk1_cpu1_l2hit_s_l4 (l2_tbnk1_cpu1_l2hit_s_l4), + .l2_tbnk1_cpu1_rd_access_l4_dly (l2_tbnk1_cpu1_rd_access_l4_dly), + .l2_tbnk1_cpu1_self_evict_l4_dly_q (l2_tbnk1_cpu1_self_evict_l4_dly_q), + .l2_tbnk1_cpu1_single_ecc_err_l7_q (l2_tbnk1_cpu1_single_ecc_err_l7_q), + .l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu1_vld_nxt_l5 (l2_tbnk1_cpu1_vld_nxt_l5), + .l2_tbnk1_cpu1_wr_access_l4_dly (l2_tbnk1_cpu1_wr_access_l4_dly), + .l2_tbnk1_cpu2_ccb_xfer_l4_dly2 (l2_tbnk1_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu2_hit_l4 (l2_tbnk1_cpu2_hit_l4), + .l2_tbnk1_cpu2_l2_inv_l4_dly2 (l2_tbnk1_cpu2_l2_inv_l4_dly2), + .l2_tbnk1_cpu2_l2hit_e_l4 (l2_tbnk1_cpu2_l2hit_e_l4), + .l2_tbnk1_cpu2_l2hit_s_l4 (l2_tbnk1_cpu2_l2hit_s_l4), + .l2_tbnk1_cpu2_rd_access_l4_dly (l2_tbnk1_cpu2_rd_access_l4_dly), + .l2_tbnk1_cpu2_self_evict_l4_dly_q (l2_tbnk1_cpu2_self_evict_l4_dly_q), + .l2_tbnk1_cpu2_single_ecc_err_l7_q (l2_tbnk1_cpu2_single_ecc_err_l7_q), + .l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu2_vld_nxt_l5 (l2_tbnk1_cpu2_vld_nxt_l5), + .l2_tbnk1_cpu2_wr_access_l4_dly (l2_tbnk1_cpu2_wr_access_l4_dly), + .l2_tbnk1_cpu3_ccb_xfer_l4_dly2 (l2_tbnk1_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu3_hit_l4 (l2_tbnk1_cpu3_hit_l4), + .l2_tbnk1_cpu3_l2_inv_l4_dly2 (l2_tbnk1_cpu3_l2_inv_l4_dly2), + .l2_tbnk1_cpu3_l2hit_e_l4 (l2_tbnk1_cpu3_l2hit_e_l4), + .l2_tbnk1_cpu3_l2hit_s_l4 (l2_tbnk1_cpu3_l2hit_s_l4), + .l2_tbnk1_cpu3_rd_access_l4_dly (l2_tbnk1_cpu3_rd_access_l4_dly), + .l2_tbnk1_cpu3_self_evict_l4_dly_q (l2_tbnk1_cpu3_self_evict_l4_dly_q), + .l2_tbnk1_cpu3_single_ecc_err_l7_q (l2_tbnk1_cpu3_single_ecc_err_l7_q), + .l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu3_vld_nxt_l5 (l2_tbnk1_cpu3_vld_nxt_l5), + .l2_tbnk1_cpu3_wr_access_l4_dly (l2_tbnk1_cpu3_wr_access_l4_dly), + .l2_tbnk1_cpu_rvalid_init_nxt_l5 (l2_tbnk1_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk1_cpu_rvalid_nxt_l5 (l2_tbnk1_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk1_cpu_snp_hit_e_l4_q (l2_tbnk1_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk1_crit_qw_nxt_l5 (l2_tbnk1_crit_qw_nxt_l5), + .l2_tbnk1_data_corrected_l7_q (l2_tbnk1_data_corrected_l7_q[143:0]), + .l2_tbnk1_data_l6 (l2_tbnk1_data_l6[127:0]), + .l2_tbnk1_dbg_ram_acc_l5a (l2_tbnk1_dbg_ram_acc_l5a), + .l2_tbnk1_dbg_ram_acc_unit_nxt (l2_tbnk1_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk1_dbg_ram_id_nxt_l5 (l2_tbnk1_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk1_dirty_l3_q (l2_tbnk1_dirty_l3_q), + .l2_tbnk1_double_ecc_err_l7_q (l2_tbnk1_double_ecc_err_l7_q), + .l2_tbnk1_early_rvalid_l4_q (l2_tbnk1_early_rvalid_l4_q), + .l2_tbnk1_ecc_fixup_blk_arb (l2_tbnk1_ecc_fixup_blk_arb), + .l2_tbnk1_ecc_fixup_inprog_dly_q (l2_tbnk1_ecc_fixup_inprog_dly_q), + .l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk1_ecc_syndrome_reg_q (l2_tbnk1_ecc_syndrome_reg_q[31:0]), + .l2_tbnk1_evict_special_hazard_l3_q (l2_tbnk1_evict_special_hazard_l3_q), + .l2_tbnk1_evict_special_hazard_rwvic_l3_q (l2_tbnk1_evict_special_hazard_rwvic_l3_q), + .l2_tbnk1_excl_l4_q (l2_tbnk1_excl_l4_q), + .l2_tbnk1_feq_addr_upd (l2_tbnk1_feq_addr_upd[44:6]), + .l2_tbnk1_feq_clr_l4 (l2_tbnk1_feq_clr_l4), + .l2_tbnk1_full_miss_l4_q (l2_tbnk1_full_miss_l4_q), + .l2_tbnk1_hit_l4 (l2_tbnk1_hit_l4), + .l2_tbnk1_hit_l7_q (l2_tbnk1_hit_l7_q), + .l2_tbnk1_hit_way_l4_q (l2_tbnk1_hit_way_l4_q[3:0]), + .l2_tbnk1_id_l6_q (l2_tbnk1_id_l6_q[9:0]), + .l2_tbnk1_id_nxt_l5 (l2_tbnk1_id_nxt_l5[9:0]), + .l2_tbnk1_idle (l2_tbnk1_idle), + .l2_tbnk1_l2hit_e_l4 (l2_tbnk1_l2hit_e_l4), + .l2_tbnk1_l2hit_s_l4 (l2_tbnk1_l2hit_s_l4), + .l2_tbnk1_l2v_s_q (l2_tbnk1_l2v_s_q), + .l2_tbnk1_l2v_vld_q (l2_tbnk1_l2v_vld_q), + .l2_tbnk1_last_qw_l6_q (l2_tbnk1_last_qw_l6_q), + .l2_tbnk1_last_qw_nxt_l5 (l2_tbnk1_last_qw_nxt_l5), + .l2_tbnk1_lock_l4 (l2_tbnk1_lock_l4[2:0]), + .l2_tbnk1_merrsr_data (l2_tbnk1_merrsr_data[32:0]), + .l2_tbnk1_pf_cnt_dec_l4_dly (l2_tbnk1_pf_cnt_dec_l4_dly), + .l2_tbnk1_pf_req_sel_for_fwd_l4 (l2_tbnk1_pf_req_sel_for_fwd_l4), + .l2_tbnk1_prfm_nxt_l5 (l2_tbnk1_prfm_nxt_l5), + .l2_tbnk1_prot_l4_q (l2_tbnk1_prot_l4_q[3:0]), + .l2_tbnk1_qw_cnt_l3_q (l2_tbnk1_qw_cnt_l3_q[1:0]), + .l2_tbnk1_raw_hit_l4_q (l2_tbnk1_raw_hit_l4_q), + .l2_tbnk1_rbufid_nxt_l5 (l2_tbnk1_rbufid_nxt_l5[2:0]), + .l2_tbnk1_rd_en_nxt_l5 (l2_tbnk1_rd_en_nxt_l5), + .l2_tbnk1_rwvic_axi_read_err_l3_q (l2_tbnk1_rwvic_axi_read_err_l3_q), + .l2_tbnk1_rwvic_ccb_dirty_l6_q (l2_tbnk1_rwvic_ccb_dirty_l6_q), + .l2_tbnk1_rwvic_ccb_ls_xfer_l3_q (l2_tbnk1_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk1_rwvic_ccb_ls_xfer_l6_q (l2_tbnk1_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk1_rwvic_cmo_inv_l7_q (l2_tbnk1_rwvic_cmo_inv_l7_q), + .l2_tbnk1_rwvic_cmo_l7_q (l2_tbnk1_rwvic_cmo_l7_q), + .l2_tbnk1_rwvic_cmo_pou_l6_q (l2_tbnk1_rwvic_cmo_pou_l6_q), + .l2_tbnk1_rwvic_cmo_setway_ls_l6_q (l2_tbnk1_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk1_rwvic_ddi_l6_q (l2_tbnk1_rwvic_ddi_l6_q), + .l2_tbnk1_rwvic_l2hit_e_l3_q (l2_tbnk1_rwvic_l2hit_e_l3_q), + .l2_tbnk1_rwvic_l2hit_e_l7_q (l2_tbnk1_rwvic_l2hit_e_l7_q), + .l2_tbnk1_rwvic_l2v_dirty_l7_q (l2_tbnk1_rwvic_l2v_dirty_l7_q), + .l2_tbnk1_rwvic_l2v_page_attr_l7_q (l2_tbnk1_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk1_rwvic_l2v_vld_l6_q (l2_tbnk1_rwvic_l2v_vld_l6_q), + .l2_tbnk1_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk1_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk1_rwvic_owner_l7_q (l2_tbnk1_rwvic_owner_l7_q[2:0]), + .l2_tbnk1_rwvic_rd_type_l6_q (l2_tbnk1_rwvic_rd_type_l6_q), + .l2_tbnk1_rwvic_snp_l3_q (l2_tbnk1_rwvic_snp_l3_q), + .l2_tbnk1_rwvic_snp_l6_q (l2_tbnk1_rwvic_snp_l6_q), + .l2_tbnk1_rwvic_tag_wr_l0 (l2_tbnk1_rwvic_tag_wr_l0), + .l2_tbnk1_rwvic_wa_l6_q (l2_tbnk1_rwvic_wa_l6_q), + .l2_tbnk1_size_l4_q (l2_tbnk1_size_l4_q[2:0]), + .l2_tbnk1_snp_hit_e_l4_q (l2_tbnk1_snp_hit_e_l4_q), + .l2_tbnk1_snp_hit_s_l4_q (l2_tbnk1_snp_hit_s_l4_q), + .l2_tbnk1_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk1_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk1_snp_tag_wr_l2_hit_state_l1 (l2_tbnk1_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk1_snp_tag_wr_l2_hit_way_l1 (l2_tbnk1_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk1_special_evict_hazard_l3 (l2_tbnk1_special_evict_hazard_l3), + .l2_tbnk1_special_hazard_l3_q (l2_tbnk1_special_hazard_l3_q), + .l2_tbnk1_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk1_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk1_tag_ecc_err_cpu0_l4 (l2_tbnk1_tag_ecc_err_cpu0_l4), + .l2_tbnk1_tag_ecc_err_cpu1_l4 (l2_tbnk1_tag_ecc_err_cpu1_l4), + .l2_tbnk1_tag_ecc_err_cpu2_l4 (l2_tbnk1_tag_ecc_err_cpu2_l4), + .l2_tbnk1_tag_ecc_err_cpu3_l4 (l2_tbnk1_tag_ecc_err_cpu3_l4), + .l2_tbnk1_tag_ecc_err_l4 (l2_tbnk1_tag_ecc_err_l4), + .l2_tbnk1_ulen_l4_q (l2_tbnk1_ulen_l4_q[1:0]), + .l2_tbnk1_vld_init_l6_q (l2_tbnk1_vld_init_l6_q), + .l2_tbnk1_vld_l6_q (l2_tbnk1_vld_l6_q), + .l2_tbnk1_way_l4_q (l2_tbnk1_way_l4_q), + .l2_tbnk1_way_nxt_l3a (l2_tbnk1_way_nxt_l3a), + .l2_tbnk1_wr_data_l3 (l2_tbnk1_wr_data_l3[143:0]), + .l2_tbnk1_wr_data_l4_en (l2_tbnk1_wr_data_l4_en), + .l2_tbnk1_wr_non_crit_id_l4_q (l2_tbnk1_wr_non_crit_id_l4_q[11:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_spr_rd_data (tm_cpu0_spr_rd_data[63:0]), + .tm_cpu1_spr_rd_data (tm_cpu1_spr_rd_data[63:0]), + .tm_cpu2_spr_rd_data (tm_cpu2_spr_rd_data[63:0]), + .tm_cpu3_spr_rd_data (tm_cpu3_spr_rd_data[63:0]), + .tm_tval_cpu0_spr_rd_data (tm_tval_cpu0_spr_rd_data[63:0]), + .tm_tval_cpu1_spr_rd_data (tm_tval_cpu1_spr_rd_data[63:0]), + .tm_tval_cpu2_spr_rd_data (tm_tval_cpu2_spr_rd_data[63:0]), + .tm_tval_cpu3_spr_rd_data (tm_tval_cpu3_spr_rd_data[63:0]) + ); // ul2_logic + + maia_l2_tbnk ul2_tbnk0( // outputs + .l2_mbist2_addr_b1 (l2_mbist2_tbnk0_addr_b1[16:0]), + .l2_mbist2_array_b1 (l2_mbist2_tbnk0_array_b1[2:0]), + .l2_mbist2_be_b1 (l2_mbist2_tbnk0_be_b1[17:0]), + .l2_mbist2_en_b1 (l2_mbist2_tbnk0_en_b1), + .l2_mbist2_indata_b1 (l2_mbist2_tbnk0_indata_b1[143:0]), + .l2_mbist2_tbnk_all_b1 (l2_mbist2_tbnk0_all_b1), + .l2_mbist2_tbnk_outdata_b3 (l2_mbist2_tbnk0_outdata_b3[143:0]), + .l2_mbist2_tbnk_sel_b1 (l2_mbist2_tbnk0_sel_b1), + .l2_mbist2_tbnk_snp0_sel_b1 (l2_mbist2_tbnk0_snp0_sel_b1), + .l2_mbist2_tbnk_snp1_sel_b1 (l2_mbist2_tbnk0_snp1_sel_b1), + .l2_mbist2_tbnk_snp2_sel_b1 (l2_mbist2_tbnk0_snp2_sel_b1), + .l2_mbist2_tbnk_snp3_sel_b1 (l2_mbist2_tbnk0_snp3_sel_b1), + .l2_mbist2_wr_en_b1 (l2_mbist2_tbnk0_wr_en_b1), + .l2_tbnk_addr44_l3_q (l2_tbnk0_addr44_l3_q), + .l2_tbnk_addr_l6 (l2_tbnk0_addr_l6[5:2]), + .l2_tbnk_all_tag_incl_active_l3 (l2_tbnk0_all_tag_incl_active_l3), + .l2_tbnk_cmo_setway_l2_inv_incl_l4 (l2_tbnk0_cmo_setway_l2_inv_incl_l4), + .l2_tbnk_cpu0_ccb_xfer_l4_dly2 (l2_tbnk0_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk_cpu0_hit_l4 (l2_tbnk0_cpu0_hit_l4), + .l2_tbnk_cpu0_l2_inv_l4_dly2 (l2_tbnk0_cpu0_l2_inv_l4_dly2), + .l2_tbnk_cpu0_l2hit_e_l4 (l2_tbnk0_cpu0_l2hit_e_l4), + .l2_tbnk_cpu0_l2hit_s_l4 (l2_tbnk0_cpu0_l2hit_s_l4), + .l2_tbnk_cpu0_rd_access_l4_dly (l2_tbnk0_cpu0_rd_access_l4_dly), + .l2_tbnk_cpu0_self_evict_l4_dly_q (l2_tbnk0_cpu0_self_evict_l4_dly_q), + .l2_tbnk_cpu0_single_ecc_err_l7_q (l2_tbnk0_cpu0_single_ecc_err_l7_q), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu0_vld_nxt_l5 (l2_tbnk0_cpu0_vld_nxt_l5), + .l2_tbnk_cpu0_wr_access_l4_dly (l2_tbnk0_cpu0_wr_access_l4_dly), + .l2_tbnk_cpu1_ccb_xfer_l4_dly2 (l2_tbnk0_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk_cpu1_hit_l4 (l2_tbnk0_cpu1_hit_l4), + .l2_tbnk_cpu1_l2_inv_l4_dly2 (l2_tbnk0_cpu1_l2_inv_l4_dly2), + .l2_tbnk_cpu1_l2hit_e_l4 (l2_tbnk0_cpu1_l2hit_e_l4), + .l2_tbnk_cpu1_l2hit_s_l4 (l2_tbnk0_cpu1_l2hit_s_l4), + .l2_tbnk_cpu1_rd_access_l4_dly (l2_tbnk0_cpu1_rd_access_l4_dly), + .l2_tbnk_cpu1_self_evict_l4_dly_q (l2_tbnk0_cpu1_self_evict_l4_dly_q), + .l2_tbnk_cpu1_single_ecc_err_l7_q (l2_tbnk0_cpu1_single_ecc_err_l7_q), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu1_vld_nxt_l5 (l2_tbnk0_cpu1_vld_nxt_l5), + .l2_tbnk_cpu1_wr_access_l4_dly (l2_tbnk0_cpu1_wr_access_l4_dly), + .l2_tbnk_cpu2_ccb_xfer_l4_dly2 (l2_tbnk0_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk_cpu2_hit_l4 (l2_tbnk0_cpu2_hit_l4), + .l2_tbnk_cpu2_l2_inv_l4_dly2 (l2_tbnk0_cpu2_l2_inv_l4_dly2), + .l2_tbnk_cpu2_l2hit_e_l4 (l2_tbnk0_cpu2_l2hit_e_l4), + .l2_tbnk_cpu2_l2hit_s_l4 (l2_tbnk0_cpu2_l2hit_s_l4), + .l2_tbnk_cpu2_rd_access_l4_dly (l2_tbnk0_cpu2_rd_access_l4_dly), + .l2_tbnk_cpu2_self_evict_l4_dly_q (l2_tbnk0_cpu2_self_evict_l4_dly_q), + .l2_tbnk_cpu2_single_ecc_err_l7_q (l2_tbnk0_cpu2_single_ecc_err_l7_q), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu2_vld_nxt_l5 (l2_tbnk0_cpu2_vld_nxt_l5), + .l2_tbnk_cpu2_wr_access_l4_dly (l2_tbnk0_cpu2_wr_access_l4_dly), + .l2_tbnk_cpu3_ccb_xfer_l4_dly2 (l2_tbnk0_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk_cpu3_hit_l4 (l2_tbnk0_cpu3_hit_l4), + .l2_tbnk_cpu3_l2_inv_l4_dly2 (l2_tbnk0_cpu3_l2_inv_l4_dly2), + .l2_tbnk_cpu3_l2hit_e_l4 (l2_tbnk0_cpu3_l2hit_e_l4), + .l2_tbnk_cpu3_l2hit_s_l4 (l2_tbnk0_cpu3_l2hit_s_l4), + .l2_tbnk_cpu3_rd_access_l4_dly (l2_tbnk0_cpu3_rd_access_l4_dly), + .l2_tbnk_cpu3_self_evict_l4_dly_q (l2_tbnk0_cpu3_self_evict_l4_dly_q), + .l2_tbnk_cpu3_single_ecc_err_l7_q (l2_tbnk0_cpu3_single_ecc_err_l7_q), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu3_vld_nxt_l5 (l2_tbnk0_cpu3_vld_nxt_l5), + .l2_tbnk_cpu3_wr_access_l4_dly (l2_tbnk0_cpu3_wr_access_l4_dly), + .l2_tbnk_cpu_rvalid_init_nxt_l5 (l2_tbnk0_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk_cpu_rvalid_nxt_l5 (l2_tbnk0_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk_cpu_snp_hit_e_l4_q (l2_tbnk0_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk_crit_qw_nxt_l5 (l2_tbnk0_crit_qw_nxt_l5), + .l2_tbnk_data_corrected_l7_q (l2_tbnk0_data_corrected_l7_q[143:0]), + .l2_tbnk_data_l6 (l2_tbnk0_data_l6[127:0]), + .l2_tbnk_dbg_ram_acc_l5a (l2_tbnk0_dbg_ram_acc_l5a), + .l2_tbnk_dbg_ram_acc_unit_nxt (l2_tbnk0_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk_dbg_ram_id_nxt_l5 (l2_tbnk0_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk_dirty_l3_q (l2_tbnk0_dirty_l3_q), + .l2_tbnk_double_ecc_err_l7_q (l2_tbnk0_double_ecc_err_l7_q), + .l2_tbnk_early_rvalid_l4_q (l2_tbnk0_early_rvalid_l4_q), + .l2_tbnk_ecc_fixup_blk_arb (l2_tbnk0_ecc_fixup_blk_arb), + .l2_tbnk_ecc_fixup_inprog_dly_q (l2_tbnk0_ecc_fixup_inprog_dly_q), + .l2_tbnk_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk_ecc_syndrome_reg_q (l2_tbnk0_ecc_syndrome_reg_q[31:0]), + .l2_tbnk_evict_special_hazard_l3_q (l2_tbnk0_evict_special_hazard_l3_q), + .l2_tbnk_evict_special_hazard_rwvic_l3_q (l2_tbnk0_evict_special_hazard_rwvic_l3_q), + .l2_tbnk_excl_l4_q (l2_tbnk0_excl_l4_q), + .l2_tbnk_feq_addr_upd (l2_tbnk0_feq_addr_upd[44:6]), + .l2_tbnk_feq_clr_l4 (l2_tbnk0_feq_clr_l4), + .l2_tbnk_full_miss_l4_q (l2_tbnk0_full_miss_l4_q), + .l2_tbnk_hit_l4 (l2_tbnk0_hit_l4), + .l2_tbnk_hit_l7_q (l2_tbnk0_hit_l7_q), + .l2_tbnk_hit_way_l4_q (l2_tbnk0_hit_way_l4_q[3:0]), + .l2_tbnk_id_l6_q (l2_tbnk0_id_l6_q[9:0]), + .l2_tbnk_id_nxt_l5 (l2_tbnk0_id_nxt_l5[9:0]), + .l2_tbnk_idle (l2_tbnk0_idle), + .l2_tbnk_l2hit_e_l4 (l2_tbnk0_l2hit_e_l4), + .l2_tbnk_l2hit_s_l4 (l2_tbnk0_l2hit_s_l4), + .l2_tbnk_l2v_s_q (l2_tbnk0_l2v_s_q), + .l2_tbnk_l2v_vld_q (l2_tbnk0_l2v_vld_q), + .l2_tbnk_last_qw_l6_q (l2_tbnk0_last_qw_l6_q), + .l2_tbnk_last_qw_nxt_l5 (l2_tbnk0_last_qw_nxt_l5), + .l2_tbnk_lock_l4 (l2_tbnk0_lock_l4[2:0]), + .l2_tbnk_merrsr_data (l2_tbnk0_merrsr_data[32:0]), + .l2_tbnk_pf_cnt_dec_l4_dly (l2_tbnk0_pf_cnt_dec_l4_dly), + .l2_tbnk_pf_req_sel_for_fwd_l4 (l2_tbnk0_pf_req_sel_for_fwd_l4), + .l2_tbnk_prfm_nxt_l5 (l2_tbnk0_prfm_nxt_l5), + .l2_tbnk_prot_l4_q (l2_tbnk0_prot_l4_q[3:0]), + .l2_tbnk_qw_cnt_l3_q (l2_tbnk0_qw_cnt_l3_q[1:0]), + .l2_tbnk_raw_hit_l4_q (l2_tbnk0_raw_hit_l4_q), + .l2_tbnk_rbufid_nxt_l5 (l2_tbnk0_rbufid_nxt_l5[2:0]), + .l2_tbnk_rd_en_nxt_l5 (l2_tbnk0_rd_en_nxt_l5), + .l2_tbnk_rwvic_axi_read_err_l3_q (l2_tbnk0_rwvic_axi_read_err_l3_q), + .l2_tbnk_rwvic_ccb_dirty_l6_q (l2_tbnk0_rwvic_ccb_dirty_l6_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l3_q (l2_tbnk0_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l6_q (l2_tbnk0_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk_rwvic_cmo_inv_l7_q (l2_tbnk0_rwvic_cmo_inv_l7_q), + .l2_tbnk_rwvic_cmo_l7_q (l2_tbnk0_rwvic_cmo_l7_q), + .l2_tbnk_rwvic_cmo_pou_l6_q (l2_tbnk0_rwvic_cmo_pou_l6_q), + .l2_tbnk_rwvic_cmo_setway_ls_l6_q (l2_tbnk0_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk_rwvic_ddi_l6_q (l2_tbnk0_rwvic_ddi_l6_q), + .l2_tbnk_rwvic_l2hit_e_l3_q (l2_tbnk0_rwvic_l2hit_e_l3_q), + .l2_tbnk_rwvic_l2hit_e_l7_q (l2_tbnk0_rwvic_l2hit_e_l7_q), + .l2_tbnk_rwvic_l2v_dirty_l7_q (l2_tbnk0_rwvic_l2v_dirty_l7_q), + .l2_tbnk_rwvic_l2v_page_attr_l7_q (l2_tbnk0_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk_rwvic_l2v_vld_l6_q (l2_tbnk0_rwvic_l2v_vld_l6_q), + .l2_tbnk_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk0_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk_rwvic_owner_l7_q (l2_tbnk0_rwvic_owner_l7_q[2:0]), + .l2_tbnk_rwvic_rd_type_l6_q (l2_tbnk0_rwvic_rd_type_l6_q), + .l2_tbnk_rwvic_snp_l3_q (l2_tbnk0_rwvic_snp_l3_q), + .l2_tbnk_rwvic_snp_l6_q (l2_tbnk0_rwvic_snp_l6_q), + .l2_tbnk_rwvic_tag_wr_l0 (l2_tbnk0_rwvic_tag_wr_l0), + .l2_tbnk_rwvic_wa_l6_q (l2_tbnk0_rwvic_wa_l6_q), + .l2_tbnk_size_l4_q (l2_tbnk0_size_l4_q[2:0]), + .l2_tbnk_snp_hit_e_l4_q (l2_tbnk0_snp_hit_e_l4_q), + .l2_tbnk_snp_hit_s_l4_q (l2_tbnk0_snp_hit_s_l4_q), + .l2_tbnk_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk0_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk_snp_tag_wr_l2_hit_state_l1 (l2_tbnk0_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk_snp_tag_wr_l2_hit_way_l1 (l2_tbnk0_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk_special_evict_hazard_l3 (l2_tbnk0_special_evict_hazard_l3), + .l2_tbnk_special_hazard_l3_q (l2_tbnk0_special_hazard_l3_q), + .l2_tbnk_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk0_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk_tag_ecc_err_cpu0_l4 (l2_tbnk0_tag_ecc_err_cpu0_l4), + .l2_tbnk_tag_ecc_err_cpu1_l4 (l2_tbnk0_tag_ecc_err_cpu1_l4), + .l2_tbnk_tag_ecc_err_cpu2_l4 (l2_tbnk0_tag_ecc_err_cpu2_l4), + .l2_tbnk_tag_ecc_err_cpu3_l4 (l2_tbnk0_tag_ecc_err_cpu3_l4), + .l2_tbnk_tag_ecc_err_l4 (l2_tbnk0_tag_ecc_err_l4), + .l2_tbnk_ulen_l4_q (l2_tbnk0_ulen_l4_q[1:0]), + .l2_tbnk_vld_init_l6_q (l2_tbnk0_vld_init_l6_q), + .l2_tbnk_vld_l6_q (l2_tbnk0_vld_l6_q), + .l2_tbnk_way_l4_q (l2_tbnk0_way_l4_q), + .l2_tbnk_way_nxt_l3a (l2_tbnk0_way_nxt_l3a), + .l2_tbnk_wr_data_l3 (l2_tbnk0_wr_data_l3[143:0]), + .l2_tbnk_wr_data_l4_en (l2_tbnk0_wr_data_l4_en), + .l2_tbnk_wr_non_crit_id_l4_q (l2_tbnk0_wr_non_crit_id_l4_q[11:0]), + + // inputs + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ), + .ck_areset_l2 (ck_areset_l2), + .ck_gclkl2 (ck_gclkb0), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_mbist2_snp0_outdata_b2 (l2_mbist2_tbnk0_snp0_outdata_b2[79:0]), + .l2_mbist2_snp0_outdata_vld_b2 (l2_mbist2_tbnk0_snp0_outdata_vld_b2), + .l2_mbist2_snp1_outdata_b2 (l2_mbist2_tbnk0_snp1_outdata_b2[79:0]), + .l2_mbist2_snp1_outdata_vld_b2 (l2_mbist2_tbnk0_snp1_outdata_vld_b2), + .l2_mbist2_snp2_outdata_b2 (l2_mbist2_tbnk0_snp2_outdata_b2[79:0]), + .l2_mbist2_snp2_outdata_vld_b2 (l2_mbist2_tbnk0_snp2_outdata_vld_b2), + .l2_mbist2_snp3_outdata_b2 (l2_mbist2_tbnk0_snp3_outdata_b2[79:0]), + .l2_mbist2_snp3_outdata_vld_b2 (l2_mbist2_tbnk0_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_skyros_intf (1'b0), + .l2_tbnk_addr_l1 (l2_tbnk0_addr_l1[44:0]), + .l2_tbnk_asq_cmp_evict_l3_q (l2_tbnk0_asq_cmp_evict_l3_q), + .l2_tbnk_asq_full_flsh (l2_tbnk0_asq_full_flsh), + .l2_tbnk_asq_nc_so_dev_limit (l2_tbnk0_asq_nc_so_dev_limit), + .l2_tbnk_cache_attr_l1 (l2_tbnk0_cache_attr_l1[2:0]), + .l2_tbnk_cfg_ecc_en (l2_tbnk0_cfg_ecc_en), + .l2_tbnk_cpu0_peq_full_q (l2_tbnk0_cpu0_peq_full_q), + .l2_tbnk_cpu0_peq_hit_q (l2_tbnk0_cpu0_peq_hit_q), + .l2_tbnk_cpu0_peq_self_evict_l3_q (l2_tbnk0_cpu0_peq_self_evict_l3_q), + .l2_tbnk_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu0_snp_hit_e_l3 (l2_tbnk0_cpu0_snp_hit_e_l3), + .l2_tbnk_cpu0_snp_hit_s_l3 (l2_tbnk0_cpu0_snp_hit_s_l3), + .l2_tbnk_cpu0_snp_setway_addr_l3 (l2_tbnk0_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu1_peq_full_q (l2_tbnk0_cpu1_peq_full_q), + .l2_tbnk_cpu1_peq_hit_q (l2_tbnk0_cpu1_peq_hit_q), + .l2_tbnk_cpu1_peq_self_evict_l3_q (l2_tbnk0_cpu1_peq_self_evict_l3_q), + .l2_tbnk_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu1_snp_hit_e_l3 (l2_tbnk0_cpu1_snp_hit_e_l3), + .l2_tbnk_cpu1_snp_hit_s_l3 (l2_tbnk0_cpu1_snp_hit_s_l3), + .l2_tbnk_cpu1_snp_setway_addr_l3 (l2_tbnk0_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu2_peq_full_q (l2_tbnk0_cpu2_peq_full_q), + .l2_tbnk_cpu2_peq_hit_q (l2_tbnk0_cpu2_peq_hit_q), + .l2_tbnk_cpu2_peq_self_evict_l3_q (l2_tbnk0_cpu2_peq_self_evict_l3_q), + .l2_tbnk_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu2_snp_hit_e_l3 (l2_tbnk0_cpu2_snp_hit_e_l3), + .l2_tbnk_cpu2_snp_hit_s_l3 (l2_tbnk0_cpu2_snp_hit_s_l3), + .l2_tbnk_cpu2_snp_setway_addr_l3 (l2_tbnk0_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu3_peq_full_q (l2_tbnk0_cpu3_peq_full_q), + .l2_tbnk_cpu3_peq_hit_q (l2_tbnk0_cpu3_peq_hit_q), + .l2_tbnk_cpu3_peq_self_evict_l3_q (l2_tbnk0_cpu3_peq_self_evict_l3_q), + .l2_tbnk_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu3_snp_hit_e_l3 (l2_tbnk0_cpu3_snp_hit_e_l3), + .l2_tbnk_cpu3_snp_hit_s_l3 (l2_tbnk0_cpu3_snp_hit_s_l3), + .l2_tbnk_cpu3_snp_setway_addr_l3 (l2_tbnk0_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_dirty_l1 (l2_tbnk0_dirty_l1), + .l2_tbnk_dis_ns_dbg_arr_acc_x2 (l2_tbnk0_dis_ns_dbg_arr_acc_x2), + .l2_tbnk_excl_l1 (l2_tbnk0_excl_l1), + .l2_tbnk_feq_alloc_failed_l4 (l2_tbnk0_feq_alloc_failed_l4), + .l2_tbnk_feq_axi_wr_vld_not_popped (l2_tbnk0_feq_axi_wr_vld_not_popped), + .l2_tbnk_feq_frc_incl_l3a (l2_tbnk0_feq_frc_incl_l3a[15:0]), + .l2_tbnk_feq_kill_l3 (l2_tbnk0_feq_kill_l3), + .l2_tbnk_feq_last_id_q (l2_tbnk0_feq_last_id_q[4:0]), + .l2_tbnk_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk_feq_tbnk_id_update_or_l3 (l2_tbnk0_feq_tbnk_id_update_or_l3), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .l2_tbnk_id_l1 (l2_tbnk0_id_l1[9:0]), + .l2_tbnk_init_req_l1 (l2_tbnk0_init_req_l1), + .l2_tbnk_kill_l2 (l2_tbnk0_kill_l2), + .l2_tbnk_l2bb_fake_wr_l1 (l2_tbnk0_l2bb_fake_wr_l1), + .l2_tbnk_l2bb_wr_l1 (l2_tbnk0_l2bb_wr_l1), + .l2_tbnk_last_qw_l1 (l2_tbnk0_last_qw_l1), + .l2_tbnk_lock_l1 (l2_tbnk0_lock_l1[2:0]), + .l2_tbnk_page_attr_l1 (l2_tbnk0_page_attr_l1[9:0]), + .l2_tbnk_partial_dw_wr_l1 (l2_tbnk0_partial_dw_wr_l1), + .l2_tbnk_pf_hazard_l3 (l2_tbnk0_pf_hazard_l3), + .l2_tbnk_prfm_l1 (l2_tbnk0_prfm_l1), + .l2_tbnk_prot_l1 (l2_tbnk0_prot_l1[3:0]), + .l2_tbnk_qw_cnt_l1 (l2_tbnk0_qw_cnt_l1[1:0]), + .l2_tbnk_rd_fail_hazchk_feq_l3 (l2_tbnk0_rd_fail_hazchk_feq_l3), + .l2_tbnk_rwvic_axi_read_err_l1 (l2_tbnk0_rwvic_axi_read_err_l1), + .l2_tbnk_rwvic_ccb_ls_xfer_l1 (l2_tbnk0_rwvic_ccb_ls_xfer_l1), + .l2_tbnk_rwvic_ccb_way_l1 (l2_tbnk0_rwvic_ccb_way_l1[3:0]), + .l2_tbnk_rwvic_cmo_clean_l1 (l2_tbnk0_rwvic_cmo_clean_l1), + .l2_tbnk_rwvic_cmo_inv_l1 (l2_tbnk0_rwvic_cmo_inv_l1), + .l2_tbnk_rwvic_cmo_pou_l1 (l2_tbnk0_rwvic_cmo_pou_l1), + .l2_tbnk_rwvic_cmo_setway_l1 (l2_tbnk0_rwvic_cmo_setway_l1), + .l2_tbnk_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk_rwvic_cpu_fb_id_l1 (l2_tbnk0_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk_rwvic_cpu_id_dcd_l1 (l2_tbnk0_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk_rwvic_feq_cmp_l3_q (l2_tbnk0_rwvic_feq_cmp_l3_q), + .l2_tbnk_rwvic_frc_l2hit_fwd_l1 (l2_tbnk0_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk_rwvic_l2hit_e_l1 (l2_tbnk0_rwvic_l2hit_e_l1), + .l2_tbnk_rwvic_mesi_sh_l1 (l2_tbnk0_rwvic_mesi_sh_l1), + .l2_tbnk_rwvic_owner_l1 (l2_tbnk0_rwvic_owner_l1[2:0]), + .l2_tbnk_rwvic_snp_clr_dirty_l1 (l2_tbnk0_rwvic_snp_clr_dirty_l1), + .l2_tbnk_rwvic_snp_inv_l1 (l2_tbnk0_rwvic_snp_inv_l1), + .l2_tbnk_rwvic_snp_l1 (l2_tbnk0_rwvic_snp_l1), + .l2_tbnk_rwvic_type_l1 (l2_tbnk0_rwvic_type_l1[3:0]), + .l2_tbnk_rwvic_wa_l1 (l2_tbnk0_rwvic_wa_l1), + .l2_tbnk_sel_l1 (l2_tbnk0_sel_l1[13:0]), + .l2_tbnk_size_l1 (l2_tbnk0_size_l1[2:0]), + .l2_tbnk_snp_byp_peq_haz_pending_q (l2_tbnk0_snp_byp_peq_haz_pending_q), + .l2_tbnk_snp_dvm_cmpl_l1 (l2_tbnk0_snp_dvm_cmpl_l1), + .l2_tbnk_snp_hit_feq_evict_l4_dly (l2_tbnk0_snp_hit_feq_evict_l4_dly), + .l2_tbnk_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_sync_l1 (l2_tbnk0_sync_l1), + .l2_tbnk_type_l1 (l2_tbnk0_type_l1[6:0]), + .l2_tbnk_ulen_l1 (l2_tbnk0_ulen_l1[1:0]), + .l2_tbnk_way_l1 (l2_tbnk0_way_l1), + .l2_tbnk_wr_data_l3a_q (l2_tbnk0_wr_data_l3a_q[127:0]), + .l2_tbnk_wr_err_l1 (l2_tbnk0_wr_err_l1), + .l2_tbnk_wr_fail_feq_full_l3 (l2_tbnk0_wr_fail_feq_full_l3), + .l2_tbnk_wr_fail_hazchk_feq_l3 (l2_tbnk0_wr_fail_hazchk_feq_l3), + .l2_tbnk_wr_non_crit_id_l1 (l2_tbnk0_wr_non_crit_id_l1[11:0]), + .l2_tbnk_wr_strb_mask_l3a_q (l2_tbnk0_wr_strb_mask_l3a_q[15:0]) + ); // ul2_tbnk0 + + maia_l2_tbnk ul2_tbnk1( // outputs + .l2_mbist2_addr_b1 (l2_mbist2_tbnk1_addr_b1[16:0]), + .l2_mbist2_array_b1 (l2_mbist2_tbnk1_array_b1[2:0]), + .l2_mbist2_be_b1 (l2_mbist2_tbnk1_be_b1[17:0]), + .l2_mbist2_en_b1 (l2_mbist2_tbnk1_en_b1), + .l2_mbist2_indata_b1 (l2_mbist2_tbnk1_indata_b1[143:0]), + .l2_mbist2_tbnk_all_b1 (l2_mbist2_tbnk1_all_b1), + .l2_mbist2_tbnk_outdata_b3 (l2_mbist2_tbnk1_outdata_b3[143:0]), + .l2_mbist2_tbnk_sel_b1 (l2_mbist2_tbnk1_sel_b1), + .l2_mbist2_tbnk_snp0_sel_b1 (l2_mbist2_tbnk1_snp0_sel_b1), + .l2_mbist2_tbnk_snp1_sel_b1 (l2_mbist2_tbnk1_snp1_sel_b1), + .l2_mbist2_tbnk_snp2_sel_b1 (l2_mbist2_tbnk1_snp2_sel_b1), + .l2_mbist2_tbnk_snp3_sel_b1 (l2_mbist2_tbnk1_snp3_sel_b1), + .l2_mbist2_wr_en_b1 (l2_mbist2_tbnk1_wr_en_b1), + .l2_tbnk_addr44_l3_q (l2_tbnk1_addr44_l3_q), + .l2_tbnk_addr_l6 (l2_tbnk1_addr_l6[5:2]), + .l2_tbnk_all_tag_incl_active_l3 (l2_tbnk1_all_tag_incl_active_l3), + .l2_tbnk_cmo_setway_l2_inv_incl_l4 (l2_tbnk1_cmo_setway_l2_inv_incl_l4), + .l2_tbnk_cpu0_ccb_xfer_l4_dly2 (l2_tbnk1_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk_cpu0_hit_l4 (l2_tbnk1_cpu0_hit_l4), + .l2_tbnk_cpu0_l2_inv_l4_dly2 (l2_tbnk1_cpu0_l2_inv_l4_dly2), + .l2_tbnk_cpu0_l2hit_e_l4 (l2_tbnk1_cpu0_l2hit_e_l4), + .l2_tbnk_cpu0_l2hit_s_l4 (l2_tbnk1_cpu0_l2hit_s_l4), + .l2_tbnk_cpu0_rd_access_l4_dly (l2_tbnk1_cpu0_rd_access_l4_dly), + .l2_tbnk_cpu0_self_evict_l4_dly_q (l2_tbnk1_cpu0_self_evict_l4_dly_q), + .l2_tbnk_cpu0_single_ecc_err_l7_q (l2_tbnk1_cpu0_single_ecc_err_l7_q), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu0_vld_nxt_l5 (l2_tbnk1_cpu0_vld_nxt_l5), + .l2_tbnk_cpu0_wr_access_l4_dly (l2_tbnk1_cpu0_wr_access_l4_dly), + .l2_tbnk_cpu1_ccb_xfer_l4_dly2 (l2_tbnk1_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk_cpu1_hit_l4 (l2_tbnk1_cpu1_hit_l4), + .l2_tbnk_cpu1_l2_inv_l4_dly2 (l2_tbnk1_cpu1_l2_inv_l4_dly2), + .l2_tbnk_cpu1_l2hit_e_l4 (l2_tbnk1_cpu1_l2hit_e_l4), + .l2_tbnk_cpu1_l2hit_s_l4 (l2_tbnk1_cpu1_l2hit_s_l4), + .l2_tbnk_cpu1_rd_access_l4_dly (l2_tbnk1_cpu1_rd_access_l4_dly), + .l2_tbnk_cpu1_self_evict_l4_dly_q (l2_tbnk1_cpu1_self_evict_l4_dly_q), + .l2_tbnk_cpu1_single_ecc_err_l7_q (l2_tbnk1_cpu1_single_ecc_err_l7_q), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu1_vld_nxt_l5 (l2_tbnk1_cpu1_vld_nxt_l5), + .l2_tbnk_cpu1_wr_access_l4_dly (l2_tbnk1_cpu1_wr_access_l4_dly), + .l2_tbnk_cpu2_ccb_xfer_l4_dly2 (l2_tbnk1_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk_cpu2_hit_l4 (l2_tbnk1_cpu2_hit_l4), + .l2_tbnk_cpu2_l2_inv_l4_dly2 (l2_tbnk1_cpu2_l2_inv_l4_dly2), + .l2_tbnk_cpu2_l2hit_e_l4 (l2_tbnk1_cpu2_l2hit_e_l4), + .l2_tbnk_cpu2_l2hit_s_l4 (l2_tbnk1_cpu2_l2hit_s_l4), + .l2_tbnk_cpu2_rd_access_l4_dly (l2_tbnk1_cpu2_rd_access_l4_dly), + .l2_tbnk_cpu2_self_evict_l4_dly_q (l2_tbnk1_cpu2_self_evict_l4_dly_q), + .l2_tbnk_cpu2_single_ecc_err_l7_q (l2_tbnk1_cpu2_single_ecc_err_l7_q), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu2_vld_nxt_l5 (l2_tbnk1_cpu2_vld_nxt_l5), + .l2_tbnk_cpu2_wr_access_l4_dly (l2_tbnk1_cpu2_wr_access_l4_dly), + .l2_tbnk_cpu3_ccb_xfer_l4_dly2 (l2_tbnk1_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk_cpu3_hit_l4 (l2_tbnk1_cpu3_hit_l4), + .l2_tbnk_cpu3_l2_inv_l4_dly2 (l2_tbnk1_cpu3_l2_inv_l4_dly2), + .l2_tbnk_cpu3_l2hit_e_l4 (l2_tbnk1_cpu3_l2hit_e_l4), + .l2_tbnk_cpu3_l2hit_s_l4 (l2_tbnk1_cpu3_l2hit_s_l4), + .l2_tbnk_cpu3_rd_access_l4_dly (l2_tbnk1_cpu3_rd_access_l4_dly), + .l2_tbnk_cpu3_self_evict_l4_dly_q (l2_tbnk1_cpu3_self_evict_l4_dly_q), + .l2_tbnk_cpu3_single_ecc_err_l7_q (l2_tbnk1_cpu3_single_ecc_err_l7_q), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu3_vld_nxt_l5 (l2_tbnk1_cpu3_vld_nxt_l5), + .l2_tbnk_cpu3_wr_access_l4_dly (l2_tbnk1_cpu3_wr_access_l4_dly), + .l2_tbnk_cpu_rvalid_init_nxt_l5 (l2_tbnk1_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk_cpu_rvalid_nxt_l5 (l2_tbnk1_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk_cpu_snp_hit_e_l4_q (l2_tbnk1_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk_crit_qw_nxt_l5 (l2_tbnk1_crit_qw_nxt_l5), + .l2_tbnk_data_corrected_l7_q (l2_tbnk1_data_corrected_l7_q[143:0]), + .l2_tbnk_data_l6 (l2_tbnk1_data_l6[127:0]), + .l2_tbnk_dbg_ram_acc_l5a (l2_tbnk1_dbg_ram_acc_l5a), + .l2_tbnk_dbg_ram_acc_unit_nxt (l2_tbnk1_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk_dbg_ram_id_nxt_l5 (l2_tbnk1_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk_dirty_l3_q (l2_tbnk1_dirty_l3_q), + .l2_tbnk_double_ecc_err_l7_q (l2_tbnk1_double_ecc_err_l7_q), + .l2_tbnk_early_rvalid_l4_q (l2_tbnk1_early_rvalid_l4_q), + .l2_tbnk_ecc_fixup_blk_arb (l2_tbnk1_ecc_fixup_blk_arb), + .l2_tbnk_ecc_fixup_inprog_dly_q (l2_tbnk1_ecc_fixup_inprog_dly_q), + .l2_tbnk_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk_ecc_syndrome_reg_q (l2_tbnk1_ecc_syndrome_reg_q[31:0]), + .l2_tbnk_evict_special_hazard_l3_q (l2_tbnk1_evict_special_hazard_l3_q), + .l2_tbnk_evict_special_hazard_rwvic_l3_q (l2_tbnk1_evict_special_hazard_rwvic_l3_q), + .l2_tbnk_excl_l4_q (l2_tbnk1_excl_l4_q), + .l2_tbnk_feq_addr_upd (l2_tbnk1_feq_addr_upd[44:6]), + .l2_tbnk_feq_clr_l4 (l2_tbnk1_feq_clr_l4), + .l2_tbnk_full_miss_l4_q (l2_tbnk1_full_miss_l4_q), + .l2_tbnk_hit_l4 (l2_tbnk1_hit_l4), + .l2_tbnk_hit_l7_q (l2_tbnk1_hit_l7_q), + .l2_tbnk_hit_way_l4_q (l2_tbnk1_hit_way_l4_q[3:0]), + .l2_tbnk_id_l6_q (l2_tbnk1_id_l6_q[9:0]), + .l2_tbnk_id_nxt_l5 (l2_tbnk1_id_nxt_l5[9:0]), + .l2_tbnk_idle (l2_tbnk1_idle), + .l2_tbnk_l2hit_e_l4 (l2_tbnk1_l2hit_e_l4), + .l2_tbnk_l2hit_s_l4 (l2_tbnk1_l2hit_s_l4), + .l2_tbnk_l2v_s_q (l2_tbnk1_l2v_s_q), + .l2_tbnk_l2v_vld_q (l2_tbnk1_l2v_vld_q), + .l2_tbnk_last_qw_l6_q (l2_tbnk1_last_qw_l6_q), + .l2_tbnk_last_qw_nxt_l5 (l2_tbnk1_last_qw_nxt_l5), + .l2_tbnk_lock_l4 (l2_tbnk1_lock_l4[2:0]), + .l2_tbnk_merrsr_data (l2_tbnk1_merrsr_data[32:0]), + .l2_tbnk_pf_cnt_dec_l4_dly (l2_tbnk1_pf_cnt_dec_l4_dly), + .l2_tbnk_pf_req_sel_for_fwd_l4 (l2_tbnk1_pf_req_sel_for_fwd_l4), + .l2_tbnk_prfm_nxt_l5 (l2_tbnk1_prfm_nxt_l5), + .l2_tbnk_prot_l4_q (l2_tbnk1_prot_l4_q[3:0]), + .l2_tbnk_qw_cnt_l3_q (l2_tbnk1_qw_cnt_l3_q[1:0]), + .l2_tbnk_raw_hit_l4_q (l2_tbnk1_raw_hit_l4_q), + .l2_tbnk_rbufid_nxt_l5 (l2_tbnk1_rbufid_nxt_l5[2:0]), + .l2_tbnk_rd_en_nxt_l5 (l2_tbnk1_rd_en_nxt_l5), + .l2_tbnk_rwvic_axi_read_err_l3_q (l2_tbnk1_rwvic_axi_read_err_l3_q), + .l2_tbnk_rwvic_ccb_dirty_l6_q (l2_tbnk1_rwvic_ccb_dirty_l6_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l3_q (l2_tbnk1_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l6_q (l2_tbnk1_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk_rwvic_cmo_inv_l7_q (l2_tbnk1_rwvic_cmo_inv_l7_q), + .l2_tbnk_rwvic_cmo_l7_q (l2_tbnk1_rwvic_cmo_l7_q), + .l2_tbnk_rwvic_cmo_pou_l6_q (l2_tbnk1_rwvic_cmo_pou_l6_q), + .l2_tbnk_rwvic_cmo_setway_ls_l6_q (l2_tbnk1_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk_rwvic_ddi_l6_q (l2_tbnk1_rwvic_ddi_l6_q), + .l2_tbnk_rwvic_l2hit_e_l3_q (l2_tbnk1_rwvic_l2hit_e_l3_q), + .l2_tbnk_rwvic_l2hit_e_l7_q (l2_tbnk1_rwvic_l2hit_e_l7_q), + .l2_tbnk_rwvic_l2v_dirty_l7_q (l2_tbnk1_rwvic_l2v_dirty_l7_q), + .l2_tbnk_rwvic_l2v_page_attr_l7_q (l2_tbnk1_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk_rwvic_l2v_vld_l6_q (l2_tbnk1_rwvic_l2v_vld_l6_q), + .l2_tbnk_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk1_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk_rwvic_owner_l7_q (l2_tbnk1_rwvic_owner_l7_q[2:0]), + .l2_tbnk_rwvic_rd_type_l6_q (l2_tbnk1_rwvic_rd_type_l6_q), + .l2_tbnk_rwvic_snp_l3_q (l2_tbnk1_rwvic_snp_l3_q), + .l2_tbnk_rwvic_snp_l6_q (l2_tbnk1_rwvic_snp_l6_q), + .l2_tbnk_rwvic_tag_wr_l0 (l2_tbnk1_rwvic_tag_wr_l0), + .l2_tbnk_rwvic_wa_l6_q (l2_tbnk1_rwvic_wa_l6_q), + .l2_tbnk_size_l4_q (l2_tbnk1_size_l4_q[2:0]), + .l2_tbnk_snp_hit_e_l4_q (l2_tbnk1_snp_hit_e_l4_q), + .l2_tbnk_snp_hit_s_l4_q (l2_tbnk1_snp_hit_s_l4_q), + .l2_tbnk_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk1_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk_snp_tag_wr_l2_hit_state_l1 (l2_tbnk1_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk_snp_tag_wr_l2_hit_way_l1 (l2_tbnk1_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk_special_evict_hazard_l3 (l2_tbnk1_special_evict_hazard_l3), + .l2_tbnk_special_hazard_l3_q (l2_tbnk1_special_hazard_l3_q), + .l2_tbnk_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk1_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk_tag_ecc_err_cpu0_l4 (l2_tbnk1_tag_ecc_err_cpu0_l4), + .l2_tbnk_tag_ecc_err_cpu1_l4 (l2_tbnk1_tag_ecc_err_cpu1_l4), + .l2_tbnk_tag_ecc_err_cpu2_l4 (l2_tbnk1_tag_ecc_err_cpu2_l4), + .l2_tbnk_tag_ecc_err_cpu3_l4 (l2_tbnk1_tag_ecc_err_cpu3_l4), + .l2_tbnk_tag_ecc_err_l4 (l2_tbnk1_tag_ecc_err_l4), + .l2_tbnk_ulen_l4_q (l2_tbnk1_ulen_l4_q[1:0]), + .l2_tbnk_vld_init_l6_q (l2_tbnk1_vld_init_l6_q), + .l2_tbnk_vld_l6_q (l2_tbnk1_vld_l6_q), + .l2_tbnk_way_l4_q (l2_tbnk1_way_l4_q), + .l2_tbnk_way_nxt_l3a (l2_tbnk1_way_nxt_l3a), + .l2_tbnk_wr_data_l3 (l2_tbnk1_wr_data_l3[143:0]), + .l2_tbnk_wr_data_l4_en (l2_tbnk1_wr_data_l4_en), + .l2_tbnk_wr_non_crit_id_l4_q (l2_tbnk1_wr_non_crit_id_l4_q[11:0]), + + // inputs + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ), + .ck_areset_l2 (ck_areset_l2), + .ck_gclkl2 (ck_gclkb1), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_mbist2_snp0_outdata_b2 (l2_mbist2_tbnk1_snp0_outdata_b2[79:0]), + .l2_mbist2_snp0_outdata_vld_b2 (l2_mbist2_tbnk1_snp0_outdata_vld_b2), + .l2_mbist2_snp1_outdata_b2 (l2_mbist2_tbnk1_snp1_outdata_b2[79:0]), + .l2_mbist2_snp1_outdata_vld_b2 (l2_mbist2_tbnk1_snp1_outdata_vld_b2), + .l2_mbist2_snp2_outdata_b2 (l2_mbist2_tbnk1_snp2_outdata_b2[79:0]), + .l2_mbist2_snp2_outdata_vld_b2 (l2_mbist2_tbnk1_snp2_outdata_vld_b2), + .l2_mbist2_snp3_outdata_b2 (l2_mbist2_tbnk1_snp3_outdata_b2[79:0]), + .l2_mbist2_snp3_outdata_vld_b2 (l2_mbist2_tbnk1_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_skyros_intf (1'b0), + .l2_tbnk_addr_l1 (l2_tbnk1_addr_l1[44:0]), + .l2_tbnk_asq_cmp_evict_l3_q (l2_tbnk1_asq_cmp_evict_l3_q), + .l2_tbnk_asq_full_flsh (l2_tbnk1_asq_full_flsh), + .l2_tbnk_asq_nc_so_dev_limit (l2_tbnk1_asq_nc_so_dev_limit), + .l2_tbnk_cache_attr_l1 (l2_tbnk1_cache_attr_l1[2:0]), + .l2_tbnk_cfg_ecc_en (l2_tbnk1_cfg_ecc_en), + .l2_tbnk_cpu0_peq_full_q (l2_tbnk1_cpu0_peq_full_q), + .l2_tbnk_cpu0_peq_hit_q (l2_tbnk1_cpu0_peq_hit_q), + .l2_tbnk_cpu0_peq_self_evict_l3_q (l2_tbnk1_cpu0_peq_self_evict_l3_q), + .l2_tbnk_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu0_snp_hit_e_l3 (l2_tbnk1_cpu0_snp_hit_e_l3), + .l2_tbnk_cpu0_snp_hit_s_l3 (l2_tbnk1_cpu0_snp_hit_s_l3), + .l2_tbnk_cpu0_snp_setway_addr_l3 (l2_tbnk1_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu1_peq_full_q (l2_tbnk1_cpu1_peq_full_q), + .l2_tbnk_cpu1_peq_hit_q (l2_tbnk1_cpu1_peq_hit_q), + .l2_tbnk_cpu1_peq_self_evict_l3_q (l2_tbnk1_cpu1_peq_self_evict_l3_q), + .l2_tbnk_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu1_snp_hit_e_l3 (l2_tbnk1_cpu1_snp_hit_e_l3), + .l2_tbnk_cpu1_snp_hit_s_l3 (l2_tbnk1_cpu1_snp_hit_s_l3), + .l2_tbnk_cpu1_snp_setway_addr_l3 (l2_tbnk1_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu2_peq_full_q (l2_tbnk1_cpu2_peq_full_q), + .l2_tbnk_cpu2_peq_hit_q (l2_tbnk1_cpu2_peq_hit_q), + .l2_tbnk_cpu2_peq_self_evict_l3_q (l2_tbnk1_cpu2_peq_self_evict_l3_q), + .l2_tbnk_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu2_snp_hit_e_l3 (l2_tbnk1_cpu2_snp_hit_e_l3), + .l2_tbnk_cpu2_snp_hit_s_l3 (l2_tbnk1_cpu2_snp_hit_s_l3), + .l2_tbnk_cpu2_snp_setway_addr_l3 (l2_tbnk1_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu3_peq_full_q (l2_tbnk1_cpu3_peq_full_q), + .l2_tbnk_cpu3_peq_hit_q (l2_tbnk1_cpu3_peq_hit_q), + .l2_tbnk_cpu3_peq_self_evict_l3_q (l2_tbnk1_cpu3_peq_self_evict_l3_q), + .l2_tbnk_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu3_snp_hit_e_l3 (l2_tbnk1_cpu3_snp_hit_e_l3), + .l2_tbnk_cpu3_snp_hit_s_l3 (l2_tbnk1_cpu3_snp_hit_s_l3), + .l2_tbnk_cpu3_snp_setway_addr_l3 (l2_tbnk1_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_dirty_l1 (l2_tbnk1_dirty_l1), + .l2_tbnk_dis_ns_dbg_arr_acc_x2 (l2_tbnk1_dis_ns_dbg_arr_acc_x2), + .l2_tbnk_excl_l1 (l2_tbnk1_excl_l1), + .l2_tbnk_feq_alloc_failed_l4 (l2_tbnk1_feq_alloc_failed_l4), + .l2_tbnk_feq_axi_wr_vld_not_popped (l2_tbnk1_feq_axi_wr_vld_not_popped), + .l2_tbnk_feq_frc_incl_l3a (l2_tbnk1_feq_frc_incl_l3a[15:0]), + .l2_tbnk_feq_kill_l3 (l2_tbnk1_feq_kill_l3), + .l2_tbnk_feq_last_id_q (l2_tbnk1_feq_last_id_q[4:0]), + .l2_tbnk_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk_feq_tbnk_id_update_or_l3 (l2_tbnk1_feq_tbnk_id_update_or_l3), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .l2_tbnk_id_l1 (l2_tbnk1_id_l1[9:0]), + .l2_tbnk_init_req_l1 (l2_tbnk1_init_req_l1), + .l2_tbnk_kill_l2 (l2_tbnk1_kill_l2), + .l2_tbnk_l2bb_fake_wr_l1 (l2_tbnk1_l2bb_fake_wr_l1), + .l2_tbnk_l2bb_wr_l1 (l2_tbnk1_l2bb_wr_l1), + .l2_tbnk_last_qw_l1 (l2_tbnk1_last_qw_l1), + .l2_tbnk_lock_l1 (l2_tbnk1_lock_l1[2:0]), + .l2_tbnk_page_attr_l1 (l2_tbnk1_page_attr_l1[9:0]), + .l2_tbnk_partial_dw_wr_l1 (l2_tbnk1_partial_dw_wr_l1), + .l2_tbnk_pf_hazard_l3 (l2_tbnk1_pf_hazard_l3), + .l2_tbnk_prfm_l1 (l2_tbnk1_prfm_l1), + .l2_tbnk_prot_l1 (l2_tbnk1_prot_l1[3:0]), + .l2_tbnk_qw_cnt_l1 (l2_tbnk1_qw_cnt_l1[1:0]), + .l2_tbnk_rd_fail_hazchk_feq_l3 (l2_tbnk1_rd_fail_hazchk_feq_l3), + .l2_tbnk_rwvic_axi_read_err_l1 (l2_tbnk1_rwvic_axi_read_err_l1), + .l2_tbnk_rwvic_ccb_ls_xfer_l1 (l2_tbnk1_rwvic_ccb_ls_xfer_l1), + .l2_tbnk_rwvic_ccb_way_l1 (l2_tbnk1_rwvic_ccb_way_l1[3:0]), + .l2_tbnk_rwvic_cmo_clean_l1 (l2_tbnk1_rwvic_cmo_clean_l1), + .l2_tbnk_rwvic_cmo_inv_l1 (l2_tbnk1_rwvic_cmo_inv_l1), + .l2_tbnk_rwvic_cmo_pou_l1 (l2_tbnk1_rwvic_cmo_pou_l1), + .l2_tbnk_rwvic_cmo_setway_l1 (l2_tbnk1_rwvic_cmo_setway_l1), + .l2_tbnk_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk_rwvic_cpu_fb_id_l1 (l2_tbnk1_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk_rwvic_cpu_id_dcd_l1 (l2_tbnk1_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk_rwvic_feq_cmp_l3_q (l2_tbnk1_rwvic_feq_cmp_l3_q), + .l2_tbnk_rwvic_frc_l2hit_fwd_l1 (l2_tbnk1_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk_rwvic_l2hit_e_l1 (l2_tbnk1_rwvic_l2hit_e_l1), + .l2_tbnk_rwvic_mesi_sh_l1 (l2_tbnk1_rwvic_mesi_sh_l1), + .l2_tbnk_rwvic_owner_l1 (l2_tbnk1_rwvic_owner_l1[2:0]), + .l2_tbnk_rwvic_snp_clr_dirty_l1 (l2_tbnk1_rwvic_snp_clr_dirty_l1), + .l2_tbnk_rwvic_snp_inv_l1 (l2_tbnk1_rwvic_snp_inv_l1), + .l2_tbnk_rwvic_snp_l1 (l2_tbnk1_rwvic_snp_l1), + .l2_tbnk_rwvic_type_l1 (l2_tbnk1_rwvic_type_l1[3:0]), + .l2_tbnk_rwvic_wa_l1 (l2_tbnk1_rwvic_wa_l1), + .l2_tbnk_sel_l1 (l2_tbnk1_sel_l1[13:0]), + .l2_tbnk_size_l1 (l2_tbnk1_size_l1[2:0]), + .l2_tbnk_snp_byp_peq_haz_pending_q (l2_tbnk1_snp_byp_peq_haz_pending_q), + .l2_tbnk_snp_dvm_cmpl_l1 (l2_tbnk1_snp_dvm_cmpl_l1), + .l2_tbnk_snp_hit_feq_evict_l4_dly (l2_tbnk1_snp_hit_feq_evict_l4_dly), + .l2_tbnk_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_sync_l1 (l2_tbnk1_sync_l1), + .l2_tbnk_type_l1 (l2_tbnk1_type_l1[6:0]), + .l2_tbnk_ulen_l1 (l2_tbnk1_ulen_l1[1:0]), + .l2_tbnk_way_l1 (l2_tbnk1_way_l1), + .l2_tbnk_wr_data_l3a_q (l2_tbnk1_wr_data_l3a_q[127:0]), + .l2_tbnk_wr_err_l1 (l2_tbnk1_wr_err_l1), + .l2_tbnk_wr_fail_feq_full_l3 (l2_tbnk1_wr_fail_feq_full_l3), + .l2_tbnk_wr_fail_hazchk_feq_l3 (l2_tbnk1_wr_fail_hazchk_feq_l3), + .l2_tbnk_wr_non_crit_id_l1 (l2_tbnk1_wr_non_crit_id_l1[11:0]), + .l2_tbnk_wr_strb_mask_l3a_q (l2_tbnk1_wr_strb_mask_l3a_q[15:0]) + ); // ul2_tbnk1 + + maia_dt_pclk udt_pclk( // outputs + .CTICHINACK (CTICHINACK[3:0]), + .CTICHOUT (CTICHOUT[3:0]), + .CTIIRQ (CTIIRQ[`MAIA_CN:0]), + .DBGPWRUPREQ (DBGPWRUPREQ[`MAIA_CN:0]), + .PMUSNAPSHOTACK (PMUSNAPSHOTACK[`MAIA_CN:0]), + .PRDATADBG (PRDATADBG[31:0]), + .PREADYDBG (PREADYDBG), + .PSLVERRDBG (PSLVERRDBG), + .dt_cpu0_apb_active_pclk (dt_cpu0_apb_active_pclk), + .dt_cpu0_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cpu0_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cpu0_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cpu0_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_cpu0_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_cpu0_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_cpu0_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_cpu0_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_cpu0_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_cpu0_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_cpu0_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_cpu0_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_cpu0_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_cpu0_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_cpu0_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_cpu0_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_cpu0_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_cpu0_poreset_status_ack_pclk (dt_cpu0_poreset_status_ack_pclk), + .dt_cpu0_trcauxctlr_sb_rcg_disable_pclk (dt_cpu0_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_apb_active_pclk (dt_cpu1_apb_active_pclk), + .dt_cpu1_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cpu1_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cpu1_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cpu1_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_cpu1_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_cpu1_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_cpu1_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_cpu1_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_cpu1_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_cpu1_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_cpu1_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_cpu1_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_cpu1_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_cpu1_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_cpu1_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_cpu1_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_cpu1_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_cpu1_poreset_status_ack_pclk (dt_cpu1_poreset_status_ack_pclk), + .dt_cpu1_trcauxctlr_sb_rcg_disable_pclk (dt_cpu1_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_apb_active_pclk (dt_cpu2_apb_active_pclk), + .dt_cpu2_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cpu2_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cpu2_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cpu2_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_cpu2_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_cpu2_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_cpu2_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_cpu2_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_cpu2_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_cpu2_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_cpu2_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_cpu2_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_cpu2_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_cpu2_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_cpu2_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_cpu2_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_cpu2_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_cpu2_poreset_status_ack_pclk (dt_cpu2_poreset_status_ack_pclk), + .dt_cpu2_trcauxctlr_sb_rcg_disable_pclk (dt_cpu2_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_apb_active_pclk (dt_cpu3_apb_active_pclk), + .dt_cpu3_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cpu3_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cpu3_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cpu3_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_cpu3_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_cpu3_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_cpu3_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_cpu3_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_cpu3_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_cpu3_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_cpu3_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_cpu3_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_cpu3_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_cpu3_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_cpu3_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_cpu3_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_cpu3_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_cpu3_poreset_status_ack_pclk (dt_cpu3_poreset_status_ack_pclk), + .dt_cpu3_trcauxctlr_sb_rcg_disable_pclk (dt_cpu3_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + + // inputs + .CIHSBYPASS (CIHSBYPASS[3:0]), + .CISBYPASS (CISBYPASS), + .CLUSTERIDAFF1 (CLUSTERIDAFF1[7:0]), + .CLUSTERIDAFF2 (CLUSTERIDAFF2[7:0]), + .CRYPTODISABLE (CRYPTODISABLE[`MAIA_CN:0]), + .CTICHIN (CTICHIN[3:0]), + .CTICHOUTACK (CTICHOUTACK[3:0]), + .CTIIRQACK (CTIIRQACK[`MAIA_CN:0]), + .DBGEN (DBGEN[`MAIA_CN:0]), + .DBGPWRDUP (DBGPWRDUP[`MAIA_CN:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .EDBGRQ (EDBGRQ[`MAIA_CN:0]), + .GICCDISABLE (GICCDISABLE), + .NIDEN (NIDEN[`MAIA_CN:0]), + .PADDRDBG (PADDRDBG[21:2]), + .PADDRDBG31 (PADDRDBG31), + .PCLKDBG (PCLKDBG), + .PCLKENDBG (PCLKENDBG), + .PENABLEDBG (PENABLEDBG), + .PMUSNAPSHOTREQ (PMUSNAPSHOTREQ[`MAIA_CN:0]), + .PSELDBG (PSELDBG), + .PWDATADBG (PWDATADBG[31:0]), + .PWRITEDBG (PWRITEDBG), + .SPIDEN (SPIDEN[`MAIA_CN:0]), + .SPNIDEN (SPNIDEN[`MAIA_CN:0]), + .ck_cpu0_dt_standbywfx (ck_cpu0_dt_standbywfx), + .ck_cpu0_dt_wfx_ack (ck_cpu0_dt_wfx_ack), + .ck_cpu0_poreset_status (ck_cpu0_poreset_status), + .ck_cpu1_dt_standbywfx (ck_cpu1_dt_standbywfx), + .ck_cpu1_dt_wfx_ack (ck_cpu1_dt_wfx_ack), + .ck_cpu1_poreset_status (ck_cpu1_poreset_status), + .ck_cpu2_dt_standbywfx (ck_cpu2_dt_standbywfx), + .ck_cpu2_dt_wfx_ack (ck_cpu2_dt_wfx_ack), + .ck_cpu2_poreset_status (ck_cpu2_poreset_status), + .ck_cpu3_dt_standbywfx (ck_cpu3_dt_standbywfx), + .ck_cpu3_dt_wfx_ack (ck_cpu3_dt_wfx_ack), + .ck_cpu3_poreset_status (ck_cpu3_poreset_status), + .ck_dt_cpu0_coredbg_in_reset_gclk (ck_dt_cpu0_coredbg_in_reset_gclk), + .ck_dt_cpu0_cti_trigin_1to0_gclk (ck_dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu0_et_oslock_gclk (ck_dt_cpu0_et_oslock_gclk), + .ck_dt_cpu0_hlt_dbgevt_ok_gclk (ck_dt_cpu0_hlt_dbgevt_ok_gclk), + .ck_dt_cpu0_os_double_lock_gclk (ck_dt_cpu0_os_double_lock_gclk), + .ck_dt_cpu0_pmusnapshot_ack_gclk (ck_dt_cpu0_pmusnapshot_ack_gclk), + .ck_dt_cpu0_wfx_dbg_req_gclk (ck_dt_cpu0_wfx_dbg_req_gclk), + .ck_dt_cpu1_coredbg_in_reset_gclk (ck_dt_cpu1_coredbg_in_reset_gclk), + .ck_dt_cpu1_cti_trigin_1to0_gclk (ck_dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu1_et_oslock_gclk (ck_dt_cpu1_et_oslock_gclk), + .ck_dt_cpu1_hlt_dbgevt_ok_gclk (ck_dt_cpu1_hlt_dbgevt_ok_gclk), + .ck_dt_cpu1_os_double_lock_gclk (ck_dt_cpu1_os_double_lock_gclk), + .ck_dt_cpu1_pmusnapshot_ack_gclk (ck_dt_cpu1_pmusnapshot_ack_gclk), + .ck_dt_cpu1_wfx_dbg_req_gclk (ck_dt_cpu1_wfx_dbg_req_gclk), + .ck_dt_cpu2_coredbg_in_reset_gclk (ck_dt_cpu2_coredbg_in_reset_gclk), + .ck_dt_cpu2_cti_trigin_1to0_gclk (ck_dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu2_et_oslock_gclk (ck_dt_cpu2_et_oslock_gclk), + .ck_dt_cpu2_hlt_dbgevt_ok_gclk (ck_dt_cpu2_hlt_dbgevt_ok_gclk), + .ck_dt_cpu2_os_double_lock_gclk (ck_dt_cpu2_os_double_lock_gclk), + .ck_dt_cpu2_pmusnapshot_ack_gclk (ck_dt_cpu2_pmusnapshot_ack_gclk), + .ck_dt_cpu2_wfx_dbg_req_gclk (ck_dt_cpu2_wfx_dbg_req_gclk), + .ck_dt_cpu3_coredbg_in_reset_gclk (ck_dt_cpu3_coredbg_in_reset_gclk), + .ck_dt_cpu3_cti_trigin_1to0_gclk (ck_dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu3_et_oslock_gclk (ck_dt_cpu3_et_oslock_gclk), + .ck_dt_cpu3_hlt_dbgevt_ok_gclk (ck_dt_cpu3_hlt_dbgevt_ok_gclk), + .ck_dt_cpu3_os_double_lock_gclk (ck_dt_cpu3_os_double_lock_gclk), + .ck_dt_cpu3_pmusnapshot_ack_gclk (ck_dt_cpu3_pmusnapshot_ack_gclk), + .ck_dt_cpu3_wfx_dbg_req_gclk (ck_dt_cpu3_wfx_dbg_req_gclk), + .dt_cpu0_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_cpu0_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_cpu0_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_cpu0_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_cpu0_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_cpu1_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_cpu1_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_cpu1_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_cpu1_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_cpu1_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_cpu2_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_cpu2_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_cpu2_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_cpu2_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_cpu2_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_cpu3_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_cpu3_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_cpu3_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_cpu3_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_cpu3_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .nPRESETDBG (nPRESETDBG) + ); // udt_pclk + + maia_intctrl uic( // outputs + .ICCTDATA (ICCTDATA[15:0]), + .ICCTID (ICCTID[1:0]), + .ICCTLAST (ICCTLAST), + .ICCTVALID (ICCTVALID), + .ICDTREADY (ICDTREADY), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr_o[`MAIA_CN:0]), + .ic_cpu0_l2_dsb_block (ic_cpu0_l2_dsb_block), + .ic_cpu0_spr_rd_data (ic_cpu0_spr_rd_data[63:0]), + .ic_cpu1_l2_dsb_block (ic_cpu1_l2_dsb_block), + .ic_cpu1_spr_rd_data (ic_cpu1_spr_rd_data[63:0]), + .ic_cpu2_l2_dsb_block (ic_cpu2_l2_dsb_block), + .ic_cpu2_spr_rd_data (ic_cpu2_spr_rd_data[63:0]), + .ic_cpu3_l2_dsb_block (ic_cpu3_l2_dsb_block), + .ic_cpu3_spr_rd_data (ic_cpu3_spr_rd_data[63:0]), + .ic_el_change_complete_o (ic_el_change_complete_o[`MAIA_CN:0]), + .ic_hcr_change_complete_o (ic_hcr_change_complete_o[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0_o[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1_o[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc_o[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .ic_p_rdata (ic_p_rdata[31:0]), + .ic_p_rdata_valid (ic_p_rdata_valid), + .ic_p_ready (ic_p_ready), + .ic_p_valid (ic_p_valid[`MAIA_CN:0]), + .ic_sample_spr_o (ic_sample_spr_o[`MAIA_CN:0]), + .ic_scr_change_complete_o (ic_scr_change_complete_o[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en_o[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en_o[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en_o[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en_o[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap_o[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap_o[`MAIA_CN:0]), + .nVCPUMNTIRQ (nVCPUMNTIRQ[`MAIA_CN:0]), + + // inputs + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .GICCDISABLE (GICCDISABLE), + .ICCTREADY (ICCTREADY), + .ICDTDATA (ICDTDATA[15:0]), + .ICDTDEST (ICDTDEST[1:0]), + .ICDTLAST (ICDTLAST), + .ICDTVALID (ICDTVALID), + .ck_areset_l2 (ck_areset_l2), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_crcx_clk_en_n_ic (ck_cpu0_crcx_clk_en_n_ic), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_crcx_clk_en_n_ic (ck_cpu1_crcx_clk_en_n_ic), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_crcx_clk_en_n_ic (ck_cpu2_crcx_clk_en_n_ic), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_crcx_clk_en_n_ic (ck_cpu3_crcx_clk_en_n_ic), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_aa64naa32_i (ds_cpu0_ic_aa64naa32_i), + .ds_cpu0_cpsr_mode_i (ds_cpu0_ic_cpsr_mode_i[4:0]), + .ds_cpu0_hcr_change_i (ds_cpu0_ic_hcr_change_i), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu0_sample_spr_i (ds_cpu0_ic_sample_spr_i), + .ds_cpu0_scr_change_i (ds_cpu0_ic_scr_change_i), + .ds_cpu1_aa64naa32_i (ds_cpu1_ic_aa64naa32_i), + .ds_cpu1_cpsr_mode_i (ds_cpu1_ic_cpsr_mode_i[4:0]), + .ds_cpu1_hcr_change_i (ds_cpu1_ic_hcr_change_i), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu1_sample_spr_i (ds_cpu1_ic_sample_spr_i), + .ds_cpu1_scr_change_i (ds_cpu1_ic_scr_change_i), + .ds_cpu2_aa64naa32_i (ds_cpu2_ic_aa64naa32_i), + .ds_cpu2_cpsr_mode_i (ds_cpu2_ic_cpsr_mode_i[4:0]), + .ds_cpu2_hcr_change_i (ds_cpu2_ic_hcr_change_i), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu2_sample_spr_i (ds_cpu2_ic_sample_spr_i), + .ds_cpu2_scr_change_i (ds_cpu2_ic_scr_change_i), + .ds_cpu3_aa64naa32_i (ds_cpu3_ic_aa64naa32_i), + .ds_cpu3_cpsr_mode_i (ds_cpu3_ic_cpsr_mode_i[4:0]), + .ds_cpu3_hcr_change_i (ds_cpu3_ic_hcr_change_i), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_cpu3_sample_spr_i (ds_cpu3_ic_sample_spr_i), + .ds_cpu3_scr_change_i (ds_cpu3_ic_scr_change_i), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_cpu0_wr_decerr_i (l2_cpu0_wr_decerr_q), + .l2_cpu0_wr_slverr_i (l2_cpu0_wr_slverr_q), + .l2_cpu1_wr_decerr_i (l2_cpu1_wr_decerr_q), + .l2_cpu1_wr_slverr_i (l2_cpu1_wr_slverr_q), + .l2_cpu2_wr_decerr_i (l2_cpu2_wr_decerr_q), + .l2_cpu2_wr_slverr_i (l2_cpu2_wr_slverr_q), + .l2_cpu3_wr_decerr_i (l2_cpu3_wr_decerr_q), + .l2_cpu3_wr_slverr_i (l2_cpu3_wr_slverr_q), + .l2_p_addr (l2_p_addr[13:0]), + .l2_p_cpu (l2_p_cpu[1:0]), + .l2_p_nsecure (l2_p_nsecure), + .l2_p_sel (l2_p_sel[2:0]), + .l2_p_wdata (l2_p_wdata[31:0]), + .l2_p_write (l2_p_write), + .ls_cpu0_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_cpu0_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_cpu0_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_cpu0_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_cpu0_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_cpu0_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ls_cpu1_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_cpu1_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_cpu1_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_cpu1_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_cpu1_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_cpu1_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ls_cpu2_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_cpu2_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_cpu2_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_cpu2_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_cpu2_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_cpu2_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ls_cpu3_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_cpu3_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_cpu3_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_cpu3_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_cpu3_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_cpu3_raw_eae_secure (ls_cpu3_raw_eae_secure), + .nFIQ (nFIQ[`MAIA_CN:0]), + .nIRQ (nIRQ[`MAIA_CN:0]), + .nREI (nREI[`MAIA_CN:0]), + .nSEI (nSEI[`MAIA_CN:0]), + .nVFIQ (nVFIQ[`MAIA_CN:0]), + .nVIRQ (nVIRQ[`MAIA_CN:0]), + .nVSEI (nVSEI[`MAIA_CN:0]) + ); // uic + + maia_ck_l2 uck_l2( // outputs + .ck_gclkb0 (ck_gclkb0), + .ck_gclkb1 (ck_gclkb1), + .ck_gclkfr (ck_gclkfr), + .ck_gclkl2 (ck_gclkl2), + + // inputs + .DFTL2CLKDISABLE (DFTL2CLKDISABLE), + .DFTSE (DFTSE), + .ck_gclktl2 (ck_gclktl2), + .ck_l2_logic_clk_en (ck_l2_logic_clk_en), + .ck_l2_tbnk0_clk_en (ck_l2_tbnk0_clk_en), + .ck_l2_tbnk1_clk_en (ck_l2_tbnk1_clk_en), + .l2_reset3 (l2_reset3) + ); // uck_l2 + + maia_ck_top uck_top( // outputs + .ck_gclkt (ck_gclkt[`MAIA_CN:0]), + .ck_gclktl2 (ck_gclktl2), + + // inputs + .CLK (CLK), + .CLKEN (CLKEN), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ) + ); // uck_top + + maia_ck_logic uck_logic( // outputs + .CPUQACCEPTn (CPUQACCEPTn[`MAIA_CN:0]), + .CPUQACTIVE (CPUQACTIVE[`MAIA_CN:0]), + .CPUQDENY (CPUQDENY[`MAIA_CN:0]), + .STANDBYWFE (STANDBYWFE[`MAIA_CN:0]), + .STANDBYWFI (STANDBYWFI[`MAIA_CN:0]), + .STANDBYWFIL2 (STANDBYWFIL2), + .WARMRSTREQ (WARMRSTREQ[`MAIA_CN:0]), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_areset_l2dt (ck_cpu0_areset_l2dt), + .ck_cpu0_commrx (ck_cpu0_commrx), + .ck_cpu0_commtx (ck_cpu0_commtx), + .ck_cpu0_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_cpu0_crcx_clk_en_n_ic (ck_cpu0_crcx_clk_en_n_ic), + .ck_cpu0_dbgnopwrdwn (ck_cpu0_dbgnopwrdwn), + .ck_cpu0_dbgrstreq (ck_cpu0_dbgrstreq), + .ck_cpu0_dt_standbywfx (ck_cpu0_dt_standbywfx), + .ck_cpu0_dt_wfx_ack (ck_cpu0_dt_wfx_ack), + .ck_cpu0_event_reg (ck_cpu0_event_reg), + .ck_cpu0_l2_standbywfi (ck_cpu0_l2_standbywfi), + .ck_cpu0_l2_standbywfx (ck_cpu0_l2_standbywfx), + .ck_cpu0_ncommirq (ck_cpu0_ncommirq), + .ck_cpu0_npmuirq (ck_cpu0_npmuirq), + .ck_cpu0_poreset_status (ck_cpu0_poreset_status), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu0_reset1_n_l2dt (ck_cpu0_reset1_n_l2dt), + .ck_cpu0_wfe_ack (ck_cpu0_wfe_ack), + .ck_cpu0_wfi_ack (ck_cpu0_wfi_ack), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_areset_l2dt (ck_cpu1_areset_l2dt), + .ck_cpu1_commrx (ck_cpu1_commrx), + .ck_cpu1_commtx (ck_cpu1_commtx), + .ck_cpu1_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_cpu1_crcx_clk_en_n_ic (ck_cpu1_crcx_clk_en_n_ic), + .ck_cpu1_dbgnopwrdwn (ck_cpu1_dbgnopwrdwn), + .ck_cpu1_dbgrstreq (ck_cpu1_dbgrstreq), + .ck_cpu1_dt_standbywfx (ck_cpu1_dt_standbywfx), + .ck_cpu1_dt_wfx_ack (ck_cpu1_dt_wfx_ack), + .ck_cpu1_event_reg (ck_cpu1_event_reg), + .ck_cpu1_l2_standbywfi (ck_cpu1_l2_standbywfi), + .ck_cpu1_l2_standbywfx (ck_cpu1_l2_standbywfx), + .ck_cpu1_ncommirq (ck_cpu1_ncommirq), + .ck_cpu1_npmuirq (ck_cpu1_npmuirq), + .ck_cpu1_poreset_status (ck_cpu1_poreset_status), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu1_reset1_n_l2dt (ck_cpu1_reset1_n_l2dt), + .ck_cpu1_wfe_ack (ck_cpu1_wfe_ack), + .ck_cpu1_wfi_ack (ck_cpu1_wfi_ack), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_areset_l2dt (ck_cpu2_areset_l2dt), + .ck_cpu2_commrx (ck_cpu2_commrx), + .ck_cpu2_commtx (ck_cpu2_commtx), + .ck_cpu2_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_cpu2_crcx_clk_en_n_ic (ck_cpu2_crcx_clk_en_n_ic), + .ck_cpu2_dbgnopwrdwn (ck_cpu2_dbgnopwrdwn), + .ck_cpu2_dbgrstreq (ck_cpu2_dbgrstreq), + .ck_cpu2_dt_standbywfx (ck_cpu2_dt_standbywfx), + .ck_cpu2_dt_wfx_ack (ck_cpu2_dt_wfx_ack), + .ck_cpu2_event_reg (ck_cpu2_event_reg), + .ck_cpu2_l2_standbywfi (ck_cpu2_l2_standbywfi), + .ck_cpu2_l2_standbywfx (ck_cpu2_l2_standbywfx), + .ck_cpu2_ncommirq (ck_cpu2_ncommirq), + .ck_cpu2_npmuirq (ck_cpu2_npmuirq), + .ck_cpu2_poreset_status (ck_cpu2_poreset_status), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu2_reset1_n_l2dt (ck_cpu2_reset1_n_l2dt), + .ck_cpu2_wfe_ack (ck_cpu2_wfe_ack), + .ck_cpu2_wfi_ack (ck_cpu2_wfi_ack), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_areset_l2dt (ck_cpu3_areset_l2dt), + .ck_cpu3_commrx (ck_cpu3_commrx), + .ck_cpu3_commtx (ck_cpu3_commtx), + .ck_cpu3_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_cpu3_crcx_clk_en_n_ic (ck_cpu3_crcx_clk_en_n_ic), + .ck_cpu3_dbgnopwrdwn (ck_cpu3_dbgnopwrdwn), + .ck_cpu3_dbgrstreq (ck_cpu3_dbgrstreq), + .ck_cpu3_dt_standbywfx (ck_cpu3_dt_standbywfx), + .ck_cpu3_dt_wfx_ack (ck_cpu3_dt_wfx_ack), + .ck_cpu3_event_reg (ck_cpu3_event_reg), + .ck_cpu3_l2_standbywfi (ck_cpu3_l2_standbywfi), + .ck_cpu3_l2_standbywfx (ck_cpu3_l2_standbywfx), + .ck_cpu3_ncommirq (ck_cpu3_ncommirq), + .ck_cpu3_npmuirq (ck_cpu3_npmuirq), + .ck_cpu3_poreset_status (ck_cpu3_poreset_status), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_cpu3_reset1_n_l2dt (ck_cpu3_reset1_n_l2dt), + .ck_cpu3_wfe_ack (ck_cpu3_wfe_ack), + .ck_cpu3_wfi_ack (ck_cpu3_wfi_ack), + .ck_dt_cpu0_coredbg_in_reset_gclk (ck_dt_cpu0_coredbg_in_reset_gclk), + .ck_dt_cpu0_cti_trigin_1to0_gclk (ck_dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu0_et_oslock_gclk (ck_dt_cpu0_et_oslock_gclk), + .ck_dt_cpu0_hlt_dbgevt_ok_gclk (ck_dt_cpu0_hlt_dbgevt_ok_gclk), + .ck_dt_cpu0_os_double_lock_gclk (ck_dt_cpu0_os_double_lock_gclk), + .ck_dt_cpu0_pmusnapshot_ack_gclk (ck_dt_cpu0_pmusnapshot_ack_gclk), + .ck_dt_cpu0_wfx_dbg_req_gclk (ck_dt_cpu0_wfx_dbg_req_gclk), + .ck_dt_cpu1_coredbg_in_reset_gclk (ck_dt_cpu1_coredbg_in_reset_gclk), + .ck_dt_cpu1_cti_trigin_1to0_gclk (ck_dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu1_et_oslock_gclk (ck_dt_cpu1_et_oslock_gclk), + .ck_dt_cpu1_hlt_dbgevt_ok_gclk (ck_dt_cpu1_hlt_dbgevt_ok_gclk), + .ck_dt_cpu1_os_double_lock_gclk (ck_dt_cpu1_os_double_lock_gclk), + .ck_dt_cpu1_pmusnapshot_ack_gclk (ck_dt_cpu1_pmusnapshot_ack_gclk), + .ck_dt_cpu1_wfx_dbg_req_gclk (ck_dt_cpu1_wfx_dbg_req_gclk), + .ck_dt_cpu2_coredbg_in_reset_gclk (ck_dt_cpu2_coredbg_in_reset_gclk), + .ck_dt_cpu2_cti_trigin_1to0_gclk (ck_dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu2_et_oslock_gclk (ck_dt_cpu2_et_oslock_gclk), + .ck_dt_cpu2_hlt_dbgevt_ok_gclk (ck_dt_cpu2_hlt_dbgevt_ok_gclk), + .ck_dt_cpu2_os_double_lock_gclk (ck_dt_cpu2_os_double_lock_gclk), + .ck_dt_cpu2_pmusnapshot_ack_gclk (ck_dt_cpu2_pmusnapshot_ack_gclk), + .ck_dt_cpu2_wfx_dbg_req_gclk (ck_dt_cpu2_wfx_dbg_req_gclk), + .ck_dt_cpu3_coredbg_in_reset_gclk (ck_dt_cpu3_coredbg_in_reset_gclk), + .ck_dt_cpu3_cti_trigin_1to0_gclk (ck_dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu3_et_oslock_gclk (ck_dt_cpu3_et_oslock_gclk), + .ck_dt_cpu3_hlt_dbgevt_ok_gclk (ck_dt_cpu3_hlt_dbgevt_ok_gclk), + .ck_dt_cpu3_os_double_lock_gclk (ck_dt_cpu3_os_double_lock_gclk), + .ck_dt_cpu3_pmusnapshot_ack_gclk (ck_dt_cpu3_pmusnapshot_ack_gclk), + .ck_dt_cpu3_wfx_dbg_req_gclk (ck_dt_cpu3_wfx_dbg_req_gclk), + .ck_l2_ace_inactive (ck_l2_ace_inactive), + .ck_l2_acp_inactive (ck_l2_acp_inactive), + .ck_l2_sky_link_deactivate (ck_l2_sky_link_deactivate), + + // inputs + .ACINACTM (ACINACTM), + .AINACTS (AINACTS), + .CPUQREQn (CPUQREQn[`MAIA_CN:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .ck_gclkfr (ck_gclkfr), + .clrexmon_c1 (clrexmon_c1), + .commrx_cpu0_i (commrx_cpu0_i), + .commrx_cpu1_i (commrx_cpu1_i), + .commrx_cpu2_i (commrx_cpu2_i), + .commrx_cpu3_i (commrx_cpu3_i), + .commtx_cpu0_i (commtx_cpu0_i), + .commtx_cpu1_i (commtx_cpu1_i), + .commtx_cpu2_i (commtx_cpu2_i), + .commtx_cpu3_i (commtx_cpu3_i), + .dbgnopwrdwn_cpu0_i (dbgnopwrdwn_cpu0_i), + .dbgnopwrdwn_cpu1_i (dbgnopwrdwn_cpu1_i), + .dbgnopwrdwn_cpu2_i (dbgnopwrdwn_cpu2_i), + .dbgnopwrdwn_cpu3_i (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu0_i (dbgrstreq_cpu0_i), + .dbgrstreq_cpu1_i (dbgrstreq_cpu1_i), + .dbgrstreq_cpu2_i (dbgrstreq_cpu2_i), + .dbgrstreq_cpu3_i (dbgrstreq_cpu3_i), + .ds_cpu0_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpu0_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_cpu0_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_cpu0_flush (ds_cpu0_flush), + .ds_cpu0_flush_type (ds_cpu0_flush_type[5:0]), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_hcr_vf (ds_cpu0_hcr_vf), + .ds_cpu0_hcr_vi (ds_cpu0_hcr_vi), + .ds_cpu0_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_cpu0_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_cpu0_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_cpu0_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_cpu0_reset_req (ds_cpu0_reset_req), + .ds_cpu0_sevl_req (ds_cpu0_sevl_req), + .ds_cpu0_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_cpu0_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_cpu0_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_cpu0_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_cpu0_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_cpu0_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_cpu0_wfe_req (ds_cpu0_wfe_req), + .ds_cpu0_wfi_req (ds_cpu0_wfi_req), + .ds_cpu1_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpu1_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_cpu1_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_cpu1_flush (ds_cpu1_flush), + .ds_cpu1_flush_type (ds_cpu1_flush_type[5:0]), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_hcr_vf (ds_cpu1_hcr_vf), + .ds_cpu1_hcr_vi (ds_cpu1_hcr_vi), + .ds_cpu1_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_cpu1_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_cpu1_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_cpu1_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_cpu1_reset_req (ds_cpu1_reset_req), + .ds_cpu1_sevl_req (ds_cpu1_sevl_req), + .ds_cpu1_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_cpu1_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_cpu1_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_cpu1_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_cpu1_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_cpu1_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_cpu1_wfe_req (ds_cpu1_wfe_req), + .ds_cpu1_wfi_req (ds_cpu1_wfi_req), + .ds_cpu2_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpu2_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_cpu2_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_cpu2_flush (ds_cpu2_flush), + .ds_cpu2_flush_type (ds_cpu2_flush_type[5:0]), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_hcr_vf (ds_cpu2_hcr_vf), + .ds_cpu2_hcr_vi (ds_cpu2_hcr_vi), + .ds_cpu2_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_cpu2_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_cpu2_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_cpu2_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_cpu2_reset_req (ds_cpu2_reset_req), + .ds_cpu2_sevl_req (ds_cpu2_sevl_req), + .ds_cpu2_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_cpu2_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_cpu2_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_cpu2_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_cpu2_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_cpu2_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_cpu2_wfe_req (ds_cpu2_wfe_req), + .ds_cpu2_wfi_req (ds_cpu2_wfi_req), + .ds_cpu3_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpu3_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_cpu3_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_cpu3_flush (ds_cpu3_flush), + .ds_cpu3_flush_type (ds_cpu3_flush_type[5:0]), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_hcr_vf (ds_cpu3_hcr_vf), + .ds_cpu3_hcr_vi (ds_cpu3_hcr_vi), + .ds_cpu3_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_cpu3_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_cpu3_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_cpu3_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_cpu3_reset_req (ds_cpu3_reset_req), + .ds_cpu3_sevl_req (ds_cpu3_sevl_req), + .ds_cpu3_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_cpu3_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_cpu3_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_cpu3_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_cpu3_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_cpu3_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_cpu3_wfe_req (ds_cpu3_wfe_req), + .ds_cpu3_wfi_req (ds_cpu3_wfi_req), + .dt_cpu0_apb_active_pclk (dt_cpu0_apb_active_pclk), + .dt_cpu0_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cpu0_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cpu0_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_cpu0_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_cpu0_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_cpu0_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_cpu0_poreset_status_ack_pclk (dt_cpu0_poreset_status_ack_pclk), + .dt_cpu0_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_apb_active_pclk (dt_cpu1_apb_active_pclk), + .dt_cpu1_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cpu1_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cpu1_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_cpu1_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_cpu1_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_cpu1_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_cpu1_poreset_status_ack_pclk (dt_cpu1_poreset_status_ack_pclk), + .dt_cpu1_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_apb_active_pclk (dt_cpu2_apb_active_pclk), + .dt_cpu2_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cpu2_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cpu2_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_cpu2_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_cpu2_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_cpu2_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_cpu2_poreset_status_ack_pclk (dt_cpu2_poreset_status_ack_pclk), + .dt_cpu2_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_apb_active_pclk (dt_cpu3_apb_active_pclk), + .dt_cpu3_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cpu3_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cpu3_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_cpu3_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_cpu3_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_cpu3_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_cpu3_poreset_status_ack_pclk (dt_cpu3_poreset_status_ack_pclk), + .dt_cpu3_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_cpu0_snp_active (l2_cpu0_snp_active), + .l2_cpu1_snp_active (l2_cpu1_snp_active), + .l2_cpu2_snp_active (l2_cpu2_snp_active), + .l2_cpu3_snp_active (l2_cpu3_snp_active), + .l2_idle (l2_idle), + .l2_mbist1_en_b1 (l2_mbist1_en_b1[`MAIA_CN:0]), + .l2_reset3 (l2_reset3), + .l2_sky_link_stopped (1'b1), + .ls_cpu0_clrexmon (ls_cpu0_clrexmon), + .ls_cpu1_clrexmon (ls_cpu1_clrexmon), + .ls_cpu2_clrexmon (ls_cpu2_clrexmon), + .ls_cpu3_clrexmon (ls_cpu3_clrexmon), + .nCORERESET (nCORERESET[`MAIA_CN:0]), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .ncommirq_cpu0_i (ncommirq_cpu0_i), + .ncommirq_cpu1_i (ncommirq_cpu1_i), + .ncommirq_cpu2_i (ncommirq_cpu2_i), + .ncommirq_cpu3_i (ncommirq_cpu3_i), + .npmuirq_cpu0_i (npmuirq_cpu0_i), + .npmuirq_cpu1_i (npmuirq_cpu1_i), + .npmuirq_cpu2_i (npmuirq_cpu2_i), + .npmuirq_cpu3_i (npmuirq_cpu3_i), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_event_sev (tm_cpu0_event_sev), + .tm_cpu1_event_sev (tm_cpu1_event_sev), + .tm_cpu2_event_sev (tm_cpu2_event_sev), + .tm_cpu3_event_sev (tm_cpu3_event_sev) + ); // uck_logic + + maia_cpu_io ucpu_io( // outputs + .aa64naa32_cpu0_o (aa64naa32_cpu0_o), + .aa64naa32_cpu1_o (aa64naa32_cpu1_o), + .aa64naa32_cpu2_o (aa64naa32_cpu2_o), + .aa64naa32_cpu3_o (aa64naa32_cpu3_o), + .cfgend_cpu0_o (cfgend_cpu0_o), + .cfgend_cpu1_o (cfgend_cpu1_o), + .cfgend_cpu2_o (cfgend_cpu2_o), + .cfgend_cpu3_o (cfgend_cpu3_o), + .cfgte_cpu0_o (cfgte_cpu0_o), + .cfgte_cpu1_o (cfgte_cpu1_o), + .cfgte_cpu2_o (cfgte_cpu2_o), + .cfgte_cpu3_o (cfgte_cpu3_o), + .clrexmon_c1 (clrexmon_c1), + .clrexmonack_o (CLREXMONACK), + .clusteridaff1_cpu0_o (clusteridaff1_cpu0_o[7:0]), + .clusteridaff1_cpu1_o (clusteridaff1_cpu1_o[7:0]), + .clusteridaff1_cpu2_o (clusteridaff1_cpu2_o[7:0]), + .clusteridaff1_cpu3_o (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu0_o (clusteridaff2_cpu0_o[7:0]), + .clusteridaff2_cpu1_o (clusteridaff2_cpu1_o[7:0]), + .clusteridaff2_cpu2_o (clusteridaff2_cpu2_o[7:0]), + .clusteridaff2_cpu3_o (clusteridaff2_cpu3_o[7:0]), + .commrx_o (COMMRX[`MAIA_CN:0]), + .commtx_o (COMMTX[`MAIA_CN:0]), + .cp15sdisable_cpu0_o (cp15sdisable_cpu0_o), + .cp15sdisable_cpu1_o (cp15sdisable_cpu1_o), + .cp15sdisable_cpu2_o (cp15sdisable_cpu2_o), + .cp15sdisable_cpu3_o (cp15sdisable_cpu3_o), + .cpuid_cpu0_o (cpuid_cpu0_o[1:0]), + .cpuid_cpu1_o (cpuid_cpu1_o[1:0]), + .cpuid_cpu2_o (cpuid_cpu2_o[1:0]), + .cpuid_cpu3_o (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu0_o (cryptodisable_cpu0_o), + .cryptodisable_cpu1_o (cryptodisable_cpu1_o), + .cryptodisable_cpu2_o (cryptodisable_cpu2_o), + .cryptodisable_cpu3_o (cryptodisable_cpu3_o), + .dbgack_o (DBGACK[`MAIA_CN:0]), + .dbgen_cpu0_o (dbgen_cpu0_o), + .dbgen_cpu1_o (dbgen_cpu1_o), + .dbgen_cpu2_o (dbgen_cpu2_o), + .dbgen_cpu3_o (dbgen_cpu3_o), + .dbgl1rstdisable_cpu0_o (dbgl1rstdisable_cpu0_o), + .dbgl1rstdisable_cpu1_o (dbgl1rstdisable_cpu1_o), + .dbgl1rstdisable_cpu2_o (dbgl1rstdisable_cpu2_o), + .dbgl1rstdisable_cpu3_o (dbgl1rstdisable_cpu3_o), + .dbgnopwrdwn_o (DBGNOPWRDWN[`MAIA_CN:0]), + .dbgromaddr_cpu0_o (dbgromaddr_cpu0_o[43:12]), + .dbgromaddr_cpu1_o (dbgromaddr_cpu1_o[43:12]), + .dbgromaddr_cpu2_o (dbgromaddr_cpu2_o[43:12]), + .dbgromaddr_cpu3_o (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu0_o (dbgromaddrv_cpu0_o), + .dbgromaddrv_cpu1_o (dbgromaddrv_cpu1_o), + .dbgromaddrv_cpu2_o (dbgromaddrv_cpu2_o), + .dbgromaddrv_cpu3_o (dbgromaddrv_cpu3_o), + .dbgrstreq_o (DBGRSTREQ[`MAIA_CN:0]), + .dftcrclkdisable_cpu0_o (dftcrclkdisable_cpu0_o), + .dftcrclkdisable_cpu1_o (dftcrclkdisable_cpu1_o), + .dftcrclkdisable_cpu2_o (dftcrclkdisable_cpu2_o), + .dftcrclkdisable_cpu3_o (dftcrclkdisable_cpu3_o), + .dftramhold_cpu0_o (dftramhold_cpu0_o), + .dftramhold_cpu1_o (dftramhold_cpu1_o), + .dftramhold_cpu2_o (dftramhold_cpu2_o), + .dftramhold_cpu3_o (dftramhold_cpu3_o), + .dftrstdisable_cpu0_o (dftrstdisable_cpu0_o), + .dftrstdisable_cpu1_o (dftrstdisable_cpu1_o), + .dftrstdisable_cpu2_o (dftrstdisable_cpu2_o), + .dftrstdisable_cpu3_o (dftrstdisable_cpu3_o), + .dftse_cpu0_o (dftse_cpu0_o), + .dftse_cpu1_o (dftse_cpu1_o), + .dftse_cpu2_o (dftse_cpu2_o), + .dftse_cpu3_o (dftse_cpu3_o), + .eventi_sev (eventi_sev), + .evento_o (EVENTO), + .giccdisable_cpu0_o (giccdisable_cpu0_o), + .giccdisable_cpu1_o (giccdisable_cpu1_o), + .giccdisable_cpu2_o (giccdisable_cpu2_o), + .giccdisable_cpu3_o (giccdisable_cpu3_o), + .ncommirq_o (nCOMMIRQ[`MAIA_CN:0]), + .ncorereset_cpu0_o (ncorereset_cpu0_o), + .ncorereset_cpu1_o (ncorereset_cpu1_o), + .ncorereset_cpu2_o (ncorereset_cpu2_o), + .ncorereset_cpu3_o (ncorereset_cpu3_o), + .ncpuporeset_cpu0_o (ncpuporeset_cpu0_o), + .ncpuporeset_cpu1_o (ncpuporeset_cpu1_o), + .ncpuporeset_cpu2_o (ncpuporeset_cpu2_o), + .ncpuporeset_cpu3_o (ncpuporeset_cpu3_o), + .niden_cpu0_o (niden_cpu0_o), + .niden_cpu1_o (niden_cpu1_o), + .niden_cpu2_o (niden_cpu2_o), + .niden_cpu3_o (niden_cpu3_o), + .nmbistreset_cpu0_o (nmbistreset_cpu0_o), + .nmbistreset_cpu1_o (nmbistreset_cpu1_o), + .nmbistreset_cpu2_o (nmbistreset_cpu2_o), + .nmbistreset_cpu3_o (nmbistreset_cpu3_o), + .npmuirq_o (nPMUIRQ[`MAIA_CN:0]), + .pmuevent0_o (PMUEVENT0[24:0]), + .pmuevent1_o (PMUEVENT1[24:0]), + .pmuevent2_o (PMUEVENT2[24:0]), + .pmuevent3_o (PMUEVENT3[24:0]), + .rvbaraddr_cpu0_o (rvbaraddr_cpu0_o[43:2]), + .rvbaraddr_cpu1_o (rvbaraddr_cpu1_o[43:2]), + .rvbaraddr_cpu2_o (rvbaraddr_cpu2_o[43:2]), + .rvbaraddr_cpu3_o (rvbaraddr_cpu3_o[43:2]), + .smpen_o (SMPEN[`MAIA_CN:0]), + .spiden_cpu0_o (spiden_cpu0_o), + .spiden_cpu1_o (spiden_cpu1_o), + .spiden_cpu2_o (spiden_cpu2_o), + .spiden_cpu3_o (spiden_cpu3_o), + .spniden_cpu0_o (spniden_cpu0_o), + .spniden_cpu1_o (spniden_cpu1_o), + .spniden_cpu2_o (spniden_cpu2_o), + .spniden_cpu3_o (spniden_cpu3_o), + .vinithi_cpu0_o (vinithi_cpu0_o), + .vinithi_cpu1_o (vinithi_cpu1_o), + .vinithi_cpu2_o (vinithi_cpu2_o), + .vinithi_cpu3_o (vinithi_cpu3_o), + + // inputs + .aa64naa32_i (AA64nAA32[`MAIA_CN:0]), + .cfgend_i (CFGEND[`MAIA_CN:0]), + .cfgte_i (CFGTE[`MAIA_CN:0]), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_areset_l2dt (ck_cpu0_areset_l2dt), + .ck_cpu0_commrx (ck_cpu0_commrx), + .ck_cpu0_commtx (ck_cpu0_commtx), + .ck_cpu0_dbgnopwrdwn (ck_cpu0_dbgnopwrdwn), + .ck_cpu0_dbgrstreq (ck_cpu0_dbgrstreq), + .ck_cpu0_ncommirq (ck_cpu0_ncommirq), + .ck_cpu0_npmuirq (ck_cpu0_npmuirq), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu0_reset1_n_l2dt (ck_cpu0_reset1_n_l2dt), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_areset_l2dt (ck_cpu1_areset_l2dt), + .ck_cpu1_commrx (ck_cpu1_commrx), + .ck_cpu1_commtx (ck_cpu1_commtx), + .ck_cpu1_dbgnopwrdwn (ck_cpu1_dbgnopwrdwn), + .ck_cpu1_dbgrstreq (ck_cpu1_dbgrstreq), + .ck_cpu1_ncommirq (ck_cpu1_ncommirq), + .ck_cpu1_npmuirq (ck_cpu1_npmuirq), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu1_reset1_n_l2dt (ck_cpu1_reset1_n_l2dt), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_areset_l2dt (ck_cpu2_areset_l2dt), + .ck_cpu2_commrx (ck_cpu2_commrx), + .ck_cpu2_commtx (ck_cpu2_commtx), + .ck_cpu2_dbgnopwrdwn (ck_cpu2_dbgnopwrdwn), + .ck_cpu2_dbgrstreq (ck_cpu2_dbgrstreq), + .ck_cpu2_ncommirq (ck_cpu2_ncommirq), + .ck_cpu2_npmuirq (ck_cpu2_npmuirq), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu2_reset1_n_l2dt (ck_cpu2_reset1_n_l2dt), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_areset_l2dt (ck_cpu3_areset_l2dt), + .ck_cpu3_commrx (ck_cpu3_commrx), + .ck_cpu3_commtx (ck_cpu3_commtx), + .ck_cpu3_dbgnopwrdwn (ck_cpu3_dbgnopwrdwn), + .ck_cpu3_dbgrstreq (ck_cpu3_dbgrstreq), + .ck_cpu3_ncommirq (ck_cpu3_ncommirq), + .ck_cpu3_npmuirq (ck_cpu3_npmuirq), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_cpu3_reset1_n_l2dt (ck_cpu3_reset1_n_l2dt), + .ck_gclkfr (ck_gclkfr), + .clrexmonreq_i (CLREXMONREQ), + .clusteridaff1_i (CLUSTERIDAFF1[7:0]), + .clusteridaff2_i (CLUSTERIDAFF2[7:0]), + .cp15sdisable_i (CP15SDISABLE[`MAIA_CN:0]), + .cryptodisable_i (CRYPTODISABLE[`MAIA_CN:0]), + .dbgack_cpu0_i (dbgack_cpu0_i), + .dbgack_cpu1_i (dbgack_cpu1_i), + .dbgack_cpu2_i (dbgack_cpu2_i), + .dbgack_cpu3_i (dbgack_cpu3_i), + .dbgen_i (DBGEN[`MAIA_CN:0]), + .dbgl1rstdisable_i (DBGL1RSTDISABLE), + .dbgromaddr_i (DBGROMADDR[43:12]), + .dbgromaddrv_i (DBGROMADDRV), + .dftcrclkdisable_i (DFTCRCLKDISABLE[`MAIA_CN:0]), + .dftramhold_i (DFTRAMHOLD), + .dftrstdisable_i (DFTRSTDISABLE), + .dftse_i (DFTSE), + .ds_cpu0_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_cpu0_sev_req (ds_cpu0_sev_req), + .ds_cpu1_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_cpu1_sev_req (ds_cpu1_sev_req), + .ds_cpu2_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_cpu2_sev_req (ds_cpu2_sev_req), + .ds_cpu3_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_cpu3_sev_req (ds_cpu3_sev_req), + .eventi_i (EVENTI), + .giccdisable_i (GICCDISABLE), + .l2_reset3 (l2_reset3), + .ncorereset_i (nCORERESET[`MAIA_CN:0]), + .ncpuporeset_i (nCPUPORESET[`MAIA_CN:0]), + .niden_i (NIDEN[`MAIA_CN:0]), + .nmbistreset_i (nMBISTRESET), + .pm_export_cpu0_i (pm_export_cpu0_i), + .pm_export_cpu1_i (pm_export_cpu1_i), + .pm_export_cpu2_i (pm_export_cpu2_i), + .pm_export_cpu3_i (pm_export_cpu3_i), + .pmuevent_cpu0_i (pmuevent_cpu0_i[24:0]), + .pmuevent_cpu1_i (pmuevent_cpu1_i[24:0]), + .pmuevent_cpu2_i (pmuevent_cpu2_i[24:0]), + .pmuevent_cpu3_i (pmuevent_cpu3_i[24:0]), + .rvbaraddr0_i (RVBARADDR0[43:2]), + .rvbaraddr1_i (RVBARADDR1[43:2]), + .rvbaraddr2_i (RVBARADDR2[43:2]), + .rvbaraddr3_i (RVBARADDR3[43:2]), + .spiden_i (SPIDEN[`MAIA_CN:0]), + .spniden_i (SPNIDEN[`MAIA_CN:0]), + .vinithi_i (VINITHI[`MAIA_CN:0]) + ); // ucpu_io + + maia_dt_sb udt_sb( // outputs + .afreadym0_o (AFREADYM0), + .afreadym1_o (AFREADYM1), + .afreadym2_o (AFREADYM2), + .afreadym3_o (AFREADYM3), + .afvalidm_cpu0_o (afvalidm_cpu0_o), + .afvalidm_cpu1_o (afvalidm_cpu1_o), + .afvalidm_cpu2_o (afvalidm_cpu2_o), + .afvalidm_cpu3_o (afvalidm_cpu3_o), + .atbytesm0_o (ATBYTESM0[1:0]), + .atbytesm1_o (ATBYTESM1[1:0]), + .atbytesm2_o (ATBYTESM2[1:0]), + .atbytesm3_o (ATBYTESM3[1:0]), + .atclken_cpu0_o (atclken_cpu0_o), + .atclken_cpu1_o (atclken_cpu1_o), + .atclken_cpu2_o (atclken_cpu2_o), + .atclken_cpu3_o (atclken_cpu3_o), + .atdatam0_o (ATDATAM0[31:0]), + .atdatam1_o (ATDATAM1[31:0]), + .atdatam2_o (ATDATAM2[31:0]), + .atdatam3_o (ATDATAM3[31:0]), + .atidm0_o (ATIDM0[6:0]), + .atidm1_o (ATIDM1[6:0]), + .atidm2_o (ATIDM2[6:0]), + .atidm3_o (ATIDM3[6:0]), + .atreadym_cpu0_o (atreadym_cpu0_o), + .atreadym_cpu1_o (atreadym_cpu1_o), + .atreadym_cpu2_o (atreadym_cpu2_o), + .atreadym_cpu3_o (atreadym_cpu3_o), + .atvalidm0_o (ATVALIDM0), + .atvalidm1_o (ATVALIDM1), + .atvalidm2_o (ATVALIDM2), + .atvalidm3_o (ATVALIDM3), + .syncreqm_cpu0_o (syncreqm_cpu0_o), + .syncreqm_cpu1_o (syncreqm_cpu1_o), + .syncreqm_cpu2_o (syncreqm_cpu2_o), + .syncreqm_cpu3_o (syncreqm_cpu3_o), + .tsvalueb_cpu0_o (tsvalueb_cpu0_o[63:0]), + .tsvalueb_cpu1_o (tsvalueb_cpu1_o[63:0]), + .tsvalueb_cpu2_o (tsvalueb_cpu2_o[63:0]), + .tsvalueb_cpu3_o (tsvalueb_cpu3_o[63:0]), + + // inputs + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .TSVALUEB (TSVALUEB[63:0]), + .afreadym_cpu0_i (afreadym_cpu0_i), + .afreadym_cpu1_i (afreadym_cpu1_i), + .afreadym_cpu2_i (afreadym_cpu2_i), + .afreadym_cpu3_i (afreadym_cpu3_i), + .afvalidm0_i (AFVALIDM0), + .afvalidm1_i (AFVALIDM1), + .afvalidm2_i (AFVALIDM2), + .afvalidm3_i (AFVALIDM3), + .atbytesm_cpu0_i (atbytesm_cpu0_i[1:0]), + .atbytesm_cpu1_i (atbytesm_cpu1_i[1:0]), + .atbytesm_cpu2_i (atbytesm_cpu2_i[1:0]), + .atbytesm_cpu3_i (atbytesm_cpu3_i[1:0]), + .atclken_i (ATCLKEN), + .atdatam_cpu0_i (atdatam_cpu0_i[31:0]), + .atdatam_cpu1_i (atdatam_cpu1_i[31:0]), + .atdatam_cpu2_i (atdatam_cpu2_i[31:0]), + .atdatam_cpu3_i (atdatam_cpu3_i[31:0]), + .atidm_cpu0_i (atidm_cpu0_i[6:0]), + .atidm_cpu1_i (atidm_cpu1_i[6:0]), + .atidm_cpu2_i (atidm_cpu2_i[6:0]), + .atidm_cpu3_i (atidm_cpu3_i[6:0]), + .atreadym0_i (ATREADYM0), + .atreadym1_i (ATREADYM1), + .atreadym2_i (ATREADYM2), + .atreadym3_i (ATREADYM3), + .atvalidm_cpu0_i (atvalidm_cpu0_i), + .atvalidm_cpu1_i (atvalidm_cpu1_i), + .atvalidm_cpu2_i (atvalidm_cpu2_i), + .atvalidm_cpu3_i (atvalidm_cpu3_i), + .ck_gclkfr (ck_gclkfr), + .dt_cpu0_trcauxctlr_sb_rcg_disable_pclk (dt_cpu0_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu1_trcauxctlr_sb_rcg_disable_pclk (dt_cpu1_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu2_trcauxctlr_sb_rcg_disable_pclk (dt_cpu2_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu3_trcauxctlr_sb_rcg_disable_pclk (dt_cpu3_trcauxctlr_sb_rcg_disable_pclk), + .etclken_cpu0_i (etclken_cpu0_i), + .etclken_cpu1_i (etclken_cpu1_i), + .etclken_cpu2_i (etclken_cpu2_i), + .etclken_cpu3_i (etclken_cpu3_i), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nMBISTRESET (nMBISTRESET), + .syncreqm0_i (SYNCREQM0), + .syncreqm1_i (SYNCREQM1), + .syncreqm2_i (SYNCREQM2), + .syncreqm3_i (SYNCREQM3) + ); // udt_sb + + maia_ncpu_reg_rep uncpu_reg_rep( // outputs + .ds_cpu0_ic_aa64naa32_reg_o (ds_cpu0_ic_aa64naa32_i), + .ds_cpu0_ic_cpsr_mode_reg_o (ds_cpu0_ic_cpsr_mode_i[4:0]), + .ds_cpu0_ic_hcr_change_reg_o (ds_cpu0_ic_hcr_change_i), + .ds_cpu0_ic_sample_spr_reg_o (ds_cpu0_ic_sample_spr_i), + .ds_cpu0_ic_scr_change_reg_o (ds_cpu0_ic_scr_change_i), + .ds_cpu1_ic_aa64naa32_reg_o (ds_cpu1_ic_aa64naa32_i), + .ds_cpu1_ic_cpsr_mode_reg_o (ds_cpu1_ic_cpsr_mode_i[4:0]), + .ds_cpu1_ic_hcr_change_reg_o (ds_cpu1_ic_hcr_change_i), + .ds_cpu1_ic_sample_spr_reg_o (ds_cpu1_ic_sample_spr_i), + .ds_cpu1_ic_scr_change_reg_o (ds_cpu1_ic_scr_change_i), + .ds_cpu2_ic_aa64naa32_reg_o (ds_cpu2_ic_aa64naa32_i), + .ds_cpu2_ic_cpsr_mode_reg_o (ds_cpu2_ic_cpsr_mode_i[4:0]), + .ds_cpu2_ic_hcr_change_reg_o (ds_cpu2_ic_hcr_change_i), + .ds_cpu2_ic_sample_spr_reg_o (ds_cpu2_ic_sample_spr_i), + .ds_cpu2_ic_scr_change_reg_o (ds_cpu2_ic_scr_change_i), + .ds_cpu3_ic_aa64naa32_reg_o (ds_cpu3_ic_aa64naa32_i), + .ds_cpu3_ic_cpsr_mode_reg_o (ds_cpu3_ic_cpsr_mode_i[4:0]), + .ds_cpu3_ic_hcr_change_reg_o (ds_cpu3_ic_hcr_change_i), + .ds_cpu3_ic_sample_spr_reg_o (ds_cpu3_ic_sample_spr_i), + .ds_cpu3_ic_scr_change_reg_o (ds_cpu3_ic_scr_change_i), + .ic_block_eoi_sgi_wr_reg_o (ic_block_eoi_sgi_wr[`MAIA_CN:0]), + .ic_el_change_complete_reg_o (ic_el_change_complete[`MAIA_CN:0]), + .ic_hcr_change_complete_reg_o (ic_hcr_change_complete[`MAIA_CN:0]), + .ic_ich_el2_tall0_reg_o (ic_ich_el2_tall0[`MAIA_CN:0]), + .ic_ich_el2_tall1_reg_o (ic_ich_el2_tall1[`MAIA_CN:0]), + .ic_ich_el2_tc_reg_o (ic_ich_el2_tc[`MAIA_CN:0]), + .ic_nfiq_reg_o (ic_nfiq[`MAIA_CN:0]), + .ic_nirq_reg_o (ic_nirq[`MAIA_CN:0]), + .ic_nsei_reg_o (ic_nsei[`MAIA_CN:0]), + .ic_nvfiq_reg_o (ic_nvfiq[`MAIA_CN:0]), + .ic_nvirq_reg_o (ic_nvirq[`MAIA_CN:0]), + .ic_nvsei_reg_o (ic_nvsei[`MAIA_CN:0]), + .ic_sample_spr_reg_o (ic_sample_spr[`MAIA_CN:0]), + .ic_scr_change_complete_reg_o (ic_scr_change_complete[`MAIA_CN:0]), + .ic_sra_el1ns_en_reg_o (ic_sra_el1ns_en[`MAIA_CN:0]), + .ic_sra_el1s_en_reg_o (ic_sra_el1s_en[`MAIA_CN:0]), + .ic_sra_el2_en_reg_o (ic_sra_el2_en[`MAIA_CN:0]), + .ic_sra_el3_en_reg_o (ic_sra_el3_en[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap_reg_o (ic_sre_el1ns_hyp_trap[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap_reg_o (ic_sre_el1ns_mon_trap[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap_reg_o (ic_sre_el1s_mon_trap[`MAIA_CN:0]), + .ic_sre_el2_mon_trap_reg_o (ic_sre_el2_mon_trap[`MAIA_CN:0]), + + // inputs + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_cpu0_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_cpu0_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_cpu0_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_cpu0_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_cpu1_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_cpu1_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_cpu1_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_cpu1_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_cpu1_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_cpu2_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_cpu2_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_cpu2_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_cpu2_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_cpu2_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_cpu3_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_cpu3_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_cpu3_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_cpu3_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_cpu3_ic_scr_change (ds_cpu3_ic_scr_change), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr_o[`MAIA_CN:0]), + .ic_el_change_complete (ic_el_change_complete_o[`MAIA_CN:0]), + .ic_hcr_change_complete (ic_hcr_change_complete_o[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0_o[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1_o[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc_o[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .ic_sample_spr (ic_sample_spr_o[`MAIA_CN:0]), + .ic_scr_change_complete (ic_scr_change_complete_o[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en_o[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en_o[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en_o[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en_o[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap_o[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap_o[`MAIA_CN:0]) + ); // uncpu_reg_rep + +//----------------------------------------------------------------------------- +// OVL Assertions +//----------------------------------------------------------------------------- +`ifdef ARM_ASSERT_ON + `include "maia_noncpu_feq28_val.v" +`endif + +endmodule // maia_noncpu_feq28 + +//ARMAUTO UNDEF START +`define MAIA_UNDEFINE +`include "maia_header.v" +`undef MAIA_UNDEFINE +//ARMAUTO UNDEF END diff --git a/Security Algo Accelerator/logical/maia/verilog/maia_noncpu_feq28_s.v b/Security Algo Accelerator/logical/maia/verilog/maia_noncpu_feq28_s.v new file mode 100644 index 0000000000..1517a5c1ba --- /dev/null +++ b/Security Algo Accelerator/logical/maia/verilog/maia_noncpu_feq28_s.v @@ -0,0 +1,7951 @@ +//----------------------------------------------------------------------------- +// The confidential and proprietary information contained in this file may +// only be used by a person authorised under and to the extent permitted +// by a subsisting licensing agreement from ARM Limited. +// +// (C) COPYRIGHT 2013-2014 ARM Limited. +// ALL RIGHTS RESERVED +// +// This entire notice must be reproduced on all copies of this file +// and copies of this file may only be made by a person if such person is +// permitted to do so under the terms of a subsisting license agreement +// from ARM Limited. +// +// Filename : $RCSfile: maia_noncpu_feq28_s.v $ +// Checked In : $Date: 2015-05-06 10:47:09 -0500 (Wed, 06 May 2015) $ +// Revision : $Revision: 73443 $ +// Release Information : Cortex-A72-r1p0-00rel0 +// +//----------------------------------------------------------------------------- +// Verilog-2001 (IEEE Std 1364-2001) +//----------------------------------------------------------------------------- + +//# +//# Overview +//# ======== +//# + +// +// This is top-level interconnect layer for the non-CPU blocks at the Maia top-level. +// + +//# +//# Module Declaration +//# ================== +//# + +`include "maia_header.v" + +`define MAIA_CN 3 + +module maia_noncpu_feq28_s ( + CLK, + CLKEN, + nCPUPORESET, + nCORERESET, + nL2RESET, + L2RSTDISABLE, + WARMRSTREQ, + CFGEND, + VINITHI, + CFGTE, + CP15SDISABLE, + CLUSTERIDAFF1, + CLUSTERIDAFF2, + AA64nAA32, + RVBARADDR0, +// BEGIN INCLUDE FOR CPU1 + RVBARADDR1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + RVBARADDR2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + RVBARADDR3, +// END INCLUDE FOR CPU3 + CRYPTODISABLE, + nFIQ, + nIRQ, + nSEI, + nREI, + nVFIQ, + nVIRQ, + nVSEI, +// BEGIN NO-GIC pins + nVCPUMNTIRQ, +// END NO-GIC pins + PERIPHBASE, +// BEGIN NO-GIC pins + GICCDISABLE, + ICDTVALID, + ICDTREADY, + ICDTDATA, + ICDTLAST, + ICDTDEST, + ICCTVALID, + ICCTREADY, + ICCTDATA, + ICCTLAST, + ICCTID, +// END NO-GIC pins + CNTVALUEB, + CNTCLKEN, + nCNTPNSIRQ, + nCNTPSIRQ, + nCNTVIRQ, + nCNTHPIRQ, + CLREXMONREQ, + CLREXMONACK, + EVENTI, + EVENTO, + STANDBYWFI, + STANDBYWFE, + STANDBYWFIL2, + SMPEN, + CPUQACTIVE, + CPUQREQn, + CPUQACCEPTn, + CPUQDENY, + L2QACTIVE, + L2QREQn, + L2QACCEPTn, + L2QDENY, + L2FLUSHREQ, + L2FLUSHDONE, + nINTERRIRQ, + nEXTERRIRQ, + SYSBARDISABLE, + BROADCASTINNER, + BROADCASTOUTER, + BROADCASTCACHEMAINT, + SCLKEN, + SINACT, + NODEID, + TXSACTIVE, + RXSACTIVE, + TXLINKACTIVEREQ, + TXLINKACTIVEACK, + RXLINKACTIVEREQ, + RXLINKACTIVEACK, + TXREQFLITPEND, + TXREQFLITV, + TXREQFLIT, + REQMEMATTR, + TXREQLCRDV, + TXRSPFLITPEND, + TXRSPFLITV, + TXRSPFLIT, + TXRSPLCRDV, + TXDATFLITPEND, + TXDATFLITV, + TXDATFLIT, + TXDATLCRDV, + RXSNPFLITPEND, + RXSNPFLITV, + RXSNPFLIT, + RXSNPLCRDV, + RXRSPFLITPEND, + RXRSPFLITV, + RXRSPFLIT, + RXRSPLCRDV, + RXDATFLITPEND, + RXDATFLITV, + RXDATFLIT, + RXDATLCRDV, + SAMMNBASE, + SAMADDRMAP0, + SAMADDRMAP1, + SAMADDRMAP2, + SAMADDRMAP3, + SAMADDRMAP4, + SAMADDRMAP5, + SAMADDRMAP6, + SAMADDRMAP7, + SAMADDRMAP8, + SAMADDRMAP9, + SAMADDRMAP10, + SAMADDRMAP11, + SAMADDRMAP12, + SAMADDRMAP13, + SAMADDRMAP14, + SAMADDRMAP15, + SAMADDRMAP16, + SAMADDRMAP17, + SAMADDRMAP18, + SAMADDRMAP19, + SAMMNNODEID, + SAMHNI0NODEID, + SAMHNI1NODEID, + SAMHNF0NODEID, + SAMHNF1NODEID, + SAMHNF2NODEID, + SAMHNF3NODEID, + SAMHNF4NODEID, + SAMHNF5NODEID, + SAMHNF6NODEID, + SAMHNF7NODEID, + SAMHNFMODE, + ACLKENS, + AINACTS, +// BEGIN NO-ACP pins + AWREADYS, + AWVALIDS, + AWIDS, + AWADDRS, + AWLENS, + AWCACHES, + AWUSERS, + AWPROTS, + WREADYS, + WVALIDS, + WDATAS, + WSTRBS, + WLASTS, + BREADYS, + BVALIDS, + BIDS, + BRESPS, + ARREADYS, + ARVALIDS, + ARIDS, + ARADDRS, + ARLENS, + ARCACHES, + ARUSERS, + ARPROTS, + RREADYS, + RVALIDS, + RIDS, + RDATAS, + RRESPS, + RLASTS, +// END NO-ACP pins + DBGROMADDR, + DBGROMADDRV, + DBGACK, + nCOMMIRQ, + COMMRX, + COMMTX, + DBGRSTREQ, + DBGNOPWRDWN, + DBGL1RSTDISABLE, + nPMUIRQ, + PMUEVENT0, +// BEGIN INCLUDE FOR CPU1 + PMUEVENT1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + PMUEVENT2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + PMUEVENT3, +// END INCLUDE FOR CPU3 + ATCLKEN, + TSVALUEB, + ATREADYM0, + AFVALIDM0, + ATDATAM0, + ATVALIDM0, + ATBYTESM0, + AFREADYM0, + ATIDM0, + SYNCREQM0, +// BEGIN INCLUDE FOR CPU1 + ATREADYM1, + AFVALIDM1, + ATDATAM1, + ATVALIDM1, + ATBYTESM1, + AFREADYM1, + ATIDM1, + SYNCREQM1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ATREADYM2, + AFVALIDM2, + ATDATAM2, + ATVALIDM2, + ATBYTESM2, + AFREADYM2, + ATIDM2, + SYNCREQM2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ATREADYM3, + AFVALIDM3, + ATDATAM3, + ATVALIDM3, + ATBYTESM3, + AFREADYM3, + ATIDM3, + SYNCREQM3, +// END INCLUDE FOR CPU3 + PCLKDBG, + PCLKENDBG, + nPRESETDBG, + PSELDBG, + PADDRDBG, + PADDRDBG31, + PENABLEDBG, + PWRITEDBG, + PWDATADBG, + PRDATADBG, + PREADYDBG, + PSLVERRDBG, + EDBGRQ, + PMUSNAPSHOTREQ, + PMUSNAPSHOTACK, + DBGPWRDUP, + DBGPWRUPREQ, + CTICHIN, + CTICHOUTACK, + CTICHOUT, + CTICHINACK, + CISBYPASS, + CIHSBYPASS, + CTIIRQ, + CTIIRQACK, + DBGEN, + NIDEN, + SPIDEN, + SPNIDEN, + DFTSE, + DFTRSTDISABLE, + DFTCRCLKDISABLE, + DFTL2CLKDISABLE, + DFTRAMHOLD, + DFTCLKBYPASS, + DFTMCPHOLD, + nMBISTRESET, + MBISTREQ, + +//----------------------------------------------------------------------------- +// Signals from maia -> maia_cpu_io -> maia_cpu +//----------------------------------------------------------------------------- +// Outputs to maia_cpu + ncpuporeset_cpu0_o, + ncorereset_cpu0_o, + + cfgend_cpu0_o, + cfgte_cpu0_o, + cp15sdisable_cpu0_o, + vinithi_cpu0_o, + clusteridaff1_cpu0_o, + clusteridaff2_cpu0_o, + cpuid_cpu0_o, + aa64naa32_cpu0_o, + rvbaraddr_cpu0_o, + cryptodisable_cpu0_o, + giccdisable_cpu0_o, + + dbgromaddr_cpu0_o, + dbgromaddrv_cpu0_o, + dbgl1rstdisable_cpu0_o, + + dbgen_cpu0_o, + niden_cpu0_o, + spiden_cpu0_o, + spniden_cpu0_o, + + tsvalueb_cpu0_o, + + atclken_cpu0_o, + afvalidm_cpu0_o, + atreadym_cpu0_o, + syncreqm_cpu0_o, + + dftse_cpu0_o, + dftrstdisable_cpu0_o, + dftcrclkdisable_cpu0_o, + dftramhold_cpu0_o, + + nmbistreset_cpu0_o, + +// BEGIN INCLUDE FOR CPU1 + ncpuporeset_cpu1_o, + ncorereset_cpu1_o, + + cfgend_cpu1_o, + cfgte_cpu1_o, + cp15sdisable_cpu1_o, + vinithi_cpu1_o, + clusteridaff1_cpu1_o, + clusteridaff2_cpu1_o, + cpuid_cpu1_o, + aa64naa32_cpu1_o, + rvbaraddr_cpu1_o, + cryptodisable_cpu1_o, + giccdisable_cpu1_o, + + dbgromaddr_cpu1_o, + dbgromaddrv_cpu1_o, + dbgl1rstdisable_cpu1_o, + + dbgen_cpu1_o, + niden_cpu1_o, + spiden_cpu1_o, + spniden_cpu1_o, + + tsvalueb_cpu1_o, + + atclken_cpu1_o, + afvalidm_cpu1_o, + atreadym_cpu1_o, + syncreqm_cpu1_o, + + dftse_cpu1_o, + dftrstdisable_cpu1_o, + dftcrclkdisable_cpu1_o, + dftramhold_cpu1_o, + + nmbistreset_cpu1_o, +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + ncpuporeset_cpu2_o, + ncorereset_cpu2_o, + + cfgend_cpu2_o, + cfgte_cpu2_o, + cp15sdisable_cpu2_o, + vinithi_cpu2_o, + clusteridaff1_cpu2_o, + clusteridaff2_cpu2_o, + cpuid_cpu2_o, + aa64naa32_cpu2_o, + rvbaraddr_cpu2_o, + cryptodisable_cpu2_o, + giccdisable_cpu2_o, + + dbgromaddr_cpu2_o, + dbgromaddrv_cpu2_o, + dbgl1rstdisable_cpu2_o, + + dbgen_cpu2_o, + niden_cpu2_o, + spiden_cpu2_o, + spniden_cpu2_o, + + tsvalueb_cpu2_o, + + atclken_cpu2_o, + afvalidm_cpu2_o, + atreadym_cpu2_o, + syncreqm_cpu2_o, + + dftse_cpu2_o, + dftrstdisable_cpu2_o, + dftcrclkdisable_cpu2_o, + dftramhold_cpu2_o, + + nmbistreset_cpu2_o, +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + ncpuporeset_cpu3_o, + ncorereset_cpu3_o, + + cfgend_cpu3_o, + cfgte_cpu3_o, + cp15sdisable_cpu3_o, + vinithi_cpu3_o, + clusteridaff1_cpu3_o, + clusteridaff2_cpu3_o, + cpuid_cpu3_o, + aa64naa32_cpu3_o, + rvbaraddr_cpu3_o, + cryptodisable_cpu3_o, + giccdisable_cpu3_o, + + dbgromaddr_cpu3_o, + dbgromaddrv_cpu3_o, + dbgl1rstdisable_cpu3_o, + + dbgen_cpu3_o, + niden_cpu3_o, + spiden_cpu3_o, + spniden_cpu3_o, + + tsvalueb_cpu3_o, + + atclken_cpu3_o, + afvalidm_cpu3_o, + atreadym_cpu3_o, + syncreqm_cpu3_o, + + dftse_cpu3_o, + dftrstdisable_cpu3_o, + dftcrclkdisable_cpu3_o, + dftramhold_cpu3_o, + + nmbistreset_cpu3_o, +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Signals from maia_cpu -> maia_cpu_io -> maia +//----------------------------------------------------------------------------- +// Inputs from maia_cpu + ds_cpu0_sev_req, + ds_cpu0_sevl_req, + ds_cpu0_cpuectlr_smp, + + ncommirq_cpu0_i, + commrx_cpu0_i, + commtx_cpu0_i, + dbgack_cpu0_i, + dbgrstreq_cpu0_i, + dbgnopwrdwn_cpu0_i, + + npmuirq_cpu0_i, + pmuevent_cpu0_i, + pm_export_cpu0_i, + + etclken_cpu0_i, + afreadym_cpu0_i, + atbytesm_cpu0_i, + atdatam_cpu0_i, + atidm_cpu0_i, + atvalidm_cpu0_i, + +// BEGIN INCLUDE FOR CPU1 + ds_cpu1_sev_req, + ds_cpu1_sevl_req, + ds_cpu1_cpuectlr_smp, + + ncommirq_cpu1_i, + commrx_cpu1_i, + commtx_cpu1_i, + dbgack_cpu1_i, + dbgrstreq_cpu1_i, + dbgnopwrdwn_cpu1_i, + + npmuirq_cpu1_i, + pmuevent_cpu1_i, + pm_export_cpu1_i, + + etclken_cpu1_i, + afreadym_cpu1_i, + atbytesm_cpu1_i, + atdatam_cpu1_i, + atidm_cpu1_i, + atvalidm_cpu1_i, +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + ds_cpu2_sev_req, + ds_cpu2_sevl_req, + ds_cpu2_cpuectlr_smp, + + ncommirq_cpu2_i, + commrx_cpu2_i, + commtx_cpu2_i, + dbgack_cpu2_i, + dbgrstreq_cpu2_i, + dbgnopwrdwn_cpu2_i, + + npmuirq_cpu2_i, + pmuevent_cpu2_i, + pm_export_cpu2_i, + + etclken_cpu2_i, + afreadym_cpu2_i, + atbytesm_cpu2_i, + atdatam_cpu2_i, + atidm_cpu2_i, + atvalidm_cpu2_i, +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + ds_cpu3_sev_req, + ds_cpu3_sevl_req, + ds_cpu3_cpuectlr_smp, + + ncommirq_cpu3_i, + commrx_cpu3_i, + commtx_cpu3_i, + dbgack_cpu3_i, + dbgrstreq_cpu3_i, + dbgnopwrdwn_cpu3_i, + + npmuirq_cpu3_i, + pmuevent_cpu3_i, + pm_export_cpu3_i, + + etclken_cpu3_i, + afreadym_cpu3_i, + atbytesm_cpu3_i, + atdatam_cpu3_i, + atidm_cpu3_i, + atvalidm_cpu3_i, +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// L2 interface +//----------------------------------------------------------------------------- + l2_cpu0_mbist1_addr_b1, + l2_cpu0_mbist1_array_b1, + l2_cpu0_mbist1_be_b1, + l2_cpu0_mbist1_en_b1, + l2_cpu0_mbist1_rd_en_b1, + l2_cpu0_mbist1_wr_en_b1, + l2_cpu0_mbist1_all_b1, +// BEGIN INCLUDE FOR CPU1 + l2_cpu1_mbist1_addr_b1, + l2_cpu1_mbist1_array_b1, + l2_cpu1_mbist1_be_b1, + l2_cpu1_mbist1_en_b1, + l2_cpu1_mbist1_rd_en_b1, + l2_cpu1_mbist1_wr_en_b1, + l2_cpu1_mbist1_all_b1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + l2_cpu2_mbist1_addr_b1, + l2_cpu2_mbist1_array_b1, + l2_cpu2_mbist1_be_b1, + l2_cpu2_mbist1_en_b1, + l2_cpu2_mbist1_rd_en_b1, + l2_cpu2_mbist1_wr_en_b1, + l2_cpu2_mbist1_all_b1, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + l2_cpu3_mbist1_addr_b1, + l2_cpu3_mbist1_array_b1, + l2_cpu3_mbist1_be_b1, + l2_cpu3_mbist1_en_b1, + l2_cpu3_mbist1_rd_en_b1, + l2_cpu3_mbist1_wr_en_b1, + l2_cpu3_mbist1_all_b1, +// END INCLUDE FOR CPU3 + +// BEGIN L2-CPU interface + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + l2_cpu0_cfg_ecc_en, + l2_cpu0_arb_thrshld_timeout_en, + l2_cpu0_disable_clean_evict_opt, + l2_cpu0_dext_err_r2, + l2_cpu0_dext_err_type_r2, + l2_cpu0_dsngl_ecc_err_r3, + l2_cpu0_ddbl_ecc_err_r3, + l2_cpu0_ddata_r2, + l2_cpu0_barrier_done, + l2_cpu0_spec_valid, + l2_cpu0_spec_bufid, + l2_cpu0_rvalid, + l2_cpu0_rstate, + l2_cpu0_rexfail, + l2_cpu0_rbufid, + l2_cpu0_dvalid_r1, + l2_cpu0_dlast_r1, + l2_cpu0_dbufid_r1, + l2_cpu0_iext_err_r2, + l2_cpu0_iext_err_type_r2, + l2_cpu0_isngl_ecc_err_r3, + l2_cpu0_idbl_ecc_err_r3, + l2_cpu0_idata_r2, + l2_cpu0_ivalid_r1, + l2_cpu0_ibufid_r1, + l2_cpu0_ls_sync_req, + l2_cpu0_ccb_req_addr_c3, + l2_cpu0_ccb_dbg_req_c3, + l2_cpu0_ls_ccb_clken_c3, + l2_cpu0_ls_ccb_req_c3, + l2_cpu0_ccb_req_id_c3, + l2_cpu0_ccb_req_type_c3, + l2_cpu0_ccb_req_info_c3, + l2_cpu0_if_ccb_clken_c3, + l2_cpu0_if_ccb_req_c3, + l2_cpu0_if_sync_req, + l2_cpu0_tlb_ccb_clken_c3, + l2_cpu0_tlb_ccb_req_c3, + l2_cpu0_tlb_sync_req, + l2_cpu0_tlb_sync_complete, + l2_cpu0_tbw_desc_vld, + l2_cpu0_tbw_ext_err, + l2_cpu0_tbw_ext_err_type, + l2_cpu0_tbw_dbl_ecc_err, + l2_cpu0_tbw_desc_data, + l2_cpu0_spr_rd_data, + l2_cpu0_l2_cache_size, + l2_cpu0_pf_throttle_q, + + l2_cpu0_wr_ex_resp, + l2_cpu0_wr_ex_fail, + + l2_cpu0_ic_base, + l2_cpu0_no_intctrl, + + + l2_cpu0_pmu_events, + + ds_cpu0_l2_spr_en, + ds_cpu0_l2_spr_rd, + ds_cpu0_l2_spr_wr, + ds_cpu0_l2_spr_addr, + ds_cpu0_l2_spr_dw, + ds_cpu0_l2_spr_wr_data, + + l2_cpu0_wr_data_vld_x1_q, + l2_cpu0_wr_evict_x1_q, + l2_cpu0_wr_data, + l2_cpu0_ls_rd_haz_vld_arb_q, + l2_cpu0_ls_wr_haz_vld_arb_q, + l2_cpu0_dt_pmu_evt_en, + + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + l2_cpu1_cfg_ecc_en, + l2_cpu1_arb_thrshld_timeout_en, + l2_cpu1_disable_clean_evict_opt, + l2_cpu1_dext_err_r2, + l2_cpu1_dext_err_type_r2, + l2_cpu1_dsngl_ecc_err_r3, + l2_cpu1_ddbl_ecc_err_r3, + l2_cpu1_ddata_r2, + l2_cpu1_barrier_done, + l2_cpu1_spec_valid, + l2_cpu1_spec_bufid, + l2_cpu1_rvalid, + l2_cpu1_rstate, + l2_cpu1_rexfail, + l2_cpu1_rbufid, + l2_cpu1_dvalid_r1, + l2_cpu1_dlast_r1, + l2_cpu1_dbufid_r1, + l2_cpu1_iext_err_r2, + l2_cpu1_iext_err_type_r2, + l2_cpu1_isngl_ecc_err_r3, + l2_cpu1_idbl_ecc_err_r3, + l2_cpu1_idata_r2, + l2_cpu1_ivalid_r1, + l2_cpu1_ibufid_r1, + l2_cpu1_ls_sync_req, + l2_cpu1_ccb_req_addr_c3, + l2_cpu1_ccb_dbg_req_c3, + l2_cpu1_ls_ccb_clken_c3, + l2_cpu1_ls_ccb_req_c3, + l2_cpu1_ccb_req_id_c3, + l2_cpu1_ccb_req_type_c3, + l2_cpu1_ccb_req_info_c3, + l2_cpu1_if_ccb_clken_c3, + l2_cpu1_if_ccb_req_c3, + l2_cpu1_if_sync_req, + l2_cpu1_tlb_ccb_clken_c3, + l2_cpu1_tlb_ccb_req_c3, + l2_cpu1_tlb_sync_req, + l2_cpu1_tlb_sync_complete, + l2_cpu1_tbw_desc_vld, + l2_cpu1_tbw_ext_err, + l2_cpu1_tbw_ext_err_type, + l2_cpu1_tbw_dbl_ecc_err, + l2_cpu1_tbw_desc_data, + l2_cpu1_spr_rd_data, + l2_cpu1_l2_cache_size, + l2_cpu1_pf_throttle_q, + + l2_cpu1_wr_ex_resp, + l2_cpu1_wr_ex_fail, + + l2_cpu1_ic_base, + l2_cpu1_no_intctrl, + + l2_cpu1_pmu_events, + + ds_cpu1_l2_spr_en, + ds_cpu1_l2_spr_rd, + ds_cpu1_l2_spr_wr, + ds_cpu1_l2_spr_addr, + ds_cpu1_l2_spr_dw, + ds_cpu1_l2_spr_wr_data, + + l2_cpu1_wr_data_vld_x1_q, + l2_cpu1_wr_evict_x1_q, + l2_cpu1_wr_data, + l2_cpu1_ls_rd_haz_vld_arb_q, + l2_cpu1_ls_wr_haz_vld_arb_q, + l2_cpu1_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + l2_cpu2_cfg_ecc_en, + l2_cpu2_arb_thrshld_timeout_en, + l2_cpu2_disable_clean_evict_opt, + l2_cpu2_dext_err_r2, + l2_cpu2_dext_err_type_r2, + l2_cpu2_dsngl_ecc_err_r3, + l2_cpu2_ddbl_ecc_err_r3, + l2_cpu2_ddata_r2, + l2_cpu2_barrier_done, + l2_cpu2_spec_valid, + l2_cpu2_spec_bufid, + l2_cpu2_rvalid, + l2_cpu2_rstate, + l2_cpu2_rexfail, + l2_cpu2_rbufid, + l2_cpu2_dvalid_r1, + l2_cpu2_dlast_r1, + l2_cpu2_dbufid_r1, + l2_cpu2_iext_err_r2, + l2_cpu2_iext_err_type_r2, + l2_cpu2_isngl_ecc_err_r3, + l2_cpu2_idbl_ecc_err_r3, + l2_cpu2_idata_r2, + l2_cpu2_ivalid_r1, + l2_cpu2_ibufid_r1, + l2_cpu2_ls_sync_req, + l2_cpu2_ccb_req_addr_c3, + l2_cpu2_ccb_dbg_req_c3, + l2_cpu2_ls_ccb_clken_c3, + l2_cpu2_ls_ccb_req_c3, + l2_cpu2_ccb_req_id_c3, + l2_cpu2_ccb_req_type_c3, + l2_cpu2_ccb_req_info_c3, + l2_cpu2_if_ccb_clken_c3, + l2_cpu2_if_ccb_req_c3, + l2_cpu2_if_sync_req, + l2_cpu2_tlb_ccb_clken_c3, + l2_cpu2_tlb_ccb_req_c3, + l2_cpu2_tlb_sync_req, + l2_cpu2_tlb_sync_complete, + l2_cpu2_tbw_desc_vld, + l2_cpu2_tbw_ext_err, + l2_cpu2_tbw_ext_err_type, + l2_cpu2_tbw_dbl_ecc_err, + l2_cpu2_tbw_desc_data, + l2_cpu2_spr_rd_data, + l2_cpu2_l2_cache_size, + l2_cpu2_pf_throttle_q, + + l2_cpu2_wr_ex_resp, + l2_cpu2_wr_ex_fail, + + l2_cpu2_ic_base, + l2_cpu2_no_intctrl, + + l2_cpu2_pmu_events, + + ds_cpu2_l2_spr_en, + ds_cpu2_l2_spr_rd, + ds_cpu2_l2_spr_wr, + ds_cpu2_l2_spr_addr, + ds_cpu2_l2_spr_dw, + ds_cpu2_l2_spr_wr_data, + + l2_cpu2_wr_data_vld_x1_q, + l2_cpu2_wr_evict_x1_q, + l2_cpu2_wr_data, + l2_cpu2_ls_rd_haz_vld_arb_q, + l2_cpu2_ls_wr_haz_vld_arb_q, + l2_cpu2_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + l2_cpu3_cfg_ecc_en, + l2_cpu3_arb_thrshld_timeout_en, + l2_cpu3_disable_clean_evict_opt, + l2_cpu3_dext_err_r2, + l2_cpu3_dext_err_type_r2, + l2_cpu3_dsngl_ecc_err_r3, + l2_cpu3_ddbl_ecc_err_r3, + l2_cpu3_ddata_r2, + l2_cpu3_barrier_done, + l2_cpu3_spec_valid, + l2_cpu3_spec_bufid, + l2_cpu3_rvalid, + l2_cpu3_rstate, + l2_cpu3_rexfail, + l2_cpu3_rbufid, + l2_cpu3_dvalid_r1, + l2_cpu3_dlast_r1, + l2_cpu3_dbufid_r1, + l2_cpu3_iext_err_r2, + l2_cpu3_iext_err_type_r2, + l2_cpu3_isngl_ecc_err_r3, + l2_cpu3_idbl_ecc_err_r3, + l2_cpu3_idata_r2, + l2_cpu3_ivalid_r1, + l2_cpu3_ibufid_r1, + l2_cpu3_ls_sync_req, + l2_cpu3_ccb_req_addr_c3, + l2_cpu3_ccb_dbg_req_c3, + l2_cpu3_ls_ccb_clken_c3, + l2_cpu3_ls_ccb_req_c3, + l2_cpu3_ccb_req_id_c3, + l2_cpu3_ccb_req_type_c3, + l2_cpu3_ccb_req_info_c3, + l2_cpu3_if_ccb_clken_c3, + l2_cpu3_if_ccb_req_c3, + l2_cpu3_if_sync_req, + l2_cpu3_tlb_ccb_clken_c3, + l2_cpu3_tlb_ccb_req_c3, + l2_cpu3_tlb_sync_req, + l2_cpu3_tlb_sync_complete, + l2_cpu3_tbw_desc_vld, + l2_cpu3_tbw_ext_err, + l2_cpu3_tbw_ext_err_type, + l2_cpu3_tbw_dbl_ecc_err, + l2_cpu3_tbw_desc_data, + l2_cpu3_spr_rd_data, + l2_cpu3_l2_cache_size, + l2_cpu3_pf_throttle_q, + + l2_cpu3_wr_ex_resp, + l2_cpu3_wr_ex_fail, + + l2_cpu3_ic_base, + l2_cpu3_no_intctrl, + + l2_cpu3_pmu_events, + + ds_cpu3_l2_spr_en, + ds_cpu3_l2_spr_rd, + ds_cpu3_l2_spr_wr, + ds_cpu3_l2_spr_addr, + ds_cpu3_l2_spr_dw, + ds_cpu3_l2_spr_wr_data, + + l2_cpu3_wr_data_vld_x1_q, + l2_cpu3_wr_evict_x1_q, + l2_cpu3_wr_data, + l2_cpu3_ls_rd_haz_vld_arb_q, + l2_cpu3_ls_wr_haz_vld_arb_q, + l2_cpu3_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// tag_pipe / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_flsh_ls_rd_l2_dly, + l2_cpu0_flsh_ls_wr_l2_dly, + + l2_cpu0_wr_data_stall, + + l2_cpu1_flsh_ls_rd_l2_dly, + l2_cpu1_flsh_ls_wr_l2_dly, + + l2_cpu1_wr_data_stall, + + l2_cpu2_flsh_ls_rd_l2_dly, + l2_cpu2_flsh_ls_wr_l2_dly, + + l2_cpu2_wr_data_stall, + + l2_cpu3_flsh_ls_rd_l2_dly, + l2_cpu3_flsh_ls_wr_l2_dly, + + l2_cpu3_wr_data_stall, + + l2_cpu0_flsh_ls_rd_id_l2_dly, + l2_cpu0_flsh_ls_wr_id_l2_dly, + + l2_cpu1_flsh_ls_rd_id_l2_dly, + l2_cpu1_flsh_ls_wr_id_l2_dly, + + l2_cpu2_flsh_ls_rd_id_l2_dly, + l2_cpu2_flsh_ls_wr_id_l2_dly, + + l2_cpu3_flsh_ls_rd_id_l2_dly, + l2_cpu3_flsh_ls_wr_id_l2_dly, + + l2_cpu0_flsh_ls_rd_l4_dly, + l2_cpu0_flsh_if_rd_l4_dly, + l2_cpu0_flsh_tw_rd_l4_dly, + l2_cpu0_flsh_ls_wr_l4_dly, + + l2_cpu1_flsh_ls_rd_l4_dly, + l2_cpu1_flsh_if_rd_l4_dly, + l2_cpu1_flsh_tw_rd_l4_dly, + l2_cpu1_flsh_ls_wr_l4_dly, + + l2_cpu2_flsh_ls_rd_l4_dly, + l2_cpu2_flsh_if_rd_l4_dly, + l2_cpu2_flsh_tw_rd_l4_dly, + l2_cpu2_flsh_ls_wr_l4_dly, + + l2_cpu3_flsh_ls_rd_l4_dly, + l2_cpu3_flsh_if_rd_l4_dly, + l2_cpu3_flsh_tw_rd_l4_dly, + l2_cpu3_flsh_ls_wr_l4_dly, + + l2_cpu0_flsh_ls_rd_id_l4_dly, + l2_cpu0_flsh_if_rd_id_l4_dly, + l2_cpu0_flsh_ls_wr_id_l4_dly, + l2_cpu0_flsh_ls_wr_evict_l4_dly, + + l2_cpu1_flsh_ls_rd_id_l4_dly, + l2_cpu1_flsh_if_rd_id_l4_dly, + l2_cpu1_flsh_ls_wr_id_l4_dly, + l2_cpu1_flsh_ls_wr_evict_l4_dly, + + l2_cpu2_flsh_ls_rd_id_l4_dly, + l2_cpu2_flsh_if_rd_id_l4_dly, + l2_cpu2_flsh_ls_wr_id_l4_dly, + l2_cpu2_flsh_ls_wr_evict_l4_dly, + + l2_cpu3_flsh_ls_rd_id_l4_dly, + l2_cpu3_flsh_if_rd_id_l4_dly, + l2_cpu3_flsh_ls_wr_id_l4_dly, + l2_cpu3_flsh_ls_wr_evict_l4_dly, + + l2_cpu0_lrq_haz_pending, + l2_cpu1_lrq_haz_pending, + l2_cpu2_lrq_haz_pending, + l2_cpu3_lrq_haz_pending, + + l2_cpu0_ifq_haz_pending, + l2_cpu1_ifq_haz_pending, + l2_cpu2_ifq_haz_pending, + l2_cpu3_ifq_haz_pending, + + l2_cpu0_trq_haz_pending, + l2_cpu1_trq_haz_pending, + l2_cpu2_trq_haz_pending, + l2_cpu3_trq_haz_pending, + + l2_cpu0_wrq_haz_pending, + l2_cpu1_wrq_haz_pending, + l2_cpu2_wrq_haz_pending, + l2_cpu3_wrq_haz_pending, + + l2_cpu0_idle_block_reqs_q, + l2_cpu1_idle_block_reqs_q, + l2_cpu2_idle_block_reqs_q, + l2_cpu3_idle_block_reqs_q, + + l2_cpu0_ls_peq_coll_l4_dly, + l2_cpu1_ls_peq_coll_l4_dly, + l2_cpu2_ls_peq_coll_l4_dly, + l2_cpu3_ls_peq_coll_l4_dly, + +//----------------------------------------------------------------------------- +// tag_pipe +//----------------------------------------------------------------------------- + l2_tbnk0_cpu0_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu1_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu2_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu3_lrq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu1_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu2_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu3_lrq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu1_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu2_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu3_ifq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu1_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu2_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu3_ifq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_trq_clr_l4_dly2_q, + l2_tbnk0_cpu1_trq_clr_l4_dly2_q, + l2_tbnk0_cpu2_trq_clr_l4_dly2_q, + l2_tbnk0_cpu3_trq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_trq_clr_l4_dly2_q, + l2_tbnk1_cpu1_trq_clr_l4_dly2_q, + l2_tbnk1_cpu2_trq_clr_l4_dly2_q, + l2_tbnk1_cpu3_trq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu1_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu2_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu3_wrq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu1_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu2_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu3_wrq_clr_l4_dly2_q, + + +//----------------------------------------------------------------------------- +// cpu_logic / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly, + + +//----------------------------------------------------------------------------- +// feq / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_dsq_rd_data_q, + l2_cpu0_dsq_rd_byte_strb_q, + l2_cpu1_dsq_rd_data_q, + l2_cpu1_dsq_rd_byte_strb_q, + l2_cpu2_dsq_rd_data_q, + l2_cpu2_dsq_rd_byte_strb_q, + l2_cpu3_dsq_rd_data_q, + l2_cpu3_dsq_rd_byte_strb_q, + + l2_cpu0_dsq_clr_vld_q, + l2_cpu0_dsq_clr_id_q, + l2_cpu0_dsq_rd_en, + l2_cpu0_dsq_rd_en_x2, + l2_cpu0_dsq_rd_buf_id, + l2_cpu1_dsq_clr_vld_q, + l2_cpu1_dsq_clr_id_q, + l2_cpu1_dsq_rd_en, + l2_cpu1_dsq_rd_en_x2, + l2_cpu1_dsq_rd_buf_id, + l2_cpu2_dsq_clr_vld_q, + l2_cpu2_dsq_clr_id_q, + l2_cpu2_dsq_rd_en, + l2_cpu2_dsq_rd_en_x2, + l2_cpu2_dsq_rd_buf_id, + l2_cpu3_dsq_clr_vld_q, + l2_cpu3_dsq_rd_en, + l2_cpu3_dsq_rd_en_x2, + l2_cpu3_dsq_clr_id_q, + l2_cpu3_dsq_rd_buf_id, + +//----------------------------------------------------------------------------- +// arbitration +//----------------------------------------------------------------------------- + l2_cpu0_rd_vld_skid, + l2_cpu1_rd_vld_skid, + l2_cpu2_rd_vld_skid, + l2_cpu3_rd_vld_skid, + + l2_cpu0_pf_rd_vld_skid_popped, + l2_cpu1_pf_rd_vld_skid_popped, + l2_cpu2_pf_rd_vld_skid_popped, + l2_cpu3_pf_rd_vld_skid_popped, + + l2_cpu0_rd_arb, + l2_cpu1_rd_arb, + l2_cpu2_rd_arb, + l2_cpu3_rd_arb, + + l2_cpu0_wr_vld_skid, + l2_cpu1_wr_vld_skid, + l2_cpu2_wr_vld_skid, + l2_cpu3_wr_vld_skid, + + l2_cpu0_wr_arb, + l2_cpu1_wr_arb, + l2_cpu2_wr_arb, + l2_cpu3_wr_arb, + + l2_cpu0_ic_vld_skid, + l2_cpu1_ic_vld_skid, + l2_cpu2_ic_vld_skid, + l2_cpu3_ic_vld_skid, + + l2_cpu0_ic_barrier_stall_q, + l2_cpu1_ic_barrier_stall_q, + l2_cpu2_ic_barrier_stall_q, + l2_cpu3_ic_barrier_stall_q, + + l2_cpu0_blk_non_evict_wr, + l2_cpu1_blk_non_evict_wr, + l2_cpu2_blk_non_evict_wr, + l2_cpu3_blk_non_evict_wr, + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + l2_cpu0_idle_wakeup_q, + l2_cpu0_rd_arb_fast, + l2_cpu0_rd_id_arb_set, + l2_cpu0_rd_lrq_id_arb_set, + l2_cpu0_rd_type_arb_set, + l2_cpu0_rd_cache_attr_arb_set, + l2_cpu0_rd_page_attr_arb_set, + l2_cpu0_rd_elem_size_arb_set, + l2_cpu0_rd_way_arb_set, + l2_cpu0_rd_replayed_arb_set, + l2_cpu0_rd_excl_arb_set, + l2_cpu0_rd_priv_arb_set, + l2_cpu0_rd_shared_arb_set, + l2_cpu0_rd_va48_arb_set, + l2_cpu0_rd_aarch64_arb_set, + l2_cpu0_rd_asid_arb_set, + l2_cpu0_rd_prfm_arb_set, + l2_cpu0_rd_addr_arb_set, + l2_cpu0_rd_bypass_arb_set, + l2_cpu0_rd_bypass_req_can_e5, + l2_cpu0_early_rd_reqe4_e5_q, + l2_cpu0_rd_bypass_way_e5, + l2_cpu0_rd_bypass_bufid_e5, + l2_cpu0_rd_bypass_lrq_id_e5, + + l2_cpu0_wr_arb_fast, + l2_cpu0_wr_id_arb_set, + l2_cpu0_wr_partial_dw_arb_set, + l2_cpu0_wr_cache_attr_arb_set, + l2_cpu0_wr_page_attr_arb_set, + l2_cpu0_wr_elem_size_arb_set, + l2_cpu0_wr_type_arb_set, + l2_cpu0_wr_cl_id_arb_set, + l2_cpu0_wr_priv_arb_set, + l2_cpu0_wr_shared_arb_set, + l2_cpu0_wr_last_arb_set, + l2_cpu0_wr_clean_evict_arb_set, + l2_cpu0_wr_err_arb_set, + l2_cpu0_wr_way_arb_set, + l2_cpu0_wr_dirty_arb_set, + l2_cpu0_wr_1st_replayed_arb_set, + l2_cpu0_wr_addr_arb_set, + l2_cpu0_ic_arb_fast, + l2_cpu0_ic_id_arb_set, + l2_cpu0_ic_write_arb_set, + l2_cpu0_ic_excl_arb_set, + l2_cpu0_ic_elem_size_arb_set, + l2_cpu0_ic_ns_arb_set, + l2_cpu0_ic_addr_arb_set, + l2_cpu0_ic_data_arb_set, + + l2_cpu0_wrq_almost_full, + + l2_cpu0_ls_wr_req_w2a, + l2_cpu0_ls_wr_last_w2a, + l2_cpu0_ls_wr_dirty_w2a, + l2_cpu0_ls_wr_err_w2a, + l2_cpu0_ls_wr_type_w2a, + l2_cpu0_ls_wr_ccb_id_w2a, + l2_cpu0_ls_wr_data_w2a, + + l2_cpu0_ls_ccb_resp, + l2_cpu0_ls_ccb_resp_id, + l2_cpu0_ls_ccb_data_wr, + + l2_cpu0_if_ccb_resp, + l2_cpu0_if_ccb_resp_id, + + l2_cpu0_tw_ccb_resp, + l2_cpu0_tw_ccb_resp_id, + + l2_cpu0_if_sync_done_q, + l2_cpu0_tlb_sync_done_q, + + l2_cpu0_lrq_haz_clr_id_dcd_q, + l2_cpu0_wrq_haz_clr_id_dcd_q, + l2_cpu0_ls_rd_haz_id_arb_q, + l2_cpu0_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + l2_cpu1_idle_wakeup_q, + l2_cpu1_rd_arb_fast, + l2_cpu1_rd_id_arb_set, + l2_cpu1_rd_lrq_id_arb_set, + l2_cpu1_rd_type_arb_set, + l2_cpu1_rd_cache_attr_arb_set, + l2_cpu1_rd_page_attr_arb_set, + l2_cpu1_rd_elem_size_arb_set, + l2_cpu1_rd_way_arb_set, + l2_cpu1_rd_replayed_arb_set, + l2_cpu1_rd_excl_arb_set, + l2_cpu1_rd_priv_arb_set, + l2_cpu1_rd_shared_arb_set, + l2_cpu1_rd_va48_arb_set, + l2_cpu1_rd_aarch64_arb_set, + l2_cpu1_rd_asid_arb_set, + l2_cpu1_rd_prfm_arb_set, + l2_cpu1_rd_addr_arb_set, + l2_cpu1_rd_bypass_arb_set, + l2_cpu1_rd_bypass_req_can_e5, + l2_cpu1_early_rd_reqe4_e5_q, + l2_cpu1_rd_bypass_way_e5, + l2_cpu1_rd_bypass_bufid_e5, + l2_cpu1_rd_bypass_lrq_id_e5, + + l2_cpu1_wr_arb_fast, + l2_cpu1_wr_id_arb_set, + l2_cpu1_wr_partial_dw_arb_set, + l2_cpu1_wr_cache_attr_arb_set, + l2_cpu1_wr_page_attr_arb_set, + l2_cpu1_wr_elem_size_arb_set, + l2_cpu1_wr_type_arb_set, + l2_cpu1_wr_cl_id_arb_set, + l2_cpu1_wr_priv_arb_set, + l2_cpu1_wr_shared_arb_set, + l2_cpu1_wr_last_arb_set, + l2_cpu1_wr_clean_evict_arb_set, + l2_cpu1_wr_err_arb_set, + l2_cpu1_wr_way_arb_set, + l2_cpu1_wr_dirty_arb_set, + l2_cpu1_wr_1st_replayed_arb_set, + l2_cpu1_wr_addr_arb_set, + l2_cpu1_ic_arb_fast, + l2_cpu1_ic_id_arb_set, + l2_cpu1_ic_write_arb_set, + l2_cpu1_ic_excl_arb_set, + l2_cpu1_ic_elem_size_arb_set, + l2_cpu1_ic_ns_arb_set, + l2_cpu1_ic_addr_arb_set, + l2_cpu1_ic_data_arb_set, + + l2_cpu1_wrq_almost_full, + + l2_cpu1_ls_wr_req_w2a, + l2_cpu1_ls_wr_last_w2a, + l2_cpu1_ls_wr_dirty_w2a, + l2_cpu1_ls_wr_err_w2a, + l2_cpu1_ls_wr_type_w2a, + l2_cpu1_ls_wr_ccb_id_w2a, + l2_cpu1_ls_wr_data_w2a, + + l2_cpu1_ls_ccb_resp, + l2_cpu1_ls_ccb_resp_id, + l2_cpu1_ls_ccb_data_wr, + + l2_cpu1_if_ccb_resp, + l2_cpu1_if_ccb_resp_id, + + l2_cpu1_tw_ccb_resp, + l2_cpu1_tw_ccb_resp_id, + + l2_cpu1_if_sync_done_q, + l2_cpu1_tlb_sync_done_q, + + l2_cpu1_lrq_haz_clr_id_dcd_q, + l2_cpu1_wrq_haz_clr_id_dcd_q, + l2_cpu1_ls_rd_haz_id_arb_q, + l2_cpu1_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + l2_cpu2_idle_wakeup_q, + l2_cpu2_rd_arb_fast, + l2_cpu2_rd_id_arb_set, + l2_cpu2_rd_lrq_id_arb_set, + l2_cpu2_rd_type_arb_set, + l2_cpu2_rd_cache_attr_arb_set, + l2_cpu2_rd_page_attr_arb_set, + l2_cpu2_rd_elem_size_arb_set, + l2_cpu2_rd_way_arb_set, + l2_cpu2_rd_replayed_arb_set, + l2_cpu2_rd_excl_arb_set, + l2_cpu2_rd_priv_arb_set, + l2_cpu2_rd_shared_arb_set, + l2_cpu2_rd_va48_arb_set, + l2_cpu2_rd_aarch64_arb_set, + l2_cpu2_rd_asid_arb_set, + l2_cpu2_rd_prfm_arb_set, + l2_cpu2_rd_addr_arb_set, + l2_cpu2_rd_bypass_arb_set, + l2_cpu2_rd_bypass_req_can_e5, + l2_cpu2_early_rd_reqe4_e5_q, + l2_cpu2_rd_bypass_way_e5, + l2_cpu2_rd_bypass_bufid_e5, + l2_cpu2_rd_bypass_lrq_id_e5, + + l2_cpu2_wr_arb_fast, + l2_cpu2_wr_id_arb_set, + l2_cpu2_wr_partial_dw_arb_set, + l2_cpu2_wr_cache_attr_arb_set, + l2_cpu2_wr_page_attr_arb_set, + l2_cpu2_wr_elem_size_arb_set, + l2_cpu2_wr_type_arb_set, + l2_cpu2_wr_cl_id_arb_set, + l2_cpu2_wr_priv_arb_set, + l2_cpu2_wr_shared_arb_set, + l2_cpu2_wr_last_arb_set, + l2_cpu2_wr_clean_evict_arb_set, + l2_cpu2_wr_err_arb_set, + l2_cpu2_wr_way_arb_set, + l2_cpu2_wr_dirty_arb_set, + l2_cpu2_wr_1st_replayed_arb_set, + l2_cpu2_wr_addr_arb_set, + l2_cpu2_ic_arb_fast, + l2_cpu2_ic_id_arb_set, + l2_cpu2_ic_write_arb_set, + l2_cpu2_ic_excl_arb_set, + l2_cpu2_ic_elem_size_arb_set, + l2_cpu2_ic_ns_arb_set, + l2_cpu2_ic_addr_arb_set, + l2_cpu2_ic_data_arb_set, + + l2_cpu2_wrq_almost_full, + + l2_cpu2_ls_wr_req_w2a, + l2_cpu2_ls_wr_last_w2a, + l2_cpu2_ls_wr_dirty_w2a, + l2_cpu2_ls_wr_err_w2a, + l2_cpu2_ls_wr_type_w2a, + l2_cpu2_ls_wr_ccb_id_w2a, + l2_cpu2_ls_wr_data_w2a, + + l2_cpu2_ls_ccb_resp, + l2_cpu2_ls_ccb_resp_id, + l2_cpu2_ls_ccb_data_wr, + + l2_cpu2_if_ccb_resp, + l2_cpu2_if_ccb_resp_id, + + l2_cpu2_tw_ccb_resp, + l2_cpu2_tw_ccb_resp_id, + + l2_cpu2_if_sync_done_q, + l2_cpu2_tlb_sync_done_q, + + l2_cpu2_lrq_haz_clr_id_dcd_q, + l2_cpu2_wrq_haz_clr_id_dcd_q, + l2_cpu2_ls_rd_haz_id_arb_q, + l2_cpu2_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + l2_cpu3_idle_wakeup_q, + l2_cpu3_rd_arb_fast, + l2_cpu3_rd_id_arb_set, + l2_cpu3_rd_lrq_id_arb_set, + l2_cpu3_rd_type_arb_set, + l2_cpu3_rd_cache_attr_arb_set, + l2_cpu3_rd_page_attr_arb_set, + l2_cpu3_rd_elem_size_arb_set, + l2_cpu3_rd_way_arb_set, + l2_cpu3_rd_replayed_arb_set, + l2_cpu3_rd_excl_arb_set, + l2_cpu3_rd_priv_arb_set, + l2_cpu3_rd_shared_arb_set, + l2_cpu3_rd_va48_arb_set, + l2_cpu3_rd_aarch64_arb_set, + l2_cpu3_rd_asid_arb_set, + l2_cpu3_rd_prfm_arb_set, + l2_cpu3_rd_addr_arb_set, + l2_cpu3_rd_bypass_arb_set, + l2_cpu3_rd_bypass_req_can_e5, + l2_cpu3_early_rd_reqe4_e5_q, + l2_cpu3_rd_bypass_way_e5, + l2_cpu3_rd_bypass_bufid_e5, + l2_cpu3_rd_bypass_lrq_id_e5, + + l2_cpu3_wr_arb_fast, + l2_cpu3_wr_id_arb_set, + l2_cpu3_wr_partial_dw_arb_set, + l2_cpu3_wr_cache_attr_arb_set, + l2_cpu3_wr_page_attr_arb_set, + l2_cpu3_wr_elem_size_arb_set, + l2_cpu3_wr_type_arb_set, + l2_cpu3_wr_cl_id_arb_set, + l2_cpu3_wr_priv_arb_set, + l2_cpu3_wr_shared_arb_set, + l2_cpu3_wr_last_arb_set, + l2_cpu3_wr_clean_evict_arb_set, + l2_cpu3_wr_err_arb_set, + l2_cpu3_wr_way_arb_set, + l2_cpu3_wr_dirty_arb_set, + l2_cpu3_wr_1st_replayed_arb_set, + l2_cpu3_wr_addr_arb_set, + l2_cpu3_ic_arb_fast, + l2_cpu3_ic_id_arb_set, + l2_cpu3_ic_write_arb_set, + l2_cpu3_ic_excl_arb_set, + l2_cpu3_ic_elem_size_arb_set, + l2_cpu3_ic_ns_arb_set, + l2_cpu3_ic_addr_arb_set, + l2_cpu3_ic_data_arb_set, + + l2_cpu3_wrq_almost_full, + + l2_cpu3_ls_wr_req_w2a, + l2_cpu3_ls_wr_last_w2a, + l2_cpu3_ls_wr_dirty_w2a, + l2_cpu3_ls_wr_err_w2a, + l2_cpu3_ls_wr_type_w2a, + l2_cpu3_ls_wr_ccb_id_w2a, + l2_cpu3_ls_wr_data_w2a, + + l2_cpu3_ls_ccb_resp, + l2_cpu3_ls_ccb_resp_id, + l2_cpu3_ls_ccb_data_wr, + + l2_cpu3_if_ccb_resp, + l2_cpu3_if_ccb_resp_id, + + l2_cpu3_tw_ccb_resp, + l2_cpu3_tw_ccb_resp_id, + + l2_cpu3_if_sync_done_q, + l2_cpu3_tlb_sync_done_q, + + l2_cpu3_lrq_haz_clr_id_dcd_q, + l2_cpu3_wrq_haz_clr_id_dcd_q, + l2_cpu3_ls_rd_haz_id_arb_q, + l2_cpu3_ls_wr_haz_id_arb_q, + +// END L2-CPU interface + +//------------------------------------------------------------------- +// TM interface +//------------------------------------------------------------------- +// BEGIN TIMER-CPU interface + tm_cpu0_cntkctl_usr, + tm_cpu0_cnthctl_kernel, + + tm_cpu1_cntkctl_usr, + tm_cpu1_cnthctl_kernel, + + tm_cpu2_cntkctl_usr, + tm_cpu2_cnthctl_kernel, + + tm_cpu3_cntkctl_usr, + tm_cpu3_cnthctl_kernel, +// END TIMER-CPU interface + +//----------------------------------------------------------------------------- +// IC interface +//----------------------------------------------------------------------------- + ls_cpu0_imp_abort_slv, + ls_cpu0_imp_abort_ecc, + ls_cpu0_imp_abort_dec, + ls_cpu0_imp_abort_containable, + ls_cpu0_raw_eae_nonsec, + ls_cpu0_raw_eae_secure, + + ds_cpu0_ic_cpsr_mode, + ds_cpu0_ic_sample_spr, + ds_cpu0_ic_aa64naa32, + ds_cpu0_ic_hcr_change, + ds_cpu0_ic_scr_change, +// BEGIN INCLUDE FOR CPU1 + ds_cpu1_ic_cpsr_mode, + ds_cpu1_ic_sample_spr, + ds_cpu1_ic_aa64naa32, + ds_cpu1_ic_hcr_change, + ds_cpu1_ic_scr_change, + ls_cpu1_imp_abort_slv, + ls_cpu1_imp_abort_ecc, + ls_cpu1_imp_abort_dec, + ls_cpu1_imp_abort_containable, + ls_cpu1_raw_eae_nonsec, + ls_cpu1_raw_eae_secure, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ds_cpu2_ic_cpsr_mode, + ds_cpu2_ic_sample_spr, + ds_cpu2_ic_aa64naa32, + ds_cpu2_ic_hcr_change, + ds_cpu2_ic_scr_change, + ls_cpu2_imp_abort_slv, + ls_cpu2_imp_abort_ecc, + ls_cpu2_imp_abort_dec, + ls_cpu2_imp_abort_containable, + ls_cpu2_raw_eae_nonsec, + ls_cpu2_raw_eae_secure, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ds_cpu3_ic_cpsr_mode, + ds_cpu3_ic_sample_spr, + ds_cpu3_ic_aa64naa32, + ds_cpu3_ic_hcr_change, + ds_cpu3_ic_scr_change, + ls_cpu3_imp_abort_slv, + ls_cpu3_imp_abort_ecc, + ls_cpu3_imp_abort_dec, + ls_cpu3_imp_abort_containable, + ls_cpu3_raw_eae_nonsec, + ls_cpu3_raw_eae_secure, +// END INCLUDE FOR CPU3 + + ic_nfiq, + ic_nirq, + ic_nsei, + ic_nvfiq, + ic_nvirq, + ic_nvsei, + ic_p_valid, + + ic_sample_spr, + ic_hcr_change_complete, + ic_scr_change_complete, + ic_el_change_complete, + ic_ich_el2_tc, + ic_ich_el2_tall0, + ic_ich_el2_tall1, + ic_sra_el3_en, + ic_sra_el1s_en, + ic_sra_el2_en, + ic_sra_el1ns_en, + ic_sre_el1ns_hyp_trap, + ic_sre_el1ns_mon_trap, + ic_sre_el1s_mon_trap, + ic_sre_el2_mon_trap, + ic_block_eoi_sgi_wr, + +//----------------------------------------------------------------------------- +// DT interface +//----------------------------------------------------------------------------- +// BEGIN DT-CPU interface +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + dt_cpu0_et_oslock_gclk, + dt_cpu0_os_double_lock_gclk, + dt_cpu0_halt_ack_gclk, + dt_cpu0_coredbg_in_reset_gclk, + dt_cpu0_wfx_dbg_req_gclk, + dt_cpu0_hlt_dbgevt_ok_gclk, + dt_cpu0_dbif_ack_gclk, + dt_cpu0_dbif_err_gclk, + dt_cpu0_dbif_rddata_gclk, + + dt_cpu0_dbif_addr_pclk, + dt_cpu0_dbif_locked_pclk, + dt_cpu0_dbif_req_pclk, + dt_cpu0_dbif_wrdata_pclk, + dt_cpu0_dbif_write_pclk, + dt_cpu0_edecr_osuce_pclk, + dt_cpu0_edecr_rce_pclk, + dt_cpu0_edecr_ss_pclk, + dt_cpu0_edbgrq_pclk, + dt_cpu0_edacr_frc_idleack_pclk, + dt_cpu0_edprcr_corepurq_pclk, + + dt_cpu0_pmusnapshot_ack_gclk, + dt_cpu0_pmusnapshot_req_pclk, + + dt_cpu0_cti_trigin_7to4_gclk, + dt_cpu0_cti_trigin_1to0_gclk, + dt_cpu0_cti_trigoutack_7to4_gclk, + dt_cpu0_cti_trigoutack_bit1_gclk, + + dt_cpu0_cti_trigout_7to4_pclk, + dt_cpu0_cti_trigout_1to0_pclk, + dt_cpu0_cti_triginack_7to4_pclk, + dt_cpu0_cti_triginack_1to0_pclk, + + dt_cpu0_wfx_wakeup_pclk, + dt_cpu0_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + dt_cpu1_et_oslock_gclk, + dt_cpu1_os_double_lock_gclk, + dt_cpu1_halt_ack_gclk, + dt_cpu1_coredbg_in_reset_gclk, + dt_cpu1_wfx_dbg_req_gclk, + dt_cpu1_hlt_dbgevt_ok_gclk, + dt_cpu1_dbif_ack_gclk, + dt_cpu1_dbif_err_gclk, + dt_cpu1_dbif_rddata_gclk, + + dt_cpu1_dbif_addr_pclk, + dt_cpu1_dbif_locked_pclk, + dt_cpu1_dbif_req_pclk, + dt_cpu1_dbif_wrdata_pclk, + dt_cpu1_dbif_write_pclk, + dt_cpu1_edecr_osuce_pclk, + dt_cpu1_edecr_rce_pclk, + dt_cpu1_edecr_ss_pclk, + dt_cpu1_edbgrq_pclk, + dt_cpu1_edacr_frc_idleack_pclk, + dt_cpu1_edprcr_corepurq_pclk, + + dt_cpu1_pmusnapshot_ack_gclk, + dt_cpu1_pmusnapshot_req_pclk, + + dt_cpu1_cti_trigin_7to4_gclk, + dt_cpu1_cti_trigin_1to0_gclk, + dt_cpu1_cti_trigoutack_7to4_gclk, + dt_cpu1_cti_trigoutack_bit1_gclk, + + dt_cpu1_cti_trigout_7to4_pclk, + dt_cpu1_cti_trigout_1to0_pclk, + dt_cpu1_cti_triginack_7to4_pclk, + dt_cpu1_cti_triginack_1to0_pclk, + + dt_cpu1_wfx_wakeup_pclk, + dt_cpu1_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + dt_cpu2_et_oslock_gclk, + dt_cpu2_os_double_lock_gclk, + dt_cpu2_halt_ack_gclk, + dt_cpu2_coredbg_in_reset_gclk, + dt_cpu2_wfx_dbg_req_gclk, + dt_cpu2_hlt_dbgevt_ok_gclk, + dt_cpu2_dbif_ack_gclk, + dt_cpu2_dbif_err_gclk, + dt_cpu2_dbif_rddata_gclk, + + dt_cpu2_dbif_addr_pclk, + dt_cpu2_dbif_locked_pclk, + dt_cpu2_dbif_req_pclk, + dt_cpu2_dbif_wrdata_pclk, + dt_cpu2_dbif_write_pclk, + dt_cpu2_edecr_osuce_pclk, + dt_cpu2_edecr_rce_pclk, + dt_cpu2_edecr_ss_pclk, + dt_cpu2_edbgrq_pclk, + dt_cpu2_edacr_frc_idleack_pclk, + dt_cpu2_edprcr_corepurq_pclk, + + dt_cpu2_pmusnapshot_ack_gclk, + dt_cpu2_pmusnapshot_req_pclk, + + dt_cpu2_cti_trigin_7to4_gclk, + dt_cpu2_cti_trigin_1to0_gclk, + dt_cpu2_cti_trigoutack_7to4_gclk, + dt_cpu2_cti_trigoutack_bit1_gclk, + + dt_cpu2_cti_trigout_7to4_pclk, + dt_cpu2_cti_trigout_1to0_pclk, + dt_cpu2_cti_triginack_7to4_pclk, + dt_cpu2_cti_triginack_1to0_pclk, + + dt_cpu2_wfx_wakeup_pclk, + dt_cpu2_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + dt_cpu3_et_oslock_gclk, + dt_cpu3_os_double_lock_gclk, + dt_cpu3_halt_ack_gclk, + dt_cpu3_coredbg_in_reset_gclk, + dt_cpu3_wfx_dbg_req_gclk, + dt_cpu3_hlt_dbgevt_ok_gclk, + dt_cpu3_dbif_ack_gclk, + dt_cpu3_dbif_err_gclk, + dt_cpu3_dbif_rddata_gclk, + + dt_cpu3_dbif_addr_pclk, + dt_cpu3_dbif_locked_pclk, + dt_cpu3_dbif_req_pclk, + dt_cpu3_dbif_wrdata_pclk, + dt_cpu3_dbif_write_pclk, + dt_cpu3_edecr_osuce_pclk, + dt_cpu3_edecr_rce_pclk, + dt_cpu3_edecr_ss_pclk, + dt_cpu3_edbgrq_pclk, + dt_cpu3_edacr_frc_idleack_pclk, + dt_cpu3_edprcr_corepurq_pclk, + + dt_cpu3_pmusnapshot_ack_gclk, + dt_cpu3_pmusnapshot_req_pclk, + + dt_cpu3_cti_trigin_7to4_gclk, + dt_cpu3_cti_trigin_1to0_gclk, + dt_cpu3_cti_trigoutack_7to4_gclk, + dt_cpu3_cti_trigoutack_bit1_gclk, + + dt_cpu3_cti_trigout_7to4_pclk, + dt_cpu3_cti_trigout_1to0_pclk, + dt_cpu3_cti_triginack_7to4_pclk, + dt_cpu3_cti_triginack_1to0_pclk, + + dt_cpu3_wfx_wakeup_pclk, + dt_cpu3_noclkstop_pclk, +// END DT-CPU interface + +//----------------------------------------------------------------------------- +// CK interface +//----------------------------------------------------------------------------- +// BEGIN CK-CPU interface + ds_cpu0_reset_req, + ds_cpu0_wfi_req, + ds_cpu0_wfe_req, + ds_cpu0_flush, + ds_cpu0_flush_type, + ds_cpu0_imp_abrt_wfi_qual, + ds_cpu0_irq_wfi_qual, + ds_cpu0_fiq_wfi_qual, + ds_cpu0_vimp_abrt_wfi_qual, + ds_cpu0_virq_wfi_qual, + ds_cpu0_vfiq_wfi_qual, + ds_cpu0_imp_abrt_wfe_qual, + ds_cpu0_irq_wfe_qual, + ds_cpu0_fiq_wfe_qual, + ds_cpu0_vimp_abrt_wfe_qual, + ds_cpu0_virq_wfe_qual, + ds_cpu0_vfiq_wfe_qual, + ds_cpu0_hcr_va, + ds_cpu0_hcr_vi, + ds_cpu0_hcr_vf, + ds_cpu0_cpuectlr_ret, + ck_cpu0_event_reg, + ck_cpu0_wfi_ack, + ck_cpu0_wfe_ack, + ck_cpu0_crcx_clk_en_n, + + ds_cpu1_reset_req, + ds_cpu1_wfi_req, + ds_cpu1_wfe_req, + ds_cpu1_flush, + ds_cpu1_flush_type, + ds_cpu1_imp_abrt_wfi_qual, + ds_cpu1_irq_wfi_qual, + ds_cpu1_fiq_wfi_qual, + ds_cpu1_vimp_abrt_wfi_qual, + ds_cpu1_virq_wfi_qual, + ds_cpu1_vfiq_wfi_qual, + ds_cpu1_imp_abrt_wfe_qual, + ds_cpu1_irq_wfe_qual, + ds_cpu1_fiq_wfe_qual, + ds_cpu1_vimp_abrt_wfe_qual, + ds_cpu1_virq_wfe_qual, + ds_cpu1_vfiq_wfe_qual, + ds_cpu1_hcr_va, + ds_cpu1_hcr_vi, + ds_cpu1_hcr_vf, + ds_cpu1_cpuectlr_ret, + ck_cpu1_event_reg, + ck_cpu1_wfi_ack, + ck_cpu1_wfe_ack, + ck_cpu1_crcx_clk_en_n, + + ds_cpu2_reset_req, + ds_cpu2_wfi_req, + ds_cpu2_wfe_req, + ds_cpu2_flush, + ds_cpu2_flush_type, + ds_cpu2_imp_abrt_wfi_qual, + ds_cpu2_irq_wfi_qual, + ds_cpu2_fiq_wfi_qual, + ds_cpu2_vimp_abrt_wfi_qual, + ds_cpu2_virq_wfi_qual, + ds_cpu2_vfiq_wfi_qual, + ds_cpu2_imp_abrt_wfe_qual, + ds_cpu2_irq_wfe_qual, + ds_cpu2_fiq_wfe_qual, + ds_cpu2_vimp_abrt_wfe_qual, + ds_cpu2_virq_wfe_qual, + ds_cpu2_vfiq_wfe_qual, + ds_cpu2_hcr_va, + ds_cpu2_hcr_vi, + ds_cpu2_hcr_vf, + ds_cpu2_cpuectlr_ret, + ck_cpu2_event_reg, + ck_cpu2_wfi_ack, + ck_cpu2_wfe_ack, + ck_cpu2_crcx_clk_en_n, + + ds_cpu3_reset_req, + ds_cpu3_wfi_req, + ds_cpu3_wfe_req, + ds_cpu3_flush, + ds_cpu3_flush_type, + ds_cpu3_imp_abrt_wfi_qual, + ds_cpu3_irq_wfi_qual, + ds_cpu3_fiq_wfi_qual, + ds_cpu3_vimp_abrt_wfi_qual, + ds_cpu3_virq_wfi_qual, + ds_cpu3_vfiq_wfi_qual, + ds_cpu3_imp_abrt_wfe_qual, + ds_cpu3_irq_wfe_qual, + ds_cpu3_fiq_wfe_qual, + ds_cpu3_vimp_abrt_wfe_qual, + ds_cpu3_virq_wfe_qual, + ds_cpu3_vfiq_wfe_qual, + ds_cpu3_hcr_va, + ds_cpu3_hcr_vi, + ds_cpu3_hcr_vf, + ds_cpu3_cpuectlr_ret, + ck_cpu3_event_reg, + ck_cpu3_wfi_ack, + ck_cpu3_wfe_ack, + ck_cpu3_crcx_clk_en_n, + + ls_cpu0_clrexmon, + ls_cpu1_clrexmon, + ls_cpu2_clrexmon, + ls_cpu3_clrexmon, +// END CK-CPU interface + + ck_gclkt +); + +//# +//# Interface Signals +//# ================= +//# + +//----------------------------------------------------------------------------- +// Clock and Reset Signals +//----------------------------------------------------------------------------- + input CLK; // Fast Clock + input CLKEN; // Fast Clock Enable + + input [`MAIA_CN:0] nCPUPORESET; // CPU Power-on reset + input [`MAIA_CN:0] nCORERESET; // CPU reset (excluding DBG & ETM) + input nL2RESET; // L2 reset + input L2RSTDISABLE; // L2 RAMs hardware reset disable + output [`MAIA_CN:0] WARMRSTREQ; // CPU Warm reset request +//See also nPRESETDBG; // Debug APB reset (PCLK) + +//----------------------------------------------------------------------------- +// Static Configuration Signals +//----------------------------------------------------------------------------- +// Static configuration signals that should be tied off and not change dynamically. +// Many of the initial values specified by these inputs +// may be overridden in software using CP15 registers. + + input [`MAIA_CN:0] CFGEND; // Endianness EE bit (1:big endian) + input [`MAIA_CN:0] VINITHI; // 1: start up using high vectors + input [`MAIA_CN:0] CFGTE; // Exception handling state (0:ARM/1:Thumb) + input [`MAIA_CN:0] CP15SDISABLE; // Disable write access to some secure CP15 registers + + input [7:0] CLUSTERIDAFF1; // Value read in ClusterID Affinity1 field, MPIDR bits[15:8] + input [7:0] CLUSTERIDAFF2; // Value read in ClusterID Affinity2 field, MPIDR bits[23:16] + + input [`MAIA_CN:0] AA64nAA32; // Register Width (1:AArch64/0:AArch32) + input [43:2] RVBARADDR0; // RVBAR address +// BEGIN INCLUDE FOR CPU1 + input [43:2] RVBARADDR1; // RVBAR address +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input [43:2] RVBARADDR2; // RVBAR address +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input [43:2] RVBARADDR3; // RVBAR address +// END INCLUDE FOR CPU3 + input [`MAIA_CN:0] CRYPTODISABLE; // Disable Cryptography Extension + +//----------------------------------------------------------------------------- +// Interrupt Controller Signals +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] nFIQ; // Fast Interrupt request + input [`MAIA_CN:0] nIRQ; // Interrupt request + input [`MAIA_CN:0] nSEI; // System Error Interrupt + input [`MAIA_CN:0] nREI; // RAM Error Interrupt + input [`MAIA_CN:0] nVFIQ; // Virtual Fast Interrupt request + input [`MAIA_CN:0] nVIRQ; // Virtual Interrupt request + input [`MAIA_CN:0] nVSEI; // Virtual System Error Interrupt + +// BEGIN NO-GIC pins + output [`MAIA_CN:0] nVCPUMNTIRQ; // Virtual Maintenance Interrupt output +// END NO-GIC pins + + input [43:18] PERIPHBASE; // Base address for IC memory-mapped registers +// BEGIN NO-GIC pins + input GICCDISABLE; // Put GIC into bypass mode + + input ICDTVALID; // Distrubuter AXI4 SP Message Valid + output ICDTREADY; // GIC Ready for Distrubuter AXI4 SP Message + input [15:0] ICDTDATA; // Distrubuter AXI4 SP Message Data + input ICDTLAST; // Distrubuter AXI4 SP Message Last Packet + input [1:0] ICDTDEST; // Distrubuter AXI4 SP Message CPU ID + + output ICCTVALID; // GIC to Distributer AXI4 SP Message Valid + input ICCTREADY; // Distributer Ready for GIC AXI4 SP Message + output [15:0] ICCTDATA; // GIC to Distributer AXI4 SP Message Data + output ICCTLAST; // GIC to Distributer AXI4 SP Message Last Packet + output [1:0] ICCTID; // GIC to Distributer AXI4 SP Message CPU ID +// END NO-GIC pins + +//----------------------------------------------------------------------------- +// Timer Signals +//----------------------------------------------------------------------------- + input [63:0] CNTVALUEB; // Counter value in binary + input CNTCLKEN; // Counter clock enable + output [`MAIA_CN:0] nCNTPNSIRQ; // NS Physical Timer event + output [`MAIA_CN:0] nCNTPSIRQ; // S Physical Timer event + output [`MAIA_CN:0] nCNTVIRQ; // Virtual Timer event + output [`MAIA_CN:0] nCNTHPIRQ; // Hyp Physical Timer event + +//----------------------------------------------------------------------------- +// Power Management Signals +//----------------------------------------------------------------------------- + input CLREXMONREQ; // Clearing of external global exclusive monitor (REQ) + output CLREXMONACK; // Clearing of external global exclusive monitor (ACK) + input EVENTI; // Event input for processor wake-up from WFE state + output EVENTO; // Event output, signal is active when SEV instruction is executed + output [`MAIA_CN:0] STANDBYWFI; // WFI mode + output [`MAIA_CN:0] STANDBYWFE; // WFE mode + output STANDBYWFIL2; // WFI mode for L2 + output [`MAIA_CN:0] SMPEN; // CPU SMP bit + + output [`MAIA_CN:0] CPUQACTIVE; // CPU Q-channel QACTIVE + input [`MAIA_CN:0] CPUQREQn; // CPU Q-channel QREQn + output [`MAIA_CN:0] CPUQACCEPTn; // CPU Q-channel QACCEPTn + output [`MAIA_CN:0] CPUQDENY; // CPU Q-channel QDENY + + output L2QACTIVE; // L2 Q-channel QACTIVE + input L2QREQn; // L2 Q-channel QREQn + output L2QACCEPTn; // L2 Q-channel QACCEPTn + output L2QDENY; // L2 Q-channel QDENY + + input L2FLUSHREQ; // L2 hardware flush request + output L2FLUSHDONE; // L2 hardware flush done + +//----------------------------------------------------------------------------- +// Asynchronous Error Signals +//----------------------------------------------------------------------------- + output nINTERRIRQ; // L2 RAM dbl-bit ECC error + output nEXTERRIRQ; // Write transaction error + +//----------------------------------------------------------------------------- +// Bus Configuration Signals +//----------------------------------------------------------------------------- + input SYSBARDISABLE; // Disable broadcast of barriers + input BROADCASTINNER; // Extend Inner Shared Domain + input BROADCASTOUTER; // Extend Outer Shared Domain + input BROADCASTCACHEMAINT; // Broadcast cache maint ops + +//----------------------------------------------------------------------------- +// Skyros RN-F Interface +//----------------------------------------------------------------------------- + input SCLKEN; // Skyros clock enable + input SINACT; // Skyros snoop inactive + + input [6:0] NODEID; // Skyros requestor NodeID + + output TXSACTIVE; // Skyros active - indicates pending activity on pins + input RXSACTIVE; // Skyros active - indicates pending activity on pins + + output TXLINKACTIVEREQ; // Skyros transmit link active request + input TXLINKACTIVEACK; // SKyros transmit link active acknowledge + + input RXLINKACTIVEREQ; // SKyros receive link active request + output RXLINKACTIVEACK; // Skyros receive link active acknowledge + +// TXREQ - outbound requests + output TXREQFLITPEND; // Skyros TXREQ FLIT pending + output TXREQFLITV; // Skyros TXREQ FLIT valid + output [99:0] TXREQFLIT; // Skyros TXREQ FLIT payload + output [7:0] REQMEMATTR; // Skyros TXREQ raw memory attributes + input TXREQLCRDV; // Skyros TXREQ link-layer credit valid + +// TXRSP - outbound response + output TXRSPFLITPEND; // Skyros TXRSP FLIT pending + output TXRSPFLITV; // Skyros TXRSP FLIT valid + output [44:0] TXRSPFLIT; // Skyros TXRSP FLIT payload + input TXRSPLCRDV; // Skyros TXRSP link-layer credit valid + +// TXDAT - outbound data + output TXDATFLITPEND; // Skyros TXDAT FLIT pending + output TXDATFLITV; // Skyros TXDAT FLIT valid + output [193:0] TXDATFLIT; // Skyros TXDAT FLIT payload + input TXDATLCRDV; // Skyros TXDAT link-layer credit valid + +// RXSNP - inbound snoops + input RXSNPFLITPEND; // Skyros RXSNP FLIT pending + input RXSNPFLITV; // Skyros RXSNP FLIT valid + input [64:0] RXSNPFLIT; // Skyros RXSNP FLIT payload + output RXSNPLCRDV; // Skyros RXSNP link-layer credit valid + +// RXRSP - inbound response + input RXRSPFLITPEND; // Skyros RXRSP FLIT pending + input RXRSPFLITV; // Skyros RXRSP FLIT valid + input [44:0] RXRSPFLIT; // Skyros RXRSP FLIT payload + output RXRSPLCRDV; // Skyros RXRSP link-layer credit valid + +// RXDAT - inbound data + input RXDATFLITPEND; // Skyros RXDAT FLIT pending + input RXDATFLITV; // Skyros RXDAT FLIT valid + input [193:0] RXDATFLIT; // Skyros RXDAT FLIT payload + output RXDATLCRDV; // Skyros RXDAT link-layer credit valid + + input [43:24] SAMMNBASE; // Skyros SAM MN base address + input [1:0] SAMADDRMAP0; // Skyros SAM address region 0 mapping + input [1:0] SAMADDRMAP1; // Skyros SAM address region 1 mapping + input [1:0] SAMADDRMAP2; // Skyros SAM address region 2 mapping + input [1:0] SAMADDRMAP3; // Skyros SAM address region 3 mapping + input [1:0] SAMADDRMAP4; // Skyros SAM address region 4 mapping + input [1:0] SAMADDRMAP5; // Skyros SAM address region 5 mapping + input [1:0] SAMADDRMAP6; // Skyros SAM address region 6 mapping + input [1:0] SAMADDRMAP7; // Skyros SAM address region 7 mapping + input [1:0] SAMADDRMAP8; // Skyros SAM address region 8 mapping + input [1:0] SAMADDRMAP9; // Skyros SAM address region 9 mapping + input [1:0] SAMADDRMAP10; // Skyros SAM address region 10 mapping + input [1:0] SAMADDRMAP11; // Skyros SAM address region 11 mapping + input [1:0] SAMADDRMAP12; // Skyros SAM address region 12 mapping + input [1:0] SAMADDRMAP13; // Skyros SAM address region 13 mapping + input [1:0] SAMADDRMAP14; // Skyros SAM address region 14 mapping + input [1:0] SAMADDRMAP15; // Skyros SAM address region 15 mapping + input [1:0] SAMADDRMAP16; // Skyros SAM address region 16 mapping + input [1:0] SAMADDRMAP17; // Skyros SAM address region 17 mapping + input [1:0] SAMADDRMAP18; // Skyros SAM address region 18 mapping + input [1:0] SAMADDRMAP19; // Skyros SAM address region 19 mapping + input [6:0] SAMMNNODEID; // Skyros SAM MN target ID + input [6:0] SAMHNI0NODEID; // Skyros SAM HNI0 target ID + input [6:0] SAMHNI1NODEID; // Skyros SAM HNI1 target ID + input [6:0] SAMHNF0NODEID; // Skyros SAM HNF0 target ID + input [6:0] SAMHNF1NODEID; // Skyros SAM HNF1 target ID + input [6:0] SAMHNF2NODEID; // Skyros SAM HNF2 target ID + input [6:0] SAMHNF3NODEID; // Skyros SAM HNF3 target ID + input [6:0] SAMHNF4NODEID; // Skyros SAM HNF4 target ID + input [6:0] SAMHNF5NODEID; // Skyros SAM HNF5 target ID + input [6:0] SAMHNF6NODEID; // Skyros SAM HNF6 target ID + input [6:0] SAMHNF7NODEID; // Skyros SAM HNF7 target ID + input [2:0] SAMHNFMODE; // Skyros SAM HNF interleaving mode + +//----------------------------------------------------------------------------- +// ACP AXI Slave +//----------------------------------------------------------------------------- + input ACLKENS; // AXI slave clock enable + input AINACTS; // AXI slave interface no longer active or accepting requests + +// Write Address channel signals + output AWREADYS; // Write Address ready (slave ready to accept write address) + input AWVALIDS; // Write Address valid + input [4:0] AWIDS; // Write Address ID + input [43:0] AWADDRS; // Write Address + input [7:0] AWLENS; // Write Burst Length + input [3:0] AWCACHES; // Write Cache type + input [1:0] AWUSERS; // Write inner & outer shareability + input [2:0] AWPROTS; // Write Protection type + +// Write Data channel signals + output WREADYS; // Write Data ready (slave ready to accept data) + input WVALIDS; // Write Data valid + input [127:0] WDATAS; // Write Data + input [15:0] WSTRBS; // Write byte-lane strobes + input WLASTS; // Write Data last transfer indicator + +// Write Response channel signals + input BREADYS; // Write Response ready (master ready to accept response) + output BVALIDS; // Write Response Valid + output [4:0] BIDS; // Write Response ID tag + output [1:0] BRESPS; // Write Response + +// Read Address channel signals + output ARREADYS; // Read Address ready (slave ready to accept read address) + input ARVALIDS; // Read Address valid + input [4:0] ARIDS; // Read Address ID + input [43:0] ARADDRS; // Read Address + input [7:0] ARLENS; // Read Burst Length + input [3:0] ARCACHES; // Read Cache type + input [1:0] ARUSERS; // Read inner & outer shareability + input [2:0] ARPROTS; // Read Protection type + +// Read Data channel signals + input RREADYS; // Read Data ready (master ready to accept data) + output RVALIDS; // Read Data valid + output [4:0] RIDS; // Read Data ID + output [127:0] RDATAS; // Read Data + output [1:0] RRESPS; // Read Data response + output RLASTS; // Read Data last transfer indicator + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (CLK) +//----------------------------------------------------------------------------- +// Debug CLK interface + input [43:12] DBGROMADDR; // Debug ROM base address + input DBGROMADDRV; // Debug ROM base address valid + + output [`MAIA_CN:0] DBGACK; // Debug acknowledge + output [`MAIA_CN:0] nCOMMIRQ; // Comms channel receive/transmit interrupt + output [`MAIA_CN:0] COMMRX; // Comms channel receive + output [`MAIA_CN:0] COMMTX; // Comms channel transmit + + output [`MAIA_CN:0] DBGRSTREQ; // Warm reset request + output [`MAIA_CN:0] DBGNOPWRDWN; // No power-down request + + input DBGL1RSTDISABLE; // L1 DCache hardware reset disable + +// PMU CLK interface + output [`MAIA_CN:0] nPMUIRQ; // PMU IRQ request + output [24:0] PMUEVENT0; // PMU Event bus +// BEGIN INCLUDE FOR CPU1 + output [24:0] PMUEVENT1; // PMU Event bus +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + output [24:0] PMUEVENT2; // PMU Event bus +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + output [24:0] PMUEVENT3; // PMU Event bus +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (ATCLK) +//----------------------------------------------------------------------------- +// ETM ATB interface and Misc signals + input ATCLKEN; // ATB Clock Enable + input [63:0] TSVALUEB; // ATB Timestamp in binary + + input ATREADYM0; // ATDATA can be accepted + input AFVALIDM0; // ATB Fifo Flush Request + output [31:0] ATDATAM0; // ATB Data + output ATVALIDM0; // ATB Data Valid + output [1:0] ATBYTESM0; // ATB Data Size + output AFREADYM0; // ATB Fifo Flush Finished + output [6:0] ATIDM0; // ATB Trace Source ID + input SYNCREQM0; // ATB External synchronization request + +// BEGIN INCLUDE FOR CPU1 + input ATREADYM1; // ATDATA can be accepted + input AFVALIDM1; // ATB Fifo Flush Request + output [31:0] ATDATAM1; // ATB Data + output ATVALIDM1; // ATB Data Valid + output [1:0] ATBYTESM1; // ATB Data Size + output AFREADYM1; // ATB Fifo Flush Finished + output [6:0] ATIDM1; // ATB Trace Source ID + input SYNCREQM1; // ATB External synchronization request +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ATREADYM2; // ATDATA can be accepted + input AFVALIDM2; // ATB Fifo Flush Request + output [31:0] ATDATAM2; // ATB Data + output ATVALIDM2; // ATB Data Valid + output [1:0] ATBYTESM2; // ATB Data Size + output AFREADYM2; // ATB Fifo Flush Finished + output [6:0] ATIDM2; // ATB Trace Source ID + input SYNCREQM2; // ATB External synchronization request +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ATREADYM3; // ATDATA can be accepted + input AFVALIDM3; // ATB Fifo Flush Request + output [31:0] ATDATAM3; // ATB Data + output ATVALIDM3; // ATB Data Valid + output [1:0] ATBYTESM3; // ATB Data Size + output AFREADYM3; // ATB Fifo Flush Finished + output [6:0] ATIDM3; // ATB Trace Source ID + input SYNCREQM3; // ATB External synchronization request +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (PCLK) +//----------------------------------------------------------------------------- +// Debug-APBv3 port (APB) + input PCLKDBG; // APB Clock + input PCLKENDBG; // APB Clock Enable + input nPRESETDBG; // APB Reset + input PSELDBG; // Debug bus access + input [21:2] PADDRDBG; // APB address + input PADDRDBG31; // APB address bit[31] + input PENABLEDBG; // APB transfer complete flag + input PWRITEDBG; // APB read/write indicator + input [31:0] PWDATADBG; // APB write data + output [31:0] PRDATADBG; // APB read data + output PREADYDBG; // APB slave ready, used to extend a transfer + output PSLVERRDBG; // APB slave transfer error + +// Misc interface + input [`MAIA_CN:0] EDBGRQ; // External debug request + +// PMU Snapshot interface + input [`MAIA_CN:0] PMUSNAPSHOTREQ; // PMU snapshot trigger request + output [`MAIA_CN:0] PMUSNAPSHOTACK; // PMU snapshot trigger acknowledge + +// Power-related interface + input [`MAIA_CN:0] DBGPWRDUP; // Processor power-up status + output [`MAIA_CN:0] DBGPWRUPREQ; // Processor power-up request + +// CTI interface + input [3:0] CTICHIN; // Channel In + input [3:0] CTICHOUTACK; // Channel Out acknowledge + output [3:0] CTICHOUT; // Channel Out + output [3:0] CTICHINACK; // Channel In acknowledge + input CISBYPASS; // Channel interface sync bypass + input [3:0] CIHSBYPASS; // Channel interface H/S bypass + output [`MAIA_CN:0] CTIIRQ; // CTI Interrupt + input [`MAIA_CN:0] CTIIRQACK; // CTI Interrupt acknowledge + +//----------------------------------------------------------------------------- +// Debug Authentication Interface (CLK & PCLK) +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] DBGEN; // Invasive debug enable + input [`MAIA_CN:0] NIDEN; // Non-invasive debug enable + input [`MAIA_CN:0] SPIDEN; // Secure Priviledge invasive debug enable + input [`MAIA_CN:0] SPNIDEN; // Secure Priviledge non-invasive debug enable + +//----------------------------------------------------------------------------- +// DFT Signals +//----------------------------------------------------------------------------- + input DFTSE; // Scan enable + input DFTRSTDISABLE; // Disable reset to cells during scan shift + input [`MAIA_CN:0] DFTCRCLKDISABLE; // Clock grid control for ck_gclkcr + input DFTL2CLKDISABLE; // Clock grid control for ck_gclkl2 + input DFTRAMHOLD; // Holds data in RAMs + input DFTCLKBYPASS; // L2 RAM strobe clock bypass + input DFTMCPHOLD; // Disable multi-cycle RAM paths + +//----------------------------------------------------------------------------- +// MBIST Interface +//----------------------------------------------------------------------------- + input nMBISTRESET; // MBIST reset + input MBISTREQ; // MBIST mode request + +//----------------------------------------------------------------------------- +// Signals from maia -> maia_cpu_io -> maia_cpu +//----------------------------------------------------------------------------- +// Outputs to maia_cpu + output ncpuporeset_cpu0_o; + output ncorereset_cpu0_o; + + output cfgend_cpu0_o; + output cfgte_cpu0_o; + output cp15sdisable_cpu0_o; + output vinithi_cpu0_o; + output [7:0] clusteridaff1_cpu0_o; + output [7:0] clusteridaff2_cpu0_o; + output [1:0] cpuid_cpu0_o; + output aa64naa32_cpu0_o; + output [43:2] rvbaraddr_cpu0_o; + output cryptodisable_cpu0_o; + output giccdisable_cpu0_o; + + output [43:12] dbgromaddr_cpu0_o; + output dbgromaddrv_cpu0_o; + output dbgl1rstdisable_cpu0_o; + + output dbgen_cpu0_o; + output niden_cpu0_o; + output spiden_cpu0_o; + output spniden_cpu0_o; + + output [63:0] tsvalueb_cpu0_o; + + output atclken_cpu0_o; + output afvalidm_cpu0_o; + output atreadym_cpu0_o; + output syncreqm_cpu0_o; + + output dftse_cpu0_o; + output dftrstdisable_cpu0_o; + output dftcrclkdisable_cpu0_o; + output dftramhold_cpu0_o; + output nmbistreset_cpu0_o; + +// BEGIN INCLUDE FOR CPU1 + output ncpuporeset_cpu1_o; + output ncorereset_cpu1_o; + + output cfgend_cpu1_o; + output cfgte_cpu1_o; + output cp15sdisable_cpu1_o; + output vinithi_cpu1_o; + output [7:0] clusteridaff1_cpu1_o; + output [7:0] clusteridaff2_cpu1_o; + output [1:0] cpuid_cpu1_o; + output aa64naa32_cpu1_o; + output [43:2] rvbaraddr_cpu1_o; + output cryptodisable_cpu1_o; + output giccdisable_cpu1_o; + + output [43:12] dbgromaddr_cpu1_o; + output dbgromaddrv_cpu1_o; + output dbgl1rstdisable_cpu1_o; + + output dbgen_cpu1_o; + output niden_cpu1_o; + output spiden_cpu1_o; + output spniden_cpu1_o; + + output [63:0] tsvalueb_cpu1_o; + + output atclken_cpu1_o; + output afvalidm_cpu1_o; + output atreadym_cpu1_o; + output syncreqm_cpu1_o; + + output dftse_cpu1_o; + output dftrstdisable_cpu1_o; + output dftcrclkdisable_cpu1_o; + output dftramhold_cpu1_o; + output nmbistreset_cpu1_o; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + output ncpuporeset_cpu2_o; + output ncorereset_cpu2_o; + + output cfgend_cpu2_o; + output cfgte_cpu2_o; + output cp15sdisable_cpu2_o; + output vinithi_cpu2_o; + output [7:0] clusteridaff1_cpu2_o; + output [7:0] clusteridaff2_cpu2_o; + output [1:0] cpuid_cpu2_o; + output aa64naa32_cpu2_o; + output [43:2] rvbaraddr_cpu2_o; + output cryptodisable_cpu2_o; + output giccdisable_cpu2_o; + + output [43:12] dbgromaddr_cpu2_o; + output dbgromaddrv_cpu2_o; + output dbgl1rstdisable_cpu2_o; + + output dbgen_cpu2_o; + output niden_cpu2_o; + output spiden_cpu2_o; + output spniden_cpu2_o; + + output [63:0] tsvalueb_cpu2_o; + + output atclken_cpu2_o; + output afvalidm_cpu2_o; + output atreadym_cpu2_o; + output syncreqm_cpu2_o; + + output dftse_cpu2_o; + output dftrstdisable_cpu2_o; + output dftcrclkdisable_cpu2_o; + output dftramhold_cpu2_o; + output nmbistreset_cpu2_o; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + output ncpuporeset_cpu3_o; + output ncorereset_cpu3_o; + + output cfgend_cpu3_o; + output cfgte_cpu3_o; + output cp15sdisable_cpu3_o; + output vinithi_cpu3_o; + output [7:0] clusteridaff1_cpu3_o; + output [7:0] clusteridaff2_cpu3_o; + output [1:0] cpuid_cpu3_o; + output aa64naa32_cpu3_o; + output [43:2] rvbaraddr_cpu3_o; + output cryptodisable_cpu3_o; + output giccdisable_cpu3_o; + + output [43:12] dbgromaddr_cpu3_o; + output dbgromaddrv_cpu3_o; + output dbgl1rstdisable_cpu3_o; + + output dbgen_cpu3_o; + output niden_cpu3_o; + output spiden_cpu3_o; + output spniden_cpu3_o; + + output [63:0] tsvalueb_cpu3_o; + + output atclken_cpu3_o; + output afvalidm_cpu3_o; + output atreadym_cpu3_o; + output syncreqm_cpu3_o; + + output dftse_cpu3_o; + output dftrstdisable_cpu3_o; + output dftcrclkdisable_cpu3_o; + output dftramhold_cpu3_o; + output nmbistreset_cpu3_o; +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Signals from maia_cpu -> maia_cpu_io -> maia +//----------------------------------------------------------------------------- +// Inputs from maia_cpu + input ds_cpu0_sev_req; + input ds_cpu0_sevl_req; + input ds_cpu0_cpuectlr_smp; + + input ncommirq_cpu0_i; + input commrx_cpu0_i; + input commtx_cpu0_i; + input dbgack_cpu0_i; + input dbgrstreq_cpu0_i; + input dbgnopwrdwn_cpu0_i; + + input npmuirq_cpu0_i; + input [24:0] pmuevent_cpu0_i; + input pm_export_cpu0_i; + + input etclken_cpu0_i; + input afreadym_cpu0_i; + input [1:0] atbytesm_cpu0_i; + input [31:0] atdatam_cpu0_i; + input [6:0] atidm_cpu0_i; + input atvalidm_cpu0_i; + +// BEGIN INCLUDE FOR CPU1 + input ds_cpu1_sev_req; + input ds_cpu1_sevl_req; + input ds_cpu1_cpuectlr_smp; + + input ncommirq_cpu1_i; + input commrx_cpu1_i; + input commtx_cpu1_i; + input dbgack_cpu1_i; + input dbgrstreq_cpu1_i; + input dbgnopwrdwn_cpu1_i; + + input npmuirq_cpu1_i; + input [24:0] pmuevent_cpu1_i; + input pm_export_cpu1_i; + + input etclken_cpu1_i; + input afreadym_cpu1_i; + input [1:0] atbytesm_cpu1_i; + input [31:0] atdatam_cpu1_i; + input [6:0] atidm_cpu1_i; + input atvalidm_cpu1_i; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ds_cpu2_sev_req; + input ds_cpu2_sevl_req; + input ds_cpu2_cpuectlr_smp; + + input ncommirq_cpu2_i; + input commrx_cpu2_i; + input commtx_cpu2_i; + input dbgack_cpu2_i; + input dbgrstreq_cpu2_i; + input dbgnopwrdwn_cpu2_i; + + input npmuirq_cpu2_i; + input [24:0] pmuevent_cpu2_i; + input pm_export_cpu2_i; + + input etclken_cpu2_i; + input afreadym_cpu2_i; + input [1:0] atbytesm_cpu2_i; + input [31:0] atdatam_cpu2_i; + input [6:0] atidm_cpu2_i; + input atvalidm_cpu2_i; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ds_cpu3_sev_req; + input ds_cpu3_sevl_req; + input ds_cpu3_cpuectlr_smp; + + input ncommirq_cpu3_i; + input commrx_cpu3_i; + input commtx_cpu3_i; + input dbgack_cpu3_i; + input dbgrstreq_cpu3_i; + input dbgnopwrdwn_cpu3_i; + + input npmuirq_cpu3_i; + input [24:0] pmuevent_cpu3_i; + input pm_export_cpu3_i; + + input etclken_cpu3_i; + input afreadym_cpu3_i; + input [1:0] atbytesm_cpu3_i; + input [31:0] atdatam_cpu3_i; + input [6:0] atidm_cpu3_i; + input atvalidm_cpu3_i; +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// L2 interface +//----------------------------------------------------------------------------- + output [12:0] l2_cpu0_mbist1_addr_b1; + output [3:0] l2_cpu0_mbist1_array_b1; + output [7:0] l2_cpu0_mbist1_be_b1; + output l2_cpu0_mbist1_en_b1; + output l2_cpu0_mbist1_rd_en_b1; + output l2_cpu0_mbist1_wr_en_b1; + output l2_cpu0_mbist1_all_b1; + +// BEGIN INCLUDE FOR CPU1 + output [12:0] l2_cpu1_mbist1_addr_b1; + output [3:0] l2_cpu1_mbist1_array_b1; + output [7:0] l2_cpu1_mbist1_be_b1; + output l2_cpu1_mbist1_en_b1; + output l2_cpu1_mbist1_rd_en_b1; + output l2_cpu1_mbist1_wr_en_b1; + output l2_cpu1_mbist1_all_b1; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + output [12:0] l2_cpu2_mbist1_addr_b1; + output [3:0] l2_cpu2_mbist1_array_b1; + output [7:0] l2_cpu2_mbist1_be_b1; + output l2_cpu2_mbist1_en_b1; + output l2_cpu2_mbist1_rd_en_b1; + output l2_cpu2_mbist1_wr_en_b1; + output l2_cpu2_mbist1_all_b1; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + output [12:0] l2_cpu3_mbist1_addr_b1; + output [3:0] l2_cpu3_mbist1_array_b1; + output [7:0] l2_cpu3_mbist1_be_b1; + output l2_cpu3_mbist1_en_b1; + output l2_cpu3_mbist1_rd_en_b1; + output l2_cpu3_mbist1_wr_en_b1; + output l2_cpu3_mbist1_all_b1; +// END INCLUDE FOR CPU3 + +// BEGIN L2-CPU interface + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + output l2_cpu0_cfg_ecc_en; + output l2_cpu0_arb_thrshld_timeout_en; + output l2_cpu0_disable_clean_evict_opt; + output l2_cpu0_dext_err_r2; // LS external error + output l2_cpu0_dext_err_type_r2; // LS external error type + output l2_cpu0_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu0_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu0_ddata_r2; // LS read data + output l2_cpu0_barrier_done; // LS barrier complete + output l2_cpu0_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu0_spec_bufid; // LS read speculative response buffer id + output l2_cpu0_rvalid; // LS read response valid + output [1:0] l2_cpu0_rstate; // LS read response state + output l2_cpu0_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu0_rbufid; // LS read response buffer id + output l2_cpu0_dvalid_r1; // LS read data valid + output l2_cpu0_dlast_r1; // LS read last indicator + output [2:0] l2_cpu0_dbufid_r1; // LS read data fill buffer id + output l2_cpu0_iext_err_r2; // IF external error + output l2_cpu0_iext_err_type_r2; // IF external error type + output l2_cpu0_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu0_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu0_idata_r2; // IF read data + output l2_cpu0_ivalid_r1; // IF read data valid + output [1:0] l2_cpu0_ibufid_r1; // IF read data fill buffer id + output l2_cpu0_ls_sync_req; // LS sync req + output [48:0] l2_cpu0_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu0_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu0_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu0_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu0_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu0_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu0_ccb_req_info_c3; // LS ccb req info + output l2_cpu0_if_ccb_clken_c3; // IF ccb clken + output l2_cpu0_if_ccb_req_c3; // IF ccb req + output l2_cpu0_if_sync_req; // IF sync req + output l2_cpu0_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu0_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu0_tlb_sync_req; // TLB sync req + output l2_cpu0_tlb_sync_complete; // TLB sync complete + output l2_cpu0_tbw_desc_vld; // TBW descriptor valid + output l2_cpu0_tbw_ext_err; // TBW descriptor external error + output l2_cpu0_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu0_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu0_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu0_spr_rd_data; // DS spr read data + output [1:0] l2_cpu0_l2_cache_size; // DS L2 cache size + output l2_cpu0_pf_throttle_q; // PF throttling + + output l2_cpu0_wr_ex_resp; // store exclusive response + output l2_cpu0_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu0_ic_base; // PERIPHBASE + output l2_cpu0_no_intctrl; // INTCTLR not present + + + output [33:0] l2_cpu0_pmu_events; // L2 PMU events + + input ds_cpu0_l2_spr_en; // cpu0 early spr req for clk enables + input ds_cpu0_l2_spr_rd; // cpu0 spr read op + input ds_cpu0_l2_spr_wr; // cpu0 spr write op + input [8:0] ds_cpu0_l2_spr_addr; // cpu0 spr address + input ds_cpu0_l2_spr_dw; // cpu0 spr access dw + input [63:0] ds_cpu0_l2_spr_wr_data; // cpu0 spr write data + + input l2_cpu0_wr_data_vld_x1_q; // cpu0 write data vld x1 stage + input l2_cpu0_wr_evict_x1_q; // cpu0 write evict x1 stage + input [143:0] l2_cpu0_wr_data; + input l2_cpu0_ls_rd_haz_vld_arb_q; + input l2_cpu0_ls_wr_haz_vld_arb_q; + input l2_cpu0_dt_pmu_evt_en; // PMU enabled. + + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + output l2_cpu1_cfg_ecc_en; + output l2_cpu1_arb_thrshld_timeout_en; + output l2_cpu1_disable_clean_evict_opt; + output l2_cpu1_dext_err_r2; // LS external error + output l2_cpu1_dext_err_type_r2; // LS external error type + output l2_cpu1_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu1_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu1_ddata_r2; // LS read data + output l2_cpu1_barrier_done; // LS barrier complete + output l2_cpu1_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu1_spec_bufid; // LS read speculative response buffer id + output l2_cpu1_rvalid; // LS read response valid + output [1:0] l2_cpu1_rstate; // LS read response state + output l2_cpu1_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu1_rbufid; // LS read response buffer id + output l2_cpu1_dvalid_r1; // LS read data valid + output l2_cpu1_dlast_r1; // LS read last indicator + output [2:0] l2_cpu1_dbufid_r1; // LS read data fill buffer id + output l2_cpu1_iext_err_r2; // IF external error + output l2_cpu1_iext_err_type_r2; // IF external error type + output l2_cpu1_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu1_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu1_idata_r2; // IF read data + output l2_cpu1_ivalid_r1; // IF read data valid + output [1:0] l2_cpu1_ibufid_r1; // IF read data fill buffer id + output l2_cpu1_ls_sync_req; // LS sync req + output [48:0] l2_cpu1_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu1_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu1_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu1_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu1_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu1_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu1_ccb_req_info_c3; // LS ccb req info + output l2_cpu1_if_ccb_clken_c3; // IF ccb clken + output l2_cpu1_if_ccb_req_c3; // IF ccb req + output l2_cpu1_if_sync_req; // IF sync req + output l2_cpu1_tlb_ccb_clken_c3; // IF ccb clken + output l2_cpu1_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu1_tlb_sync_req; // TLB sync req + output l2_cpu1_tlb_sync_complete; // TLB sync complete + output l2_cpu1_tbw_desc_vld; // TBW descriptor valid + output l2_cpu1_tbw_ext_err; // TBW descriptor external error + output l2_cpu1_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu1_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu1_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu1_spr_rd_data; // DS spr read data + output [1:0] l2_cpu1_l2_cache_size; // DS L2 cache size + output l2_cpu1_pf_throttle_q; // PF throttling + + output l2_cpu1_wr_ex_resp; // store exclusive response + output l2_cpu1_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu1_ic_base; // PERIPHBASE + output l2_cpu1_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu1_pmu_events; // L2 PMU events + + input ds_cpu1_l2_spr_en; // cpu1 early spr req for clk enables + input ds_cpu1_l2_spr_rd; // cpu1 spr read op + input ds_cpu1_l2_spr_wr; // cpu1 spr write op + input [8:0] ds_cpu1_l2_spr_addr; // cpu1 spr address + input ds_cpu1_l2_spr_dw; // cpu1 spr access dw + input [63:0] ds_cpu1_l2_spr_wr_data; // cpu1 spr write data + + input l2_cpu1_wr_data_vld_x1_q; // cpu1 write data vld x1 stage + input l2_cpu1_wr_evict_x1_q; // cpu1 write evict x1 stage + input [143:0] l2_cpu1_wr_data; + input l2_cpu1_ls_rd_haz_vld_arb_q; + input l2_cpu1_ls_wr_haz_vld_arb_q; + input l2_cpu1_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + output l2_cpu2_cfg_ecc_en; + output l2_cpu2_arb_thrshld_timeout_en; + output l2_cpu2_disable_clean_evict_opt; + output l2_cpu2_dext_err_r2; // LS external error + output l2_cpu2_dext_err_type_r2; // LS external error type + output l2_cpu2_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu2_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu2_ddata_r2; // LS read data + output l2_cpu2_barrier_done; // LS barrier complete + output l2_cpu2_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu2_spec_bufid; // LS read speculative response buffer id + output l2_cpu2_rvalid; // LS read response valid + output [1:0] l2_cpu2_rstate; // LS read response state + output l2_cpu2_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu2_rbufid; // LS read response buffer id + output l2_cpu2_dvalid_r1; // LS read data valid + output l2_cpu2_dlast_r1; // LS read last indicator + output [2:0] l2_cpu2_dbufid_r1; // LS read data fill buffer id + output l2_cpu2_iext_err_r2; // IF external error + output l2_cpu2_iext_err_type_r2; // IF external error type + output l2_cpu2_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu2_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu2_idata_r2; // IF read data + output l2_cpu2_ivalid_r1; // IF read data valid + output [1:0] l2_cpu2_ibufid_r1; // IF read data fill buffer id + output l2_cpu2_ls_sync_req; // LS sync req + output [48:0] l2_cpu2_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu2_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu2_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu2_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu2_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu2_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu2_ccb_req_info_c3; // LS ccb req info + output l2_cpu2_if_ccb_clken_c3; // IF ccb clken + output l2_cpu2_if_ccb_req_c3; // IF ccb req + output l2_cpu2_if_sync_req; // IF sync req + output l2_cpu2_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu2_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu2_tlb_sync_req; // TLB sync req + output l2_cpu2_tlb_sync_complete; // TLB sync complete + output l2_cpu2_tbw_desc_vld; // TBW descriptor valid + output l2_cpu2_tbw_ext_err; // TBW descriptor external error + output l2_cpu2_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu2_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu2_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu2_spr_rd_data; // DS spr read data + output [1:0] l2_cpu2_l2_cache_size; // DS L2 cache size + output l2_cpu2_pf_throttle_q; // PF throttling + + output l2_cpu2_wr_ex_resp; // store exclusive response + output l2_cpu2_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu2_ic_base; // PERIPHBASE + output l2_cpu2_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu2_pmu_events; // L2 PMU events + + input ds_cpu2_l2_spr_en; // cpu2 early spr req for clk enables + input ds_cpu2_l2_spr_rd; // cpu2 spr read op + input ds_cpu2_l2_spr_wr; // cpu2 spr write op + input [8:0] ds_cpu2_l2_spr_addr; // cpu2 spr address + input ds_cpu2_l2_spr_dw; // cpu2 spr access dw + input [63:0] ds_cpu2_l2_spr_wr_data; // cpu2 spr write data + + input l2_cpu2_wr_data_vld_x1_q; // cpu2 write data vld x1 stage + input l2_cpu2_wr_evict_x1_q; // cpu2 write evict x1 stage + input [143:0] l2_cpu2_wr_data; + input l2_cpu2_ls_rd_haz_vld_arb_q; + input l2_cpu2_ls_wr_haz_vld_arb_q; + input l2_cpu2_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + output l2_cpu3_cfg_ecc_en; + output l2_cpu3_arb_thrshld_timeout_en; + output l2_cpu3_disable_clean_evict_opt; + output l2_cpu3_dext_err_r2; // LS external error + output l2_cpu3_dext_err_type_r2; // LS external error type + output l2_cpu3_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu3_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu3_ddata_r2; // LS read data + output l2_cpu3_barrier_done; // LS barrier complete + output l2_cpu3_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu3_spec_bufid; // LS read speculative response buffer id + output l2_cpu3_rvalid; // LS read response valid + output [1:0] l2_cpu3_rstate; // LS read response state + output l2_cpu3_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu3_rbufid; // LS read response buffer id + output l2_cpu3_dvalid_r1; // LS read data valid + output l2_cpu3_dlast_r1; // LS read last indicator + output [2:0] l2_cpu3_dbufid_r1; // LS read data fill buffer id + output l2_cpu3_iext_err_r2; // IF external error + output l2_cpu3_iext_err_type_r2; // IF external error type + output l2_cpu3_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu3_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu3_idata_r2; // IF read data + output l2_cpu3_ivalid_r1; // IF read data valid + output [1:0] l2_cpu3_ibufid_r1; // IF read data fill buffer id + output l2_cpu3_ls_sync_req; // LS sync req + output [48:0] l2_cpu3_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu3_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu3_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu3_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu3_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu3_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu3_ccb_req_info_c3; // LS ccb req info + output l2_cpu3_if_ccb_clken_c3; // IF ccb clken + output l2_cpu3_if_ccb_req_c3; // IF ccb req + output l2_cpu3_if_sync_req; // IF sync req + output l2_cpu3_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu3_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu3_tlb_sync_req; // TLB sync req + output l2_cpu3_tlb_sync_complete; // TLB sync complete + output l2_cpu3_tbw_desc_vld; // TBW descriptor valid + output l2_cpu3_tbw_ext_err; // TBW descriptor external error + output l2_cpu3_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu3_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu3_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu3_spr_rd_data; // DS spr read data + output [1:0] l2_cpu3_l2_cache_size; // DS L2 cache size + output l2_cpu3_pf_throttle_q; // PF throttling + + output l2_cpu3_wr_ex_resp; // store exclusive response + output l2_cpu3_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu3_ic_base; // PERIPHBASE + output l2_cpu3_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu3_pmu_events; // L2 PMU events + + input ds_cpu3_l2_spr_en; // cpu3 early spr req for clk enables + input ds_cpu3_l2_spr_rd; // cpu3 spr read op + input ds_cpu3_l2_spr_wr; // cpu3 spr write op + input [8:0] ds_cpu3_l2_spr_addr; // cpu3 spr address + input ds_cpu3_l2_spr_dw; // cpu3 spr access dw + input [63:0] ds_cpu3_l2_spr_wr_data; // cpu3 spr write data + + input l2_cpu3_wr_data_vld_x1_q; // cpu3 write data vld x1 stage + input l2_cpu3_wr_evict_x1_q; // cpu3 write evict x1 stage + input [143:0] l2_cpu3_wr_data; + input l2_cpu3_ls_rd_haz_vld_arb_q; + input l2_cpu3_ls_wr_haz_vld_arb_q; + input l2_cpu3_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// tag_pipe / cpu slave +//----------------------------------------------------------------------------- + output l2_cpu0_flsh_ls_rd_l2_dly; // cpu0 ls local hazard flush + output l2_cpu0_flsh_ls_wr_l2_dly; // cpu0 ls local hazard flush + + output l2_cpu0_wr_data_stall; // cpu0 write data stall + + output l2_cpu1_flsh_ls_rd_l2_dly; // cpu1 ls local hazard flush + output l2_cpu1_flsh_ls_wr_l2_dly; // cpu1 ls local hazard flush + + output l2_cpu1_wr_data_stall; // cpu1 write data stall + + output l2_cpu2_flsh_ls_rd_l2_dly; // cpu2 ls local hazard flush + output l2_cpu2_flsh_ls_wr_l2_dly; // cpu2 ls local hazard flush + + output l2_cpu2_wr_data_stall; // cpu2 write data stall + + output l2_cpu3_flsh_ls_rd_l2_dly; // cpu3 ls local hazard flush + output l2_cpu3_flsh_ls_wr_l2_dly; // cpu3 ls local hazard flush + + output l2_cpu3_wr_data_stall; // cpu3 write data stall + + output [2:0] l2_cpu0_flsh_ls_rd_id_l2_dly; // cpu0 ls id local hazard flush + output [3:0] l2_cpu0_flsh_ls_wr_id_l2_dly; // cpu0 ls id local hazard flush + + output [2:0] l2_cpu1_flsh_ls_rd_id_l2_dly; // cpu1 ls id local hazard flush + output [3:0] l2_cpu1_flsh_ls_wr_id_l2_dly; // cpu1 ls id local hazard flush + + output [2:0] l2_cpu2_flsh_ls_rd_id_l2_dly; // cpu2 ls id local hazard flush + output [3:0] l2_cpu2_flsh_ls_wr_id_l2_dly; // cpu2 ls id local hazard flush + + output [2:0] l2_cpu3_flsh_ls_rd_id_l2_dly; // cpu3 ls id local hazard flush + output [3:0] l2_cpu3_flsh_ls_wr_id_l2_dly; // cpu3 ls id local hazard flush + + output l2_cpu0_flsh_ls_rd_l4_dly; // cpu0 ls global hazard flush + output l2_cpu0_flsh_if_rd_l4_dly; // cpu0 if global hazard flush + output l2_cpu0_flsh_tw_rd_l4_dly; // cpu0 tw global hazard flush + output l2_cpu0_flsh_ls_wr_l4_dly; // cpu0 ls global hazard flush + + output l2_cpu1_flsh_ls_rd_l4_dly; // cpu1 ls global hazard flush + output l2_cpu1_flsh_if_rd_l4_dly; // cpu1 if global hazard flush + output l2_cpu1_flsh_tw_rd_l4_dly; // cpu1 tw global hazard flush + output l2_cpu1_flsh_ls_wr_l4_dly; // cpu1 ls global hazard flush + + output l2_cpu2_flsh_ls_rd_l4_dly; // cpu2 ls global hazard flush + output l2_cpu2_flsh_if_rd_l4_dly; // cpu2 if global hazard flush + output l2_cpu2_flsh_tw_rd_l4_dly; // cpu2 tw global hazard flush + output l2_cpu2_flsh_ls_wr_l4_dly; // cpu2 ls global hazard flush + + output l2_cpu3_flsh_ls_rd_l4_dly; // cpu3 ls global hazard flush + output l2_cpu3_flsh_if_rd_l4_dly; // cpu3 if global hazard flush + output l2_cpu3_flsh_tw_rd_l4_dly; // cpu3 tw global hazard flush + output l2_cpu3_flsh_ls_wr_l4_dly; // cpu3 ls global hazard flush + + output [2:0] l2_cpu0_flsh_ls_rd_id_l4_dly; // cpu0 ls id global hazard flush + output [1:0] l2_cpu0_flsh_if_rd_id_l4_dly; // cpu0 if id global hazard flush + output [3:0] l2_cpu0_flsh_ls_wr_id_l4_dly; // cpu0 ls id global hazard flush + output l2_cpu0_flsh_ls_wr_evict_l4_dly; // cpu0 ls evict hazard + + output [2:0] l2_cpu1_flsh_ls_rd_id_l4_dly; // cpu1 ls id global hazard flush + output [1:0] l2_cpu1_flsh_if_rd_id_l4_dly; // cpu1 if id global hazard flush + output [3:0] l2_cpu1_flsh_ls_wr_id_l4_dly; // cpu1 ls id global hazard flush + output l2_cpu1_flsh_ls_wr_evict_l4_dly; // cpu1 ls evict hazard + + output [2:0] l2_cpu2_flsh_ls_rd_id_l4_dly; // cpu2 ls id global hazard flush + output [1:0] l2_cpu2_flsh_if_rd_id_l4_dly; // cpu2 if id global hazard flush + output [3:0] l2_cpu2_flsh_ls_wr_id_l4_dly; // cpu2 ls id global hazard flush + output l2_cpu2_flsh_ls_wr_evict_l4_dly; // cpu2 ls evict hazard + + output [2:0] l2_cpu3_flsh_ls_rd_id_l4_dly; // cpu3 ls id global hazard flush + output [1:0] l2_cpu3_flsh_if_rd_id_l4_dly; // cpu3 if id global hazard flush + output [3:0] l2_cpu3_flsh_ls_wr_id_l4_dly; // cpu3 ls id global hazard flush + output l2_cpu3_flsh_ls_wr_evict_l4_dly; // cpu3 ls evict hazard + + output l2_cpu0_lrq_haz_pending; // cpu0 lrq hazard pending + output l2_cpu1_lrq_haz_pending; // cpu1 lrq hazard pending + output l2_cpu2_lrq_haz_pending; // cpu2 lrq hazard pending + output l2_cpu3_lrq_haz_pending; // cpu3 lrq hazard pending + + output l2_cpu0_ifq_haz_pending; // cpu0 ifq hazard pending + output l2_cpu1_ifq_haz_pending; // cpu1 ifq hazard pending + output l2_cpu2_ifq_haz_pending; // cpu2 ifq hazard pending + output l2_cpu3_ifq_haz_pending; // cpu3 ifq hazard pending + + output l2_cpu0_trq_haz_pending; // cpu0 trq hazard pending + output l2_cpu1_trq_haz_pending; // cpu1 trq hazard pending + output l2_cpu2_trq_haz_pending; // cpu2 trq hazard pending + output l2_cpu3_trq_haz_pending; // cpu3 trq hazard pending + + output l2_cpu0_wrq_haz_pending; // cpu0 wrq hazard pending + output l2_cpu1_wrq_haz_pending; // cpu1 wrq hazard pending + output l2_cpu2_wrq_haz_pending; // cpu2 wrq hazard pending + output l2_cpu3_wrq_haz_pending; // cpu3 wrq hazard pending + + output l2_cpu0_idle_block_reqs_q; // cpu0 idle block requests + output l2_cpu1_idle_block_reqs_q; // cpu1 idle block requests + output l2_cpu2_idle_block_reqs_q; // cpu2 idle block requests + output l2_cpu3_idle_block_reqs_q; // cpu3 idle block requests + + output l2_cpu0_ls_peq_coll_l4_dly; // cpu0 peq collision detected + output l2_cpu1_ls_peq_coll_l4_dly; // cpu1 peq collision detected + output l2_cpu2_ls_peq_coll_l4_dly; // cpu2 peq collision detected + output l2_cpu3_ls_peq_coll_l4_dly; // cpu3 peq collision detected + +//----------------------------------------------------------------------------- +// tag_pipe +//----------------------------------------------------------------------------- + output [3:0] l2_tbnk0_cpu0_lrq_clr_l4_dly2_q; // tbnk0 clear cpu0 lrq entry + output [3:0] l2_tbnk0_cpu1_lrq_clr_l4_dly2_q; // tbnk0 clear cpu1 lrq entry + output [3:0] l2_tbnk0_cpu2_lrq_clr_l4_dly2_q; // tbnk0 clear cpu2 lrq entry + output [3:0] l2_tbnk0_cpu3_lrq_clr_l4_dly2_q; // tbnk0 clear cpu3 lrq entry + + output [3:0] l2_tbnk1_cpu0_lrq_clr_l4_dly2_q; // tbnk1 clear cpu0 lrq entry + output [3:0] l2_tbnk1_cpu1_lrq_clr_l4_dly2_q; // tbnk1 clear cpu1 lrq entry + output [3:0] l2_tbnk1_cpu2_lrq_clr_l4_dly2_q; // tbnk1 clear cpu2 lrq entry + output [3:0] l2_tbnk1_cpu3_lrq_clr_l4_dly2_q; // tbnk1 clear cpu3 lrq entry + + output [2:0] l2_tbnk0_cpu0_ifq_clr_l4_dly2_q; // tbnk0 clear cpu0 ifq entry + output [2:0] l2_tbnk0_cpu1_ifq_clr_l4_dly2_q; // tbnk0 clear cpu1 ifq entry + output [2:0] l2_tbnk0_cpu2_ifq_clr_l4_dly2_q; // tbnk0 clear cpu2 ifq entry + output [2:0] l2_tbnk0_cpu3_ifq_clr_l4_dly2_q; // tbnk0 clear cpu3 ifq entry + + output [2:0] l2_tbnk1_cpu0_ifq_clr_l4_dly2_q; // tbnk1 clear cpu0 ifq entry + output [2:0] l2_tbnk1_cpu1_ifq_clr_l4_dly2_q; // tbnk1 clear cpu1 ifq entry + output [2:0] l2_tbnk1_cpu2_ifq_clr_l4_dly2_q; // tbnk1 clear cpu2 ifq entry + output [2:0] l2_tbnk1_cpu3_ifq_clr_l4_dly2_q; // tbnk1 clear cpu3 ifq entry + + output l2_tbnk0_cpu0_trq_clr_l4_dly2_q; // tbnk0 clear cpu0 trq entry + output l2_tbnk0_cpu1_trq_clr_l4_dly2_q; // tbnk0 clear cpu1 trq entry + output l2_tbnk0_cpu2_trq_clr_l4_dly2_q; // tbnk0 clear cpu2 trq entry + output l2_tbnk0_cpu3_trq_clr_l4_dly2_q; // tbnk0 clear cpu3 trq entry + + output l2_tbnk1_cpu0_trq_clr_l4_dly2_q; // tbnk1 clear cpu0 trq entry + output l2_tbnk1_cpu1_trq_clr_l4_dly2_q; // tbnk1 clear cpu1 trq entry + output l2_tbnk1_cpu2_trq_clr_l4_dly2_q; // tbnk1 clear cpu2 trq entry + output l2_tbnk1_cpu3_trq_clr_l4_dly2_q; // tbnk1 clear cpu3 trq entry + + output [5:0] l2_tbnk0_cpu0_wrq_clr_l4_dly2_q; // tbnk0 clear cpu0 wrq entry + output [5:0] l2_tbnk0_cpu1_wrq_clr_l4_dly2_q; // tbnk0 clear cpu1 wrq entry + output [5:0] l2_tbnk0_cpu2_wrq_clr_l4_dly2_q; // tbnk0 clear cpu2 wrq entry + output [5:0] l2_tbnk0_cpu3_wrq_clr_l4_dly2_q; // tbnk0 clear cpu3 wrq entry + + output [5:0] l2_tbnk1_cpu0_wrq_clr_l4_dly2_q; // tbnk1 clear cpu0 wrq entry + output [5:0] l2_tbnk1_cpu1_wrq_clr_l4_dly2_q; // tbnk1 clear cpu1 wrq entry + output [5:0] l2_tbnk1_cpu2_wrq_clr_l4_dly2_q; // tbnk1 clear cpu2 wrq entry + output [5:0] l2_tbnk1_cpu3_wrq_clr_l4_dly2_q; // tbnk1 clear cpu3 wrq entry + + +//----------------------------------------------------------------------------- +// cpu_logic / cpu slave +//----------------------------------------------------------------------------- + output l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu0 ls rd flsh l4 active + output l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu0 wr rd flsh l4 active + + output l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu1 ls rd flsh l4 active + output l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu1 wr rd flsh l4 active + + output l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu2 ls rd flsh l4 active + output l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu2 wr rd flsh l4 active + + output l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu3 ls rd flsh l4 active + output l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu3 wr rd flsh l4 active + + +//----------------------------------------------------------------------------- +// feq / cpu slave +//----------------------------------------------------------------------------- + input [129:0] l2_cpu0_dsq_rd_data_q; // cpu0 wrq/dsq data + input [15:0] l2_cpu0_dsq_rd_byte_strb_q; // cpu0 wrq/dsq byte strobes + input [129:0] l2_cpu1_dsq_rd_data_q; // cpu1 wrq/dsq data + input [15:0] l2_cpu1_dsq_rd_byte_strb_q; // cpu1 wrq/dsq byte strobes + input [129:0] l2_cpu2_dsq_rd_data_q; // cpu2 wrq/dsq data + input [15:0] l2_cpu2_dsq_rd_byte_strb_q; // cpu2 wrq/dsq byte strobes + input [129:0] l2_cpu3_dsq_rd_data_q; // cpu3 wrq/dsq data + input [15:0] l2_cpu3_dsq_rd_byte_strb_q; // cpu3 wrq/dsq byte strobes + + output l2_cpu0_dsq_clr_vld_q; // cpu0 dsq clear wrq vld entry + output [3:0] l2_cpu0_dsq_clr_id_q; // cpu0 dsq clear wrq buffer id + output l2_cpu0_dsq_rd_en; // cpu0 dsq/wrq data enable + output l2_cpu0_dsq_rd_en_x2; // cpu0 dsq/wrq data enable x2 + output [3:0] l2_cpu0_dsq_rd_buf_id; // cpu0 dsq/wrq data select + output l2_cpu1_dsq_clr_vld_q; // cpu1 dsq clear wrq vld entry + output [3:0] l2_cpu1_dsq_clr_id_q; // cpu1 dsq clear wrq buffer id + output l2_cpu1_dsq_rd_en; // cpu1 dsq/wrq data enable + output l2_cpu1_dsq_rd_en_x2; // cpu1 dsq/wrq data enable x2 + output [3:0] l2_cpu1_dsq_rd_buf_id; // cpu1 dsq/wrq data select + output l2_cpu2_dsq_clr_vld_q; // cpu2 dsq clear wrq vld entry + output [3:0] l2_cpu2_dsq_clr_id_q; // cpu2 dsq clear wrq buffer id + output l2_cpu2_dsq_rd_en; // cpu2 dsq/wrq data enable + output l2_cpu2_dsq_rd_en_x2; // cpu2 dsq/wrq data enable x2 + output [3:0] l2_cpu2_dsq_rd_buf_id; // cpu2 dsq/wrq data select + output l2_cpu3_dsq_clr_vld_q; // cpu3 dsq clear wrq vld entry + output l2_cpu3_dsq_rd_en; // cpu3 dsq/wrq data enable + output l2_cpu3_dsq_rd_en_x2; // cpu3 dsq/wrq data enable x2 + output [3:0] l2_cpu3_dsq_clr_id_q; // cpu3 dsq clear wrq buffer id + output [3:0] l2_cpu3_dsq_rd_buf_id; // cpu3 dsq/wrq data select + +//----------------------------------------------------------------------------- +// arbitration +//----------------------------------------------------------------------------- + output l2_cpu0_rd_vld_skid; // cpu0 read skid buffer valid + output l2_cpu1_rd_vld_skid; // cpu1 read skid buffer valid + output l2_cpu2_rd_vld_skid; // cpu2 read skid buffer valid + output l2_cpu3_rd_vld_skid; // cpu3 read skid buffer valid + + output l2_cpu0_pf_rd_vld_skid_popped; // cpu0 pf read skid buffer popped + output l2_cpu1_pf_rd_vld_skid_popped; // cpu1 pf read skid buffer popped + output l2_cpu2_pf_rd_vld_skid_popped; // cpu2 pf read skid buffer popped + output l2_cpu3_pf_rd_vld_skid_popped; // cpu3 pf read skid buffer popped + + output l2_cpu0_rd_arb; // + output l2_cpu1_rd_arb; // + output l2_cpu2_rd_arb; // + output l2_cpu3_rd_arb; // + + output l2_cpu0_wr_vld_skid; // cpu0 write skid buffer valid + output l2_cpu1_wr_vld_skid; // cpu1 write skid buffer valid + output l2_cpu2_wr_vld_skid; // cpu2 write skid buffer valid + output l2_cpu3_wr_vld_skid; // cpu3 write skid buffer valid + + output l2_cpu0_wr_arb; // + output l2_cpu1_wr_arb; // + output l2_cpu2_wr_arb; // + output l2_cpu3_wr_arb; // + + output l2_cpu0_ic_vld_skid; // cpu0 peripheral (ic) skid buffer valid + output l2_cpu1_ic_vld_skid; // cpu1 peripheral (ic) skid buffer valid + output l2_cpu2_ic_vld_skid; // cpu2 peripheral (ic) skid buffer valid + output l2_cpu3_ic_vld_skid; // cpu3 peripheral (ic) skid buffer valid + + output l2_cpu0_ic_barrier_stall_q; // cpu0 (ic) barrier stall + output l2_cpu1_ic_barrier_stall_q; // cpu1 (ic) barrier stall + output l2_cpu2_ic_barrier_stall_q; // cpu2 (ic) barrier stall + output l2_cpu3_ic_barrier_stall_q; // cpu3 (ic) barrier stall + + output l2_cpu0_blk_non_evict_wr; // cpu0 block non-evict writes from arbitrating + output l2_cpu1_blk_non_evict_wr; // cpu1 block non-evict writes from arbitrating + output l2_cpu2_blk_non_evict_wr; // cpu2 block non-evict writes from arbitrating + output l2_cpu3_blk_non_evict_wr; // cpu3 block non-evict writes from arbitrating + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + input l2_cpu0_idle_wakeup_q; // cpu0 idle wakeup + input l2_cpu0_rd_arb_fast; // cpu0 read arbitration fast request + input [4:0] l2_cpu0_rd_id_arb_set; // cpu0 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu0_rd_lrq_id_arb_set; // cpu0 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu0_rd_type_arb_set; // cpu0 read arbitration type + input [2:0] l2_cpu0_rd_cache_attr_arb_set; // cpu0 read arbitration cache attributes + input [7:0] l2_cpu0_rd_page_attr_arb_set; // cpu0 read arbitration page attributes + input [2:0] l2_cpu0_rd_elem_size_arb_set; // cpu0 read arbitration element size + input l2_cpu0_rd_way_arb_set; // cpu0 read arbitration way + input l2_cpu0_rd_replayed_arb_set; // cpu0 read arbitration replayed + input l2_cpu0_rd_excl_arb_set; // cpu0 read arbitration exclusive + input l2_cpu0_rd_priv_arb_set; // cpu0 read arbitration priv + input [1:0] l2_cpu0_rd_shared_arb_set; // cpu0 read arbitration shared + input l2_cpu0_rd_va48_arb_set; // cpu0 read arbitration va48 + input l2_cpu0_rd_aarch64_arb_set; // cpu0 read arbitration aarch64 + input [15:8] l2_cpu0_rd_asid_arb_set; // cpu0 read arbitration asid + input l2_cpu0_rd_prfm_arb_set; // cpu0 read arbitration prfm + input [44:0] l2_cpu0_rd_addr_arb_set; // cpu0 read arbitration address + input l2_cpu0_rd_bypass_arb_set; // cpu0 read arbitration bypass + input l2_cpu0_rd_bypass_req_can_e5; // cpu0 read arbitration bypass cancelled request + input l2_cpu0_early_rd_reqe4_e5_q; // cpu0 read arbitration bypass cancelled request + input l2_cpu0_rd_bypass_way_e5; // cpu0 read arbitration bypass way + input [2:0] l2_cpu0_rd_bypass_bufid_e5; // cpu0 read arbitration bypass bufid + input [2:0] l2_cpu0_rd_bypass_lrq_id_e5; // cpu0 read arbitration bypass bufid + + input l2_cpu0_wr_arb_fast; // cpu0 write arbitration fast request + input [3:0] l2_cpu0_wr_id_arb_set; // cpu0 write arbitration id for 1st qw + input [3:0] l2_cpu0_wr_partial_dw_arb_set; // cpu0 write partial qw byte strobe indicator + input [2:0] l2_cpu0_wr_cache_attr_arb_set; // cpu0 write arbitration cache attributes + input [7:0] l2_cpu0_wr_page_attr_arb_set; // cpu0 write arbitration page attributes + input [2:0] l2_cpu0_wr_elem_size_arb_set; // cpu0 write arbitration element size + input [2:0] l2_cpu0_wr_type_arb_set; // cpu0 write arbitration type + input [11:0] l2_cpu0_wr_cl_id_arb_set; // cpu0 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu0_wr_priv_arb_set; // cpu0 write arbitration priv + input [1:0] l2_cpu0_wr_shared_arb_set; // cpu0 write arbitration shared + input l2_cpu0_wr_last_arb_set; // cpu0 write arbitration last + input l2_cpu0_wr_clean_evict_arb_set; // cpu0 write arbitration clean eviction + input l2_cpu0_wr_err_arb_set; // cpu0 write arbitration error + input l2_cpu0_wr_way_arb_set; // cpu0 write arbitration way + input l2_cpu0_wr_dirty_arb_set; // cpu0 write arbitration dirty + input l2_cpu0_wr_1st_replayed_arb_set; // cpu0 write arbitration 1st replay indicator + input [44:0] l2_cpu0_wr_addr_arb_set; // cpu0 write arbitration address + input l2_cpu0_ic_arb_fast; // cpu0 peripheral (ic) arbitration fast request + input [2:0] l2_cpu0_ic_id_arb_set; // cpu0 peripheral (ic) fill buffer id + input l2_cpu0_ic_write_arb_set; // cpu0 peripheral (ic) write indicator + input l2_cpu0_ic_excl_arb_set; // cpu0 peripheral (ic) exclusive indicator + input [2:0] l2_cpu0_ic_elem_size_arb_set; // cpu0 peripheral (ic) element size + input l2_cpu0_ic_ns_arb_set; // cpu0 peripheral (ic) non-secure + input [15:0] l2_cpu0_ic_addr_arb_set; // cpu0 peripheral (ic) address + input [31:0] l2_cpu0_ic_data_arb_set; // cpu0 peripheral (ic) write data + + input l2_cpu0_wrq_almost_full; // cpu0 wrq almost full indicator + + input l2_cpu0_ls_wr_req_w2a; // cpu0 ls write request + input l2_cpu0_ls_wr_last_w2a; // cpu0 ls last indicator + input l2_cpu0_ls_wr_dirty_w2a; // cpu0 ls dirty indicator + input l2_cpu0_ls_wr_err_w2a; // cpu0 ls error indicator + input [2:0] l2_cpu0_ls_wr_type_w2a; // cpu0 ls write type + input [4:0] l2_cpu0_ls_wr_ccb_id_w2a; // cpu0 ls ccb id + input [127:0] l2_cpu0_ls_wr_data_w2a; // cpu0 ls write data + + input l2_cpu0_ls_ccb_resp; // cpu0 ls ccb resp + input [4:0] l2_cpu0_ls_ccb_resp_id; // cpu0 ls ccb id + input l2_cpu0_ls_ccb_data_wr; // cpu0 ls ccb data xfer + + input l2_cpu0_if_ccb_resp; // cpu0 if ccb resp + input [4:0] l2_cpu0_if_ccb_resp_id; // cpu0 if ccb id + + input l2_cpu0_tw_ccb_resp; // cpu0 tw ccb resp + input [4:0] l2_cpu0_tw_ccb_resp_id; // cpu0 tw ccb id + + input l2_cpu0_if_sync_done_q; // cpu0 sync response + input l2_cpu0_tlb_sync_done_q; // cpu0 tlb sync response + + input [5:0] l2_cpu0_lrq_haz_clr_id_dcd_q; // cpu0 lrq clear hazard id + input [15:0] l2_cpu0_wrq_haz_clr_id_dcd_q; // cpu0 wrq clear hazard id + input [3:0] l2_cpu0_ls_rd_haz_id_arb_q; // cpu0 ls rd wrq hazard id + input [2:0] l2_cpu0_ls_wr_haz_id_arb_q; // cpu0 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + input l2_cpu1_idle_wakeup_q; // cpu1 idle wakeup + input l2_cpu1_rd_arb_fast; // cpu1 read arbitration fast request + input [4:0] l2_cpu1_rd_id_arb_set; // cpu1 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu1_rd_lrq_id_arb_set; // cpu1 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu1_rd_type_arb_set; // cpu1 read arbitration type + input [2:0] l2_cpu1_rd_cache_attr_arb_set; // cpu1 read arbitration cache attributes + input [7:0] l2_cpu1_rd_page_attr_arb_set; // cpu1 read arbitration page attributes + input [2:0] l2_cpu1_rd_elem_size_arb_set; // cpu1 read arbitration element size + input l2_cpu1_rd_way_arb_set; // cpu1 read arbitration way + input l2_cpu1_rd_replayed_arb_set; // cpu1 read arbitration replayed + input l2_cpu1_rd_excl_arb_set; // cpu1 read arbitration exclusive + input l2_cpu1_rd_priv_arb_set; // cpu1 read arbitration priv + input [1:0] l2_cpu1_rd_shared_arb_set; // cpu1 read arbitration shared + input l2_cpu1_rd_va48_arb_set; // cpu1 read arbitration va48 + input l2_cpu1_rd_aarch64_arb_set; // cpu1 read arbitration aarch64 + input [15:8] l2_cpu1_rd_asid_arb_set; // cpu1 read arbitration asid + input l2_cpu1_rd_prfm_arb_set; // cpu1 read arbitration prfm + input [44:0] l2_cpu1_rd_addr_arb_set; // cpu1 read arbitration address + input l2_cpu1_rd_bypass_arb_set; // cpu1 read arbitration bypass + input l2_cpu1_rd_bypass_req_can_e5; // cpu1 read arbitration bypass cancelled request + input l2_cpu1_early_rd_reqe4_e5_q; // cpu1 read arbitration bypass cancelled request + input l2_cpu1_rd_bypass_way_e5; // cpu1 read arbitration bypass way + input [2:0] l2_cpu1_rd_bypass_bufid_e5; // cpu1 read arbitration bypass bufid + input [2:0] l2_cpu1_rd_bypass_lrq_id_e5; // cpu1 read arbitration bypass bufid + + input l2_cpu1_wr_arb_fast; // cpu1 write arbitration fast request + input [3:0] l2_cpu1_wr_id_arb_set; // cpu1 write arbitration id for 1st qw + input [3:0] l2_cpu1_wr_partial_dw_arb_set; // cpu1 write partial qw byte strobe indicator + input [2:0] l2_cpu1_wr_cache_attr_arb_set; // cpu1 write arbitration cache attributes + input [7:0] l2_cpu1_wr_page_attr_arb_set; // cpu1 write arbitration page attributes + input [2:0] l2_cpu1_wr_elem_size_arb_set; // cpu1 write arbitration element size + input [2:0] l2_cpu1_wr_type_arb_set; // cpu1 write arbitration type + input [11:0] l2_cpu1_wr_cl_id_arb_set; // cpu1 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu1_wr_priv_arb_set; // cpu1 write arbitration priv + input [1:0] l2_cpu1_wr_shared_arb_set; // cpu1 write arbitration shared + input l2_cpu1_wr_last_arb_set; // cpu1 write arbitration last + input l2_cpu1_wr_clean_evict_arb_set; // cpu1 write arbitration clean eviction + input l2_cpu1_wr_err_arb_set; // cpu1 write arbitration error + input l2_cpu1_wr_way_arb_set; // cpu1 write arbitration way + input l2_cpu1_wr_dirty_arb_set; // cpu1 write arbitration dirty + input l2_cpu1_wr_1st_replayed_arb_set; // cpu1 write arbitration 1st replay indicator + input [44:0] l2_cpu1_wr_addr_arb_set; // cpu1 write arbitration address + input l2_cpu1_ic_arb_fast; // cpu1 peripheral (ic) arbitration fast request + input [2:0] l2_cpu1_ic_id_arb_set; // cpu1 peripheral (ic) fill buffer id + input l2_cpu1_ic_write_arb_set; // cpu1 peripheral (ic) write indicator + input l2_cpu1_ic_excl_arb_set; // cpu1 peripheral (ic) exclusive indicator + input [2:0] l2_cpu1_ic_elem_size_arb_set; // cpu1 peripheral (ic) element size + input l2_cpu1_ic_ns_arb_set; // cpu1 peripheral (ic) non-secure + input [15:0] l2_cpu1_ic_addr_arb_set; // cpu1 peripheral (ic) address + input [31:0] l2_cpu1_ic_data_arb_set; // cpu1 peripheral (ic) write data + + input l2_cpu1_wrq_almost_full; // cpu1 wrq almost full indicator + + input l2_cpu1_ls_wr_req_w2a; // cpu1 ls write request + input l2_cpu1_ls_wr_last_w2a; // cpu1 ls last indicator + input l2_cpu1_ls_wr_dirty_w2a; // cpu1 ls dirty indicator + input l2_cpu1_ls_wr_err_w2a; // cpu1 ls error indicator + input [2:0] l2_cpu1_ls_wr_type_w2a; // cpu1 ls write type + input [4:0] l2_cpu1_ls_wr_ccb_id_w2a; // cpu1 ls ccb id + input [127:0] l2_cpu1_ls_wr_data_w2a; // cpu1 ls write data + + input l2_cpu1_ls_ccb_resp; // cpu1 ls ccb resp + input [4:0] l2_cpu1_ls_ccb_resp_id; // cpu1 ls ccb id + input l2_cpu1_ls_ccb_data_wr; // cpu1 ls ccb data xfer + + input l2_cpu1_if_ccb_resp; // cpu1 if ccb resp + input [4:0] l2_cpu1_if_ccb_resp_id; // cpu1 if ccb id + + input l2_cpu1_tw_ccb_resp; // cpu1 tw ccb resp + input [4:0] l2_cpu1_tw_ccb_resp_id; // cpu1 tw ccb id + + input l2_cpu1_if_sync_done_q; // cpu1 sync response + input l2_cpu1_tlb_sync_done_q; // cpu1 tlb sync response + + input [5:0] l2_cpu1_lrq_haz_clr_id_dcd_q; // cpu1 lrq clear hazard id + input [15:0] l2_cpu1_wrq_haz_clr_id_dcd_q; // cpu1 wrq clear hazard id + input [3:0] l2_cpu1_ls_rd_haz_id_arb_q; // cpu1 ls rd wrq hazard id + input [2:0] l2_cpu1_ls_wr_haz_id_arb_q; // cpu1 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + input l2_cpu2_idle_wakeup_q; // cpu2 idle wakeup + input l2_cpu2_rd_arb_fast; // cpu2 read arbitration fast request + input [4:0] l2_cpu2_rd_id_arb_set; // cpu2 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu2_rd_lrq_id_arb_set; // cpu2 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu2_rd_type_arb_set; // cpu2 read arbitration type + input [2:0] l2_cpu2_rd_cache_attr_arb_set; // cpu2 read arbitration cache attributes + input [7:0] l2_cpu2_rd_page_attr_arb_set; // cpu2 read arbitration page attributes + input [2:0] l2_cpu2_rd_elem_size_arb_set; // cpu2 read arbitration element size + input l2_cpu2_rd_way_arb_set; // cpu2 read arbitration way + input l2_cpu2_rd_replayed_arb_set; // cpu2 read arbitration replayed + input l2_cpu2_rd_excl_arb_set; // cpu2 read arbitration exclusive + input l2_cpu2_rd_priv_arb_set; // cpu2 read arbitration priv + input [1:0] l2_cpu2_rd_shared_arb_set; // cpu2 read arbitration shared + input l2_cpu2_rd_va48_arb_set; // cpu0 read arbitration va48 + input l2_cpu2_rd_aarch64_arb_set; // cpu2 read arbitration aarch64 + input [15:8] l2_cpu2_rd_asid_arb_set; // cpu2 read arbitration asid + input l2_cpu2_rd_prfm_arb_set; // cpu2 read arbitration prfm + input [44:0] l2_cpu2_rd_addr_arb_set; // cpu2 read arbitration address + input l2_cpu2_rd_bypass_arb_set; // cpu2 read arbitration bypass + input l2_cpu2_rd_bypass_req_can_e5; // cpu2 read arbitration bypass cancelled request + input l2_cpu2_early_rd_reqe4_e5_q; // cpu2 read arbitration bypass cancelled request + input l2_cpu2_rd_bypass_way_e5; // cpu2 read arbitration bypass way + input [2:0] l2_cpu2_rd_bypass_bufid_e5; // cpu2 read arbitration bypass bufid + input [2:0] l2_cpu2_rd_bypass_lrq_id_e5; // cpu2 read arbitration bypass bufid + + input l2_cpu2_wr_arb_fast; // cpu2 write arbitration fast request + input [3:0] l2_cpu2_wr_id_arb_set; // cpu2 write arbitration id for 1st qw + input [3:0] l2_cpu2_wr_partial_dw_arb_set; // cpu2 write partial qw byte strobe indicator + input [2:0] l2_cpu2_wr_cache_attr_arb_set; // cpu2 write arbitration cache attributes + input [7:0] l2_cpu2_wr_page_attr_arb_set; // cpu2 write arbitration page attributes + input [2:0] l2_cpu2_wr_elem_size_arb_set; // cpu2 write arbitration element size + input [2:0] l2_cpu2_wr_type_arb_set; // cpu2 write arbitration type + input [11:0] l2_cpu2_wr_cl_id_arb_set; // cpu2 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu2_wr_priv_arb_set; // cpu2 write arbitration priv + input [1:0] l2_cpu2_wr_shared_arb_set; // cpu2 write arbitration shared + input l2_cpu2_wr_last_arb_set; // cpu2 write arbitration last + input l2_cpu2_wr_clean_evict_arb_set; // cpu2 write arbitration clean eviction + input l2_cpu2_wr_err_arb_set; // cpu2 write arbitration error + input l2_cpu2_wr_way_arb_set; // cpu2 write arbitration way + input l2_cpu2_wr_dirty_arb_set; // cpu2 write arbitration dirty + input l2_cpu2_wr_1st_replayed_arb_set; // cpu2 write arbitration 1st replay indicator + input [44:0] l2_cpu2_wr_addr_arb_set; // cpu2 write arbitration address + input l2_cpu2_ic_arb_fast; // cpu2 peripheral (ic) arbitration fast request + input [2:0] l2_cpu2_ic_id_arb_set; // cpu2 peripheral (ic) fill buffer id + input l2_cpu2_ic_write_arb_set; // cpu2 peripheral (ic) write indicator + input l2_cpu2_ic_excl_arb_set; // cpu2 peripheral (ic) exclusive indicator + input [2:0] l2_cpu2_ic_elem_size_arb_set; // cpu2 peripheral (ic) element size + input l2_cpu2_ic_ns_arb_set; // cpu2 peripheral (ic) non-secure + input [15:0] l2_cpu2_ic_addr_arb_set; // cpu2 peripheral (ic) address + input [31:0] l2_cpu2_ic_data_arb_set; // cpu2 peripheral (ic) write data + + input l2_cpu2_wrq_almost_full; // cpu2 wrq almost full indicator + + input l2_cpu2_ls_wr_req_w2a; // cpu2 ls write request + input l2_cpu2_ls_wr_last_w2a; // cpu2 ls last indicator + input l2_cpu2_ls_wr_dirty_w2a; // cpu2 ls dirty indicator + input l2_cpu2_ls_wr_err_w2a; // cpu2 ls error indicator + input [2:0] l2_cpu2_ls_wr_type_w2a; // cpu2 ls write type + input [4:0] l2_cpu2_ls_wr_ccb_id_w2a; // cpu2 ls ccb id + input [127:0] l2_cpu2_ls_wr_data_w2a; // cpu2 ls write data + + input l2_cpu2_ls_ccb_resp; // cpu2 ls ccb resp + input [4:0] l2_cpu2_ls_ccb_resp_id; // cpu2 ls ccb id + input l2_cpu2_ls_ccb_data_wr; // cpu2 ls ccb data xfer + + input l2_cpu2_if_ccb_resp; // cpu2 if ccb resp + input [4:0] l2_cpu2_if_ccb_resp_id; // cpu2 if ccb id + + input l2_cpu2_tw_ccb_resp; // cpu2 tw ccb resp + input [4:0] l2_cpu2_tw_ccb_resp_id; // cpu2 tw ccb id + + input l2_cpu2_if_sync_done_q; // cpu2 sync response + input l2_cpu2_tlb_sync_done_q; // cpu2 tlb sync response + + input [5:0] l2_cpu2_lrq_haz_clr_id_dcd_q; // cpu2 lrq clear hazard id + input [15:0] l2_cpu2_wrq_haz_clr_id_dcd_q; // cpu2 wrq clear hazard id + input [3:0] l2_cpu2_ls_rd_haz_id_arb_q; // cpu2 ls rd wrq hazard id + input [2:0] l2_cpu2_ls_wr_haz_id_arb_q; // cpu2 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + input l2_cpu3_idle_wakeup_q; // cpu3 idle wakeup + input l2_cpu3_rd_arb_fast; // cpu3 read arbitration fast request + input [4:0] l2_cpu3_rd_id_arb_set; // cpu3 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu3_rd_lrq_id_arb_set; // cpu3 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu3_rd_type_arb_set; // cpu3 read arbitration type + input [2:0] l2_cpu3_rd_cache_attr_arb_set; // cpu3 read arbitration cache attributes + input [7:0] l2_cpu3_rd_page_attr_arb_set; // cpu3 read arbitration page attributes + input [2:0] l2_cpu3_rd_elem_size_arb_set; // cpu3 read arbitration element size + input l2_cpu3_rd_way_arb_set; // cpu3 read arbitration way + input l2_cpu3_rd_replayed_arb_set; // cpu3 read arbitration replayed + input l2_cpu3_rd_excl_arb_set; // cpu3 read arbitration exclusive + input l2_cpu3_rd_priv_arb_set; // cpu3 read arbitration priv + input [1:0] l2_cpu3_rd_shared_arb_set; // cpu3 read arbitration shared + input l2_cpu3_rd_va48_arb_set; // cpu3 read arbitration va48 + input l2_cpu3_rd_aarch64_arb_set; // cpu3 read arbitration aarch64 + input [15:8] l2_cpu3_rd_asid_arb_set; // cpu3 read arbitration asid + input l2_cpu3_rd_prfm_arb_set; // cpu3 read arbitration prfm + input [44:0] l2_cpu3_rd_addr_arb_set; // cpu3 read arbitration address + input l2_cpu3_rd_bypass_arb_set; // cpu3 read arbitration bypass + input l2_cpu3_rd_bypass_req_can_e5; // cpu3 read arbitration bypass cancelled request + input l2_cpu3_early_rd_reqe4_e5_q; // cpu3 read arbitration bypass cancelled request + input l2_cpu3_rd_bypass_way_e5; // cpu3 read arbitration bypass way + input [2:0] l2_cpu3_rd_bypass_bufid_e5; // cpu3 read arbitration bypass bufid + input [2:0] l2_cpu3_rd_bypass_lrq_id_e5; // cpu3 read arbitration bypass bufid + + input l2_cpu3_wr_arb_fast; // cpu3 write arbitration fast request + input [3:0] l2_cpu3_wr_id_arb_set; // cpu3 write arbitration id for 1st qw + input [3:0] l2_cpu3_wr_partial_dw_arb_set; // cpu3 write partial qw byte strobe indicator + input [2:0] l2_cpu3_wr_cache_attr_arb_set; // cpu3 write arbitration cache attributes + input [7:0] l2_cpu3_wr_page_attr_arb_set; // cpu3 write arbitration page attributes + input [2:0] l2_cpu3_wr_elem_size_arb_set; // cpu3 write arbitration element size + input [2:0] l2_cpu3_wr_type_arb_set; // cpu3 write arbitration type + input [11:0] l2_cpu3_wr_cl_id_arb_set; // cpu3 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu3_wr_priv_arb_set; // cpu3 write arbitration priv + input [1:0] l2_cpu3_wr_shared_arb_set; // cpu3 write arbitration shared + input l2_cpu3_wr_last_arb_set; // cpu3 write arbitration last + input l2_cpu3_wr_clean_evict_arb_set; // cpu3 write arbitration clean eviction + input l2_cpu3_wr_err_arb_set; // cpu3 write arbitration error + input l2_cpu3_wr_way_arb_set; // cpu3 write arbitration way + input l2_cpu3_wr_dirty_arb_set; // cpu3 write arbitration dirty + input l2_cpu3_wr_1st_replayed_arb_set; // cpu3 write arbitration 1st replay indicator + input [44:0] l2_cpu3_wr_addr_arb_set; // cpu3 write arbitration address + input l2_cpu3_ic_arb_fast; // cpu3 peripheral (ic) arbitration fast request + input [2:0] l2_cpu3_ic_id_arb_set; // cpu3 peripheral (ic) fill buffer id + input l2_cpu3_ic_write_arb_set; // cpu3 peripheral (ic) write indicator + input l2_cpu3_ic_excl_arb_set; // cpu3 peripheral (ic) exclusive indicator + input [2:0] l2_cpu3_ic_elem_size_arb_set; // cpu3 peripheral (ic) element size + input l2_cpu3_ic_ns_arb_set; // cpu3 peripheral (ic) non-secure + input [15:0] l2_cpu3_ic_addr_arb_set; // cpu3 peripheral (ic) address + input [31:0] l2_cpu3_ic_data_arb_set; // cpu3 peripheral (ic) write data + + input l2_cpu3_wrq_almost_full; // cpu3 wrq almost full indicator + + input l2_cpu3_ls_wr_req_w2a; // cpu3 ls write request + input l2_cpu3_ls_wr_last_w2a; // cpu3 ls last indicator + input l2_cpu3_ls_wr_dirty_w2a; // cpu3 ls dirty indicator + input l2_cpu3_ls_wr_err_w2a; // cpu3 ls error indicator + input [2:0] l2_cpu3_ls_wr_type_w2a; // cpu3 ls write type + input [4:0] l2_cpu3_ls_wr_ccb_id_w2a; // cpu3 ls ccb id + input [127:0] l2_cpu3_ls_wr_data_w2a; // cpu3 ls write data + + input l2_cpu3_ls_ccb_resp; // cpu3 ls ccb resp + input [4:0] l2_cpu3_ls_ccb_resp_id; // cpu3 ls ccb id + input l2_cpu3_ls_ccb_data_wr; // cpu3 ls ccb data xfer + + input l2_cpu3_if_ccb_resp; // cpu3 if ccb resp + input [4:0] l2_cpu3_if_ccb_resp_id; // cpu3 if ccb id + + input l2_cpu3_tw_ccb_resp; // cpu3 tw ccb resp + input [4:0] l2_cpu3_tw_ccb_resp_id; // cpu3 tw ccb id + + input l2_cpu3_if_sync_done_q; // cpu3 sync response + input l2_cpu3_tlb_sync_done_q; // cpu3 tlb sync response + + input [5:0] l2_cpu3_lrq_haz_clr_id_dcd_q; // cpu3 lrq clear hazard id + input [15:0] l2_cpu3_wrq_haz_clr_id_dcd_q; // cpu3 wrq clear hazard id + input [3:0] l2_cpu3_ls_rd_haz_id_arb_q; // cpu3 ls rd wrq hazard id + input [2:0] l2_cpu3_ls_wr_haz_id_arb_q; // cpu3 ls wr lrq hazard id + +// END L2-CPU interface + +//------------------------------------------------------------------- +// TM interface +//------------------------------------------------------------------- +// BEGIN TIMER-CPU interface + output [3:0] tm_cpu0_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu0_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu1_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu1_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu2_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu2_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu3_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu3_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> +// END TIMER-CPU interface + +//----------------------------------------------------------------------------- +// IC interface +//----------------------------------------------------------------------------- + input ls_cpu0_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu0_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu0_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu0_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu0_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu0_raw_eae_secure; // LS S LPAE to IC + + input ds_cpu0_ic_sample_spr; + input [4:0] ds_cpu0_ic_cpsr_mode; + input ds_cpu0_ic_aa64naa32; + input ds_cpu0_ic_hcr_change; + input ds_cpu0_ic_scr_change; +// BEGIN INCLUDE FOR CPU1 + input ds_cpu1_ic_sample_spr; + input [4:0] ds_cpu1_ic_cpsr_mode; + input ds_cpu1_ic_aa64naa32; + input ds_cpu1_ic_hcr_change; + input ds_cpu1_ic_scr_change; + input ls_cpu1_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu1_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu1_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu1_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu1_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu1_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input ds_cpu2_ic_sample_spr; + input [4:0] ds_cpu2_ic_cpsr_mode; + input ds_cpu2_ic_aa64naa32; + input ds_cpu2_ic_hcr_change; + input ds_cpu2_ic_scr_change; + input ls_cpu2_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu2_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu2_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu2_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu2_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu2_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input ds_cpu3_ic_sample_spr; + input [4:0] ds_cpu3_ic_cpsr_mode; + input ds_cpu3_ic_aa64naa32; + input ds_cpu3_ic_hcr_change; + input ds_cpu3_ic_scr_change; + input ls_cpu3_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu3_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu3_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu3_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu3_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu3_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU3 + + output [`MAIA_CN:0] ic_nfiq; // IC physical FIQ + output [`MAIA_CN:0] ic_nirq; // IC physical IRQ + output [`MAIA_CN:0] ic_nsei; // IC physical SEI + output [`MAIA_CN:0] ic_nvfiq; // IC virtual FIQ + output [`MAIA_CN:0] ic_nvirq; // IC virtual IRQ + output [`MAIA_CN:0] ic_nvsei; // IC virtual SEI + output [`MAIA_CN:0] ic_p_valid; // IC is present + + output [`MAIA_CN:0] ic_sample_spr; // IC sample signal for TC, TALL*, EL* signals + output [`MAIA_CN:0] ic_hcr_change_complete; + output [`MAIA_CN:0] ic_scr_change_complete; + output [`MAIA_CN:0] ic_el_change_complete; + output [`MAIA_CN:0] ic_ich_el2_tc; // IC trap common + output [`MAIA_CN:0] ic_ich_el2_tall0; // IC trap all grp0 + output [`MAIA_CN:0] ic_ich_el2_tall1; // IC trap all grp1 + output [`MAIA_CN:0] ic_sra_el3_en; // IC System Registers enabled in EL3 + output [`MAIA_CN:0] ic_sra_el1s_en; // IC System Registers enabled in EL1S + output [`MAIA_CN:0] ic_sra_el2_en; // IC System Registers enabled in EL2 + output [`MAIA_CN:0] ic_sra_el1ns_en; // IC System Registers enabled in EL1NS + output [`MAIA_CN:0] ic_sre_el1ns_hyp_trap; // IC HYP_TRAP EL1NS accesses + output [`MAIA_CN:0] ic_sre_el1ns_mon_trap; // IC MON_TRAP EL1NS accesses + output [`MAIA_CN:0] ic_sre_el1s_mon_trap; // IC MON_TRAP EL1S accesses + output [`MAIA_CN:0] ic_sre_el2_mon_trap; // IC MON_TRAP EL2 accesses + output [`MAIA_CN:0] ic_block_eoi_sgi_wr; // IC Block all EOI and SGI write accesses + +//----------------------------------------------------------------------------- +// DT interface +//----------------------------------------------------------------------------- +// BEGIN DT-CPU interface +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + output dt_cpu0_dbif_req_pclk; // Debug Interface Req + output dt_cpu0_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu0_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu0_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu0_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu0_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu0_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu0_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu0_edbgrq_pclk; // External Debug Request + output dt_cpu0_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu0_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu0_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu0_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu0_et_oslock_gclk; // ETM OS Lock + input dt_cpu0_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu0_halt_ack_gclk; // Core Halted + input dt_cpu0_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu0_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu0_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu0_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu0_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu0_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu0_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu0_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu0_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu0_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu0_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu0_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu0_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu0_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu0_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu0_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + output dt_cpu1_dbif_req_pclk; // Debug Interface Req + output dt_cpu1_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu1_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu1_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu1_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu1_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu1_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu1_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu1_edbgrq_pclk; // External Debug Request + output dt_cpu1_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu1_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu1_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu1_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu1_et_oslock_gclk; // ETM OS Lock + input dt_cpu1_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu1_halt_ack_gclk; // Core Halted + input dt_cpu1_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu1_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu1_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu1_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu1_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu1_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu1_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu1_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu1_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu1_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu1_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu1_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu1_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu1_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu1_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu1_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + output dt_cpu2_dbif_req_pclk; // Debug Interface Req + output dt_cpu2_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu2_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu2_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu2_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu2_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu2_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu2_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu2_edbgrq_pclk; // External Debug Request + output dt_cpu2_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu2_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu2_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu2_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu2_et_oslock_gclk; // ETM OS Lock + input dt_cpu2_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu2_halt_ack_gclk; // Core Halted + input dt_cpu2_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu2_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu2_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu2_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu2_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu2_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu2_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu2_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu2_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu2_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu2_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu2_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu2_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu2_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu2_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu2_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + output dt_cpu3_dbif_req_pclk; // Debug Interface Req + output dt_cpu3_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu3_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu3_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu3_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu3_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu3_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu3_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu3_edbgrq_pclk; // External Debug Request + output dt_cpu3_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu3_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu3_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu3_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu3_et_oslock_gclk; // ETM OS Lock + input dt_cpu3_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu3_halt_ack_gclk; // Core Halted + input dt_cpu3_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu3_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu3_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu3_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu3_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu3_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu3_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu3_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu3_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu3_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu3_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu3_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu3_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu3_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu3_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu3_noclkstop_pclk; // force CPU clock on from DT-PCLK +// END DT-CPU interface + +//----------------------------------------------------------------------------- +// CK interface +//----------------------------------------------------------------------------- +// BEGIN CK-CPU interface + input ds_cpu0_reset_req; // Warm Reset request + input ds_cpu0_wfi_req; // WFI request + input ds_cpu0_wfe_req; // WFI request + input ds_cpu0_flush; // flush for exception rtn + input [5:0] ds_cpu0_flush_type; // flush type + input ds_cpu0_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu0_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu0_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu0_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu0_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu0_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu0_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu0_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu0_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu0_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu0_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu0_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu0_hcr_va; // virtual abort + input ds_cpu0_hcr_vi; // virtual IRQ + input ds_cpu0_hcr_vf; // virtual FIQ + input [2:0] ds_cpu0_cpuectlr_ret; // CPU Retention control + output ck_cpu0_event_reg; // WFE event reg + output ck_cpu0_wfi_ack; // WFI acknowledge to DS + output ck_cpu0_wfe_ack; // WFE acknowledge to DS + output ck_cpu0_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu1_reset_req; // Warm Reset request + input ds_cpu1_wfi_req; // WFI request + input ds_cpu1_wfe_req; // WFI request + input ds_cpu1_flush; // flush for exception rtn + input [5:0] ds_cpu1_flush_type; // flush type + input ds_cpu1_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu1_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu1_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu1_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu1_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu1_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu1_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu1_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu1_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu1_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu1_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu1_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu1_hcr_va; // virtual abort + input ds_cpu1_hcr_vi; // virtual IRQ + input ds_cpu1_hcr_vf; // virtual FIQ + input [2:0] ds_cpu1_cpuectlr_ret; // CPU Retention control + output ck_cpu1_event_reg; // WFE event reg + output ck_cpu1_wfi_ack; // WFI acknowledge to DS + output ck_cpu1_wfe_ack; // WFE acknowledge to DS + output ck_cpu1_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu2_reset_req; // Warm Reset request + input ds_cpu2_wfi_req; // WFI request + input ds_cpu2_wfe_req; // WFI request + input ds_cpu2_flush; // flush for exception rtn + input [5:0] ds_cpu2_flush_type; // flush type + input ds_cpu2_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu2_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu2_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu2_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu2_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu2_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu2_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu2_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu2_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu2_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu2_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu2_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu2_hcr_va; // virtual abort + input ds_cpu2_hcr_vi; // virtual IRQ + input ds_cpu2_hcr_vf; // virtual FIQ + input [2:0] ds_cpu2_cpuectlr_ret; // CPU Retention control + output ck_cpu2_event_reg; // WFE event reg + output ck_cpu2_wfi_ack; // WFI acknowledge to DS + output ck_cpu2_wfe_ack; // WFE acknowledge to DS + output ck_cpu2_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu3_reset_req; // Warm Reset request + input ds_cpu3_wfi_req; // WFI request + input ds_cpu3_wfe_req; // WFI request + input ds_cpu3_flush; // flush for exception rtn + input [5:0] ds_cpu3_flush_type; // flush type + input ds_cpu3_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu3_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu3_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu3_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu3_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu3_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu3_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu3_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu3_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu3_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu3_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu3_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu3_hcr_va; // virtual abort + input ds_cpu3_hcr_vi; // virtual IRQ + input ds_cpu3_hcr_vf; // virtual FIQ + input [2:0] ds_cpu3_cpuectlr_ret; // CPU Retention control + output ck_cpu3_event_reg; // WFE event reg + output ck_cpu3_wfi_ack; // WFI acknowledge to DS + output ck_cpu3_wfe_ack; // WFE acknowledge to DS + output ck_cpu3_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ls_cpu0_clrexmon; // LS global exclusive monitor + input ls_cpu1_clrexmon; // LS global exclusive monitor + input ls_cpu2_clrexmon; // LS global exclusive monitor + input ls_cpu3_clrexmon; // LS global exclusive monitor + +// END CK-CPU interface + + output [`MAIA_CN:0] ck_gclkt; + + + + // wires + wire ck_areset_l2; + wire ck_cpu0_areset_l2cpu; + wire ck_cpu0_areset_l2dt; + wire ck_cpu0_commrx; + wire ck_cpu0_commtx; + wire ck_cpu0_crcx_clk_en_n_ic; + wire ck_cpu0_dbgnopwrdwn; + wire ck_cpu0_dbgrstreq; + wire ck_cpu0_dt_standbywfx; + wire ck_cpu0_dt_wfx_ack; + wire ck_cpu0_l2_standbywfi; + wire ck_cpu0_l2_standbywfx; + wire ck_cpu0_ncommirq; + wire ck_cpu0_npmuirq; + wire ck_cpu0_poreset_status; + wire ck_cpu0_reset1_n_l2cpu; + wire ck_cpu0_reset1_n_l2dt; + wire ck_cpu1_areset_l2cpu; + wire ck_cpu1_areset_l2dt; + wire ck_cpu1_commrx; + wire ck_cpu1_commtx; + wire ck_cpu1_crcx_clk_en_n_ic; + wire ck_cpu1_dbgnopwrdwn; + wire ck_cpu1_dbgrstreq; + wire ck_cpu1_dt_standbywfx; + wire ck_cpu1_dt_wfx_ack; + wire ck_cpu1_l2_standbywfi; + wire ck_cpu1_l2_standbywfx; + wire ck_cpu1_ncommirq; + wire ck_cpu1_npmuirq; + wire ck_cpu1_poreset_status; + wire ck_cpu1_reset1_n_l2cpu; + wire ck_cpu1_reset1_n_l2dt; + wire ck_cpu2_areset_l2cpu; + wire ck_cpu2_areset_l2dt; + wire ck_cpu2_commrx; + wire ck_cpu2_commtx; + wire ck_cpu2_crcx_clk_en_n_ic; + wire ck_cpu2_dbgnopwrdwn; + wire ck_cpu2_dbgrstreq; + wire ck_cpu2_dt_standbywfx; + wire ck_cpu2_dt_wfx_ack; + wire ck_cpu2_l2_standbywfi; + wire ck_cpu2_l2_standbywfx; + wire ck_cpu2_ncommirq; + wire ck_cpu2_npmuirq; + wire ck_cpu2_poreset_status; + wire ck_cpu2_reset1_n_l2cpu; + wire ck_cpu2_reset1_n_l2dt; + wire ck_cpu3_areset_l2cpu; + wire ck_cpu3_areset_l2dt; + wire ck_cpu3_commrx; + wire ck_cpu3_commtx; + wire ck_cpu3_crcx_clk_en_n_ic; + wire ck_cpu3_dbgnopwrdwn; + wire ck_cpu3_dbgrstreq; + wire ck_cpu3_dt_standbywfx; + wire ck_cpu3_dt_wfx_ack; + wire ck_cpu3_l2_standbywfi; + wire ck_cpu3_l2_standbywfx; + wire ck_cpu3_ncommirq; + wire ck_cpu3_npmuirq; + wire ck_cpu3_poreset_status; + wire ck_cpu3_reset1_n_l2cpu; + wire ck_cpu3_reset1_n_l2dt; + wire ck_dt_cpu0_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu0_cti_trigin_1to0_gclk; + wire ck_dt_cpu0_et_oslock_gclk; + wire ck_dt_cpu0_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu0_os_double_lock_gclk; + wire ck_dt_cpu0_pmusnapshot_ack_gclk; + wire ck_dt_cpu0_wfx_dbg_req_gclk; + wire ck_dt_cpu1_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu1_cti_trigin_1to0_gclk; + wire ck_dt_cpu1_et_oslock_gclk; + wire ck_dt_cpu1_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu1_os_double_lock_gclk; + wire ck_dt_cpu1_pmusnapshot_ack_gclk; + wire ck_dt_cpu1_wfx_dbg_req_gclk; + wire ck_dt_cpu2_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu2_cti_trigin_1to0_gclk; + wire ck_dt_cpu2_et_oslock_gclk; + wire ck_dt_cpu2_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu2_os_double_lock_gclk; + wire ck_dt_cpu2_pmusnapshot_ack_gclk; + wire ck_dt_cpu2_wfx_dbg_req_gclk; + wire ck_dt_cpu3_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu3_cti_trigin_1to0_gclk; + wire ck_dt_cpu3_et_oslock_gclk; + wire ck_dt_cpu3_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu3_os_double_lock_gclk; + wire ck_dt_cpu3_pmusnapshot_ack_gclk; + wire ck_dt_cpu3_wfx_dbg_req_gclk; + wire ck_gclkb0; + wire ck_gclkb1; + wire ck_gclkfr; + wire ck_gclkl2; + wire ck_gclktl2; + wire ck_l2_ace_inactive; + wire ck_l2_acp_inactive; + wire ck_l2_logic_clk_en; + wire ck_l2_sky_link_deactivate; + wire ck_l2_tbnk0_clk_en; + wire ck_l2_tbnk1_clk_en; + wire ck_reset1_n_l2; + wire clrexmon_c1; + wire ds_cpu0_ic_aa64naa32_i; + wire [4:0] ds_cpu0_ic_cpsr_mode_i; + wire ds_cpu0_ic_hcr_change_i; + wire ds_cpu0_ic_sample_spr_i; + wire ds_cpu0_ic_scr_change_i; + wire ds_cpu1_ic_aa64naa32_i; + wire [4:0] ds_cpu1_ic_cpsr_mode_i; + wire ds_cpu1_ic_hcr_change_i; + wire ds_cpu1_ic_sample_spr_i; + wire ds_cpu1_ic_scr_change_i; + wire ds_cpu2_ic_aa64naa32_i; + wire [4:0] ds_cpu2_ic_cpsr_mode_i; + wire ds_cpu2_ic_hcr_change_i; + wire ds_cpu2_ic_sample_spr_i; + wire ds_cpu2_ic_scr_change_i; + wire ds_cpu3_ic_aa64naa32_i; + wire [4:0] ds_cpu3_ic_cpsr_mode_i; + wire ds_cpu3_ic_hcr_change_i; + wire ds_cpu3_ic_sample_spr_i; + wire ds_cpu3_ic_scr_change_i; + wire dt_cpu0_apb_active_pclk; + wire dt_cpu0_poreset_status_ack_pclk; + wire dt_cpu0_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu0_wfx_wakeup_pclk; + wire dt_cpu1_apb_active_pclk; + wire dt_cpu1_poreset_status_ack_pclk; + wire dt_cpu1_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu1_wfx_wakeup_pclk; + wire dt_cpu2_apb_active_pclk; + wire dt_cpu2_poreset_status_ack_pclk; + wire dt_cpu2_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu2_wfx_wakeup_pclk; + wire dt_cpu3_apb_active_pclk; + wire dt_cpu3_poreset_status_ack_pclk; + wire dt_cpu3_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu3_wfx_wakeup_pclk; + wire eventi_sev; + wire [`MAIA_CN:0] ic_block_eoi_sgi_wr_o; + wire ic_cpu0_l2_dsb_block; + wire [63:0] ic_cpu0_spr_rd_data; + wire ic_cpu1_l2_dsb_block; + wire [63:0] ic_cpu1_spr_rd_data; + wire ic_cpu2_l2_dsb_block; + wire [63:0] ic_cpu2_spr_rd_data; + wire ic_cpu3_l2_dsb_block; + wire [63:0] ic_cpu3_spr_rd_data; + wire [`MAIA_CN:0] ic_el_change_complete_o; + wire [`MAIA_CN:0] ic_hcr_change_complete_o; + wire [`MAIA_CN:0] ic_ich_el2_tall0_o; + wire [`MAIA_CN:0] ic_ich_el2_tall1_o; + wire [`MAIA_CN:0] ic_ich_el2_tc_o; + wire [`MAIA_CN:0] ic_nfiq_o; + wire [`MAIA_CN:0] ic_nirq_o; + wire [`MAIA_CN:0] ic_nsei_o; + wire [`MAIA_CN:0] ic_nvfiq_o; + wire [`MAIA_CN:0] ic_nvirq_o; + wire [`MAIA_CN:0] ic_nvsei_o; + wire [31:0] ic_p_rdata; + wire ic_p_rdata_valid; + wire ic_p_ready; + wire [`MAIA_CN:0] ic_sample_spr_o; + wire [`MAIA_CN:0] ic_scr_change_complete_o; + wire [`MAIA_CN:0] ic_sra_el1ns_en_o; + wire [`MAIA_CN:0] ic_sra_el1s_en_o; + wire [`MAIA_CN:0] ic_sra_el2_en_o; + wire [`MAIA_CN:0] ic_sra_el3_en_o; + wire [`MAIA_CN:0] ic_sre_el1ns_hyp_trap_o; + wire [`MAIA_CN:0] ic_sre_el1ns_mon_trap_o; + wire [`MAIA_CN:0] ic_sre_el1s_mon_trap_o; + wire [`MAIA_CN:0] ic_sre_el2_mon_trap_o; + wire l2_acp_flsh_rd_cnt_active_glb_l2_dly; + wire l2_acp_flsh_wr_cnt_active_glb_l2_dly; + wire l2_acp_rd_haz_vld_l2_dly_q; + wire l2_acp_wr_haz_vld_l2_dly_q; + wire l2_actlr_disable_b2b_setway_hzd_opt_x2_ns; + wire l2_actlr_disable_setway_opt; + wire l2_actlr_ncpu_rcg_enable; + wire l2_actlr_plru_dynamic; + wire l2_actlr_plru_en; + wire [1:0] l2_actlr_plru_mode; + wire l2_actlr_writeunique_disable; + wire l2_cfg_broadcastinner; + wire l2_cfg_broadcastouter; + wire l2_cpu0_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu0_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu0_snp_active; + wire l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_wr_decerr_q; + wire l2_cpu0_wr_slverr_q; + wire l2_cpu1_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu1_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu1_snp_active; + wire l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_wr_decerr_q; + wire l2_cpu1_wr_slverr_q; + wire l2_cpu2_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu2_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu2_snp_active; + wire l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_wr_decerr_q; + wire l2_cpu2_wr_slverr_q; + wire l2_cpu3_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu3_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu3_snp_active; + wire l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_wr_decerr_q; + wire l2_cpu3_wr_slverr_q; + wire l2_ctlr_x1_wr_q; + wire [9:0] l2_ctlr_x2_ns; + wire l2_idle; + wire [`MAIA_CN:0] l2_mbist1_en_b1; + wire [16:0] l2_mbist2_tbnk0_addr_b1; + wire l2_mbist2_tbnk0_all_b1; + wire [2:0] l2_mbist2_tbnk0_array_b1; + wire [17:0] l2_mbist2_tbnk0_be_b1; + wire l2_mbist2_tbnk0_en_b1; + wire [143:0] l2_mbist2_tbnk0_indata_b1; + wire [143:0] l2_mbist2_tbnk0_outdata_b3; + wire l2_mbist2_tbnk0_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp0_outdata_b2; + wire l2_mbist2_tbnk0_snp0_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp0_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp1_outdata_b2; + wire l2_mbist2_tbnk0_snp1_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp1_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp2_outdata_b2; + wire l2_mbist2_tbnk0_snp2_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp2_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp3_outdata_b2; + wire l2_mbist2_tbnk0_snp3_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp3_sel_b1; + wire l2_mbist2_tbnk0_wr_en_b1; + wire [16:0] l2_mbist2_tbnk1_addr_b1; + wire l2_mbist2_tbnk1_all_b1; + wire [2:0] l2_mbist2_tbnk1_array_b1; + wire [17:0] l2_mbist2_tbnk1_be_b1; + wire l2_mbist2_tbnk1_en_b1; + wire [143:0] l2_mbist2_tbnk1_indata_b1; + wire [143:0] l2_mbist2_tbnk1_outdata_b3; + wire l2_mbist2_tbnk1_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp0_outdata_b2; + wire l2_mbist2_tbnk1_snp0_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp0_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp1_outdata_b2; + wire l2_mbist2_tbnk1_snp1_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp1_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp2_outdata_b2; + wire l2_mbist2_tbnk1_snp2_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp2_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp3_outdata_b2; + wire l2_mbist2_tbnk1_snp3_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp3_sel_b1; + wire l2_mbist2_tbnk1_wr_en_b1; + wire l2_no_ram_acc_nxt_cycle; + wire [13:0] l2_p_addr; + wire [1:0] l2_p_cpu; + wire l2_p_nsecure; + wire [2:0] l2_p_sel; + wire [31:0] l2_p_wdata; + wire l2_p_write; + wire l2_reset3; + wire l2_rstdisable_x1_q; + wire l2_sky_link_stopped; + wire l2_tbnk0_addr44_l3_q; + wire [44:0] l2_tbnk0_addr_l1; + wire [5:2] l2_tbnk0_addr_l6; + wire l2_tbnk0_all_tag_incl_active_l3; + wire l2_tbnk0_asq_cmp_evict_l3_q; + wire l2_tbnk0_asq_full_flsh; + wire l2_tbnk0_asq_nc_so_dev_limit; + wire [2:0] l2_tbnk0_cache_attr_l1; + wire l2_tbnk0_cfg_ecc_en; + wire l2_tbnk0_cmo_setway_l2_inv_incl_l4; + wire l2_tbnk0_cpu0_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu0_hit_l4; + wire l2_tbnk0_cpu0_l2_inv_l4_dly2; + wire l2_tbnk0_cpu0_l2hit_e_l4; + wire l2_tbnk0_cpu0_l2hit_s_l4; + wire l2_tbnk0_cpu0_peq_full_q; + wire l2_tbnk0_cpu0_peq_hit_q; + wire l2_tbnk0_cpu0_peq_self_evict_l3_q; + wire l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu0_rd_access_l4_dly; + wire l2_tbnk0_cpu0_self_evict_l4_dly_q; + wire l2_tbnk0_cpu0_single_ecc_err_l7_q; + wire l2_tbnk0_cpu0_snp_hit_e_l3; + wire l2_tbnk0_cpu0_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu0_snp_setway_addr_l3; + wire l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu0_vld_nxt_l5; + wire l2_tbnk0_cpu0_wr_access_l4_dly; + wire l2_tbnk0_cpu1_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu1_hit_l4; + wire l2_tbnk0_cpu1_l2_inv_l4_dly2; + wire l2_tbnk0_cpu1_l2hit_e_l4; + wire l2_tbnk0_cpu1_l2hit_s_l4; + wire l2_tbnk0_cpu1_peq_full_q; + wire l2_tbnk0_cpu1_peq_hit_q; + wire l2_tbnk0_cpu1_peq_self_evict_l3_q; + wire l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu1_rd_access_l4_dly; + wire l2_tbnk0_cpu1_self_evict_l4_dly_q; + wire l2_tbnk0_cpu1_single_ecc_err_l7_q; + wire l2_tbnk0_cpu1_snp_hit_e_l3; + wire l2_tbnk0_cpu1_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu1_snp_setway_addr_l3; + wire l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu1_vld_nxt_l5; + wire l2_tbnk0_cpu1_wr_access_l4_dly; + wire l2_tbnk0_cpu2_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu2_hit_l4; + wire l2_tbnk0_cpu2_l2_inv_l4_dly2; + wire l2_tbnk0_cpu2_l2hit_e_l4; + wire l2_tbnk0_cpu2_l2hit_s_l4; + wire l2_tbnk0_cpu2_peq_full_q; + wire l2_tbnk0_cpu2_peq_hit_q; + wire l2_tbnk0_cpu2_peq_self_evict_l3_q; + wire l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu2_rd_access_l4_dly; + wire l2_tbnk0_cpu2_self_evict_l4_dly_q; + wire l2_tbnk0_cpu2_single_ecc_err_l7_q; + wire l2_tbnk0_cpu2_snp_hit_e_l3; + wire l2_tbnk0_cpu2_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu2_snp_setway_addr_l3; + wire l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu2_vld_nxt_l5; + wire l2_tbnk0_cpu2_wr_access_l4_dly; + wire l2_tbnk0_cpu3_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu3_hit_l4; + wire l2_tbnk0_cpu3_l2_inv_l4_dly2; + wire l2_tbnk0_cpu3_l2hit_e_l4; + wire l2_tbnk0_cpu3_l2hit_s_l4; + wire l2_tbnk0_cpu3_peq_full_q; + wire l2_tbnk0_cpu3_peq_hit_q; + wire l2_tbnk0_cpu3_peq_self_evict_l3_q; + wire l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu3_rd_access_l4_dly; + wire l2_tbnk0_cpu3_self_evict_l4_dly_q; + wire l2_tbnk0_cpu3_single_ecc_err_l7_q; + wire l2_tbnk0_cpu3_snp_hit_e_l3; + wire l2_tbnk0_cpu3_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu3_snp_setway_addr_l3; + wire l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu3_vld_nxt_l5; + wire l2_tbnk0_cpu3_wr_access_l4_dly; + wire [3:0] l2_tbnk0_cpu_rvalid_init_nxt_l5; + wire [3:0] l2_tbnk0_cpu_rvalid_nxt_l5; + wire [3:0] l2_tbnk0_cpu_snp_hit_e_l4_q; + wire l2_tbnk0_crit_qw_nxt_l5; + wire [143:0] l2_tbnk0_data_corrected_l7_q; + wire [127:0] l2_tbnk0_data_l6; + wire l2_tbnk0_dbg_ram_acc_l5a; + wire [2:0] l2_tbnk0_dbg_ram_acc_unit_nxt; + wire [7:0] l2_tbnk0_dbg_ram_id_nxt_l5; + wire l2_tbnk0_dirty_l1; + wire l2_tbnk0_dirty_l3_q; + wire l2_tbnk0_dis_ns_dbg_arr_acc_x2; + wire l2_tbnk0_double_ecc_err_l7_q; + wire l2_tbnk0_early_rvalid_l4_q; + wire l2_tbnk0_ecc_fixup_blk_arb; + wire l2_tbnk0_ecc_fixup_inprog_dly_q; + wire l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q; + wire [31:0] l2_tbnk0_ecc_syndrome_reg_q; + wire l2_tbnk0_evict_special_hazard_l3_q; + wire l2_tbnk0_evict_special_hazard_rwvic_l3_q; + wire l2_tbnk0_excl_l1; + wire l2_tbnk0_excl_l4_q; + wire [44:6] l2_tbnk0_feq_addr_upd; + wire l2_tbnk0_feq_alloc_failed_l4; + wire l2_tbnk0_feq_axi_wr_vld_not_popped; + wire l2_tbnk0_feq_clr_l4; + wire [15:0] l2_tbnk0_feq_frc_incl_l3a; + wire l2_tbnk0_feq_kill_l3; + wire [4:0] l2_tbnk0_feq_last_id_q; + wire l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3; + wire l2_tbnk0_feq_tbnk_id_update_or_l3; + wire l2_tbnk0_full_miss_l4_q; + wire l2_tbnk0_hit_l4; + wire l2_tbnk0_hit_l7_q; + wire [3:0] l2_tbnk0_hit_way_l4_q; + wire [9:0] l2_tbnk0_id_l1; + wire [9:0] l2_tbnk0_id_l6_q; + wire [9:0] l2_tbnk0_id_nxt_l5; + wire l2_tbnk0_idle; + wire l2_tbnk0_init_req_l1; + wire l2_tbnk0_kill_l2; + wire l2_tbnk0_l2bb_fake_wr_l1; + wire l2_tbnk0_l2bb_wr_l1; + wire l2_tbnk0_l2hit_e_l4; + wire l2_tbnk0_l2hit_s_l4; + wire l2_tbnk0_l2v_s_q; + wire l2_tbnk0_l2v_vld_q; + wire l2_tbnk0_last_qw_l1; + wire l2_tbnk0_last_qw_l6_q; + wire l2_tbnk0_last_qw_nxt_l5; + wire [2:0] l2_tbnk0_lock_l1; + wire [2:0] l2_tbnk0_lock_l4; + wire [32:0] l2_tbnk0_merrsr_data; + wire [9:0] l2_tbnk0_page_attr_l1; + wire l2_tbnk0_partial_dw_wr_l1; + wire l2_tbnk0_pf_cnt_dec_l4_dly; + wire l2_tbnk0_pf_hazard_l3; + wire l2_tbnk0_pf_req_sel_for_fwd_l4; + wire l2_tbnk0_prfm_l1; + wire l2_tbnk0_prfm_nxt_l5; + wire [3:0] l2_tbnk0_prot_l1; + wire [3:0] l2_tbnk0_prot_l4_q; + wire [1:0] l2_tbnk0_qw_cnt_l1; + wire [1:0] l2_tbnk0_qw_cnt_l3_q; + wire l2_tbnk0_raw_hit_l4_q; + wire [2:0] l2_tbnk0_rbufid_nxt_l5; + wire l2_tbnk0_rd_en_nxt_l5; + wire l2_tbnk0_rd_fail_hazchk_feq_l3; + wire l2_tbnk0_rwvic_axi_read_err_l1; + wire l2_tbnk0_rwvic_axi_read_err_l3_q; + wire l2_tbnk0_rwvic_ccb_dirty_l6_q; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l1; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l3_q; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l6_q; + wire [3:0] l2_tbnk0_rwvic_ccb_way_l1; + wire l2_tbnk0_rwvic_cmo_clean_l1; + wire l2_tbnk0_rwvic_cmo_inv_l1; + wire l2_tbnk0_rwvic_cmo_inv_l7_q; + wire l2_tbnk0_rwvic_cmo_l7_q; + wire l2_tbnk0_rwvic_cmo_pou_l1; + wire l2_tbnk0_rwvic_cmo_pou_l6_q; + wire l2_tbnk0_rwvic_cmo_setway_l1; + wire l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1; + wire l2_tbnk0_rwvic_cmo_setway_ls_l6_q; + wire [2:0] l2_tbnk0_rwvic_cpu_fb_id_l1; + wire [3:0] l2_tbnk0_rwvic_cpu_id_dcd_l1; + wire l2_tbnk0_rwvic_ddi_l6_q; + wire l2_tbnk0_rwvic_feq_cmp_l3_q; + wire l2_tbnk0_rwvic_frc_l2hit_fwd_l1; + wire l2_tbnk0_rwvic_l2hit_e_l1; + wire l2_tbnk0_rwvic_l2hit_e_l3_q; + wire l2_tbnk0_rwvic_l2hit_e_l7_q; + wire l2_tbnk0_rwvic_l2v_dirty_l7_q; + wire [3:0] l2_tbnk0_rwvic_l2v_page_attr_l7_q; + wire l2_tbnk0_rwvic_l2v_vld_l6_q; + wire l2_tbnk0_rwvic_mesi_sh_l1; + wire l2_tbnk0_rwvic_non_snp_fail_hazchk_l3; + wire [2:0] l2_tbnk0_rwvic_owner_l1; + wire [2:0] l2_tbnk0_rwvic_owner_l7_q; + wire l2_tbnk0_rwvic_rd_type_l6_q; + wire l2_tbnk0_rwvic_snp_clr_dirty_l1; + wire l2_tbnk0_rwvic_snp_inv_l1; + wire l2_tbnk0_rwvic_snp_l1; + wire l2_tbnk0_rwvic_snp_l3_q; + wire l2_tbnk0_rwvic_snp_l6_q; + wire l2_tbnk0_rwvic_tag_wr_l0; + wire [3:0] l2_tbnk0_rwvic_type_l1; + wire l2_tbnk0_rwvic_wa_l1; + wire l2_tbnk0_rwvic_wa_l6_q; + wire [13:0] l2_tbnk0_sel_l1; + wire [2:0] l2_tbnk0_size_l1; + wire [2:0] l2_tbnk0_size_l4_q; + wire l2_tbnk0_snp_byp_peq_haz_pending_q; + wire l2_tbnk0_snp_dvm_cmpl_l1; + wire l2_tbnk0_snp_hit_e_l4_q; + wire l2_tbnk0_snp_hit_feq_evict_l4_dly; + wire l2_tbnk0_snp_hit_s_l4_q; + wire [4:0] l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q; + wire [7:0] l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q; + wire [7:0] l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q; + wire [44:7] l2_tbnk0_snp_tag_wr_l2_hit_addr_l1; + wire [1:0] l2_tbnk0_snp_tag_wr_l2_hit_state_l1; + wire l2_tbnk0_snp_tag_wr_l2_hit_way_l1; + wire l2_tbnk0_special_evict_hazard_l3; + wire l2_tbnk0_special_hazard_l3_q; + wire l2_tbnk0_sync_l1; + wire l2_tbnk0_tag_ecc_dbl_rmw_wr_l1; + wire l2_tbnk0_tag_ecc_err_cpu0_l4; + wire l2_tbnk0_tag_ecc_err_cpu1_l4; + wire l2_tbnk0_tag_ecc_err_cpu2_l4; + wire l2_tbnk0_tag_ecc_err_cpu3_l4; + wire l2_tbnk0_tag_ecc_err_l4; + wire [6:0] l2_tbnk0_type_l1; + wire [1:0] l2_tbnk0_ulen_l1; + wire [1:0] l2_tbnk0_ulen_l4_q; + wire l2_tbnk0_vld_init_l6_q; + wire l2_tbnk0_vld_l6_q; + wire l2_tbnk0_way_l1; + wire l2_tbnk0_way_l4_q; + wire l2_tbnk0_way_nxt_l3a; + wire [143:0] l2_tbnk0_wr_data_l3; + wire [127:0] l2_tbnk0_wr_data_l3a_q; + wire l2_tbnk0_wr_data_l4_en; + wire l2_tbnk0_wr_err_l1; + wire l2_tbnk0_wr_fail_feq_full_l3; + wire l2_tbnk0_wr_fail_hazchk_feq_l3; + wire [11:0] l2_tbnk0_wr_non_crit_id_l1; + wire [11:0] l2_tbnk0_wr_non_crit_id_l4_q; + wire [15:0] l2_tbnk0_wr_strb_mask_l3a_q; + wire l2_tbnk1_addr44_l3_q; + wire [44:0] l2_tbnk1_addr_l1; + wire [5:2] l2_tbnk1_addr_l6; + wire l2_tbnk1_all_tag_incl_active_l3; + wire l2_tbnk1_asq_cmp_evict_l3_q; + wire l2_tbnk1_asq_full_flsh; + wire l2_tbnk1_asq_nc_so_dev_limit; + wire [2:0] l2_tbnk1_cache_attr_l1; + wire l2_tbnk1_cfg_ecc_en; + wire l2_tbnk1_cmo_setway_l2_inv_incl_l4; + wire l2_tbnk1_cpu0_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu0_hit_l4; + wire l2_tbnk1_cpu0_l2_inv_l4_dly2; + wire l2_tbnk1_cpu0_l2hit_e_l4; + wire l2_tbnk1_cpu0_l2hit_s_l4; + wire l2_tbnk1_cpu0_peq_full_q; + wire l2_tbnk1_cpu0_peq_hit_q; + wire l2_tbnk1_cpu0_peq_self_evict_l3_q; + wire l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu0_rd_access_l4_dly; + wire l2_tbnk1_cpu0_self_evict_l4_dly_q; + wire l2_tbnk1_cpu0_single_ecc_err_l7_q; + wire l2_tbnk1_cpu0_snp_hit_e_l3; + wire l2_tbnk1_cpu0_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu0_snp_setway_addr_l3; + wire l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu0_vld_nxt_l5; + wire l2_tbnk1_cpu0_wr_access_l4_dly; + wire l2_tbnk1_cpu1_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu1_hit_l4; + wire l2_tbnk1_cpu1_l2_inv_l4_dly2; + wire l2_tbnk1_cpu1_l2hit_e_l4; + wire l2_tbnk1_cpu1_l2hit_s_l4; + wire l2_tbnk1_cpu1_peq_full_q; + wire l2_tbnk1_cpu1_peq_hit_q; + wire l2_tbnk1_cpu1_peq_self_evict_l3_q; + wire l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu1_rd_access_l4_dly; + wire l2_tbnk1_cpu1_self_evict_l4_dly_q; + wire l2_tbnk1_cpu1_single_ecc_err_l7_q; + wire l2_tbnk1_cpu1_snp_hit_e_l3; + wire l2_tbnk1_cpu1_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu1_snp_setway_addr_l3; + wire l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu1_vld_nxt_l5; + wire l2_tbnk1_cpu1_wr_access_l4_dly; + wire l2_tbnk1_cpu2_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu2_hit_l4; + wire l2_tbnk1_cpu2_l2_inv_l4_dly2; + wire l2_tbnk1_cpu2_l2hit_e_l4; + wire l2_tbnk1_cpu2_l2hit_s_l4; + wire l2_tbnk1_cpu2_peq_full_q; + wire l2_tbnk1_cpu2_peq_hit_q; + wire l2_tbnk1_cpu2_peq_self_evict_l3_q; + wire l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu2_rd_access_l4_dly; + wire l2_tbnk1_cpu2_self_evict_l4_dly_q; + wire l2_tbnk1_cpu2_single_ecc_err_l7_q; + wire l2_tbnk1_cpu2_snp_hit_e_l3; + wire l2_tbnk1_cpu2_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu2_snp_setway_addr_l3; + wire l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu2_vld_nxt_l5; + wire l2_tbnk1_cpu2_wr_access_l4_dly; + wire l2_tbnk1_cpu3_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu3_hit_l4; + wire l2_tbnk1_cpu3_l2_inv_l4_dly2; + wire l2_tbnk1_cpu3_l2hit_e_l4; + wire l2_tbnk1_cpu3_l2hit_s_l4; + wire l2_tbnk1_cpu3_peq_full_q; + wire l2_tbnk1_cpu3_peq_hit_q; + wire l2_tbnk1_cpu3_peq_self_evict_l3_q; + wire l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu3_rd_access_l4_dly; + wire l2_tbnk1_cpu3_self_evict_l4_dly_q; + wire l2_tbnk1_cpu3_single_ecc_err_l7_q; + wire l2_tbnk1_cpu3_snp_hit_e_l3; + wire l2_tbnk1_cpu3_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu3_snp_setway_addr_l3; + wire l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu3_vld_nxt_l5; + wire l2_tbnk1_cpu3_wr_access_l4_dly; + wire [3:0] l2_tbnk1_cpu_rvalid_init_nxt_l5; + wire [3:0] l2_tbnk1_cpu_rvalid_nxt_l5; + wire [3:0] l2_tbnk1_cpu_snp_hit_e_l4_q; + wire l2_tbnk1_crit_qw_nxt_l5; + wire [143:0] l2_tbnk1_data_corrected_l7_q; + wire [127:0] l2_tbnk1_data_l6; + wire l2_tbnk1_dbg_ram_acc_l5a; + wire [2:0] l2_tbnk1_dbg_ram_acc_unit_nxt; + wire [7:0] l2_tbnk1_dbg_ram_id_nxt_l5; + wire l2_tbnk1_dirty_l1; + wire l2_tbnk1_dirty_l3_q; + wire l2_tbnk1_dis_ns_dbg_arr_acc_x2; + wire l2_tbnk1_double_ecc_err_l7_q; + wire l2_tbnk1_early_rvalid_l4_q; + wire l2_tbnk1_ecc_fixup_blk_arb; + wire l2_tbnk1_ecc_fixup_inprog_dly_q; + wire l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q; + wire [31:0] l2_tbnk1_ecc_syndrome_reg_q; + wire l2_tbnk1_evict_special_hazard_l3_q; + wire l2_tbnk1_evict_special_hazard_rwvic_l3_q; + wire l2_tbnk1_excl_l1; + wire l2_tbnk1_excl_l4_q; + wire [44:6] l2_tbnk1_feq_addr_upd; + wire l2_tbnk1_feq_alloc_failed_l4; + wire l2_tbnk1_feq_axi_wr_vld_not_popped; + wire l2_tbnk1_feq_clr_l4; + wire [15:0] l2_tbnk1_feq_frc_incl_l3a; + wire l2_tbnk1_feq_kill_l3; + wire [4:0] l2_tbnk1_feq_last_id_q; + wire l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3; + wire l2_tbnk1_feq_tbnk_id_update_or_l3; + wire l2_tbnk1_full_miss_l4_q; + wire l2_tbnk1_hit_l4; + wire l2_tbnk1_hit_l7_q; + wire [3:0] l2_tbnk1_hit_way_l4_q; + wire [9:0] l2_tbnk1_id_l1; + wire [9:0] l2_tbnk1_id_l6_q; + wire [9:0] l2_tbnk1_id_nxt_l5; + wire l2_tbnk1_idle; + wire l2_tbnk1_init_req_l1; + wire l2_tbnk1_kill_l2; + wire l2_tbnk1_l2bb_fake_wr_l1; + wire l2_tbnk1_l2bb_wr_l1; + wire l2_tbnk1_l2hit_e_l4; + wire l2_tbnk1_l2hit_s_l4; + wire l2_tbnk1_l2v_s_q; + wire l2_tbnk1_l2v_vld_q; + wire l2_tbnk1_last_qw_l1; + wire l2_tbnk1_last_qw_l6_q; + wire l2_tbnk1_last_qw_nxt_l5; + wire [2:0] l2_tbnk1_lock_l1; + wire [2:0] l2_tbnk1_lock_l4; + wire [32:0] l2_tbnk1_merrsr_data; + wire [9:0] l2_tbnk1_page_attr_l1; + wire l2_tbnk1_partial_dw_wr_l1; + wire l2_tbnk1_pf_cnt_dec_l4_dly; + wire l2_tbnk1_pf_hazard_l3; + wire l2_tbnk1_pf_req_sel_for_fwd_l4; + wire l2_tbnk1_prfm_l1; + wire l2_tbnk1_prfm_nxt_l5; + wire [3:0] l2_tbnk1_prot_l1; + wire [3:0] l2_tbnk1_prot_l4_q; + wire [1:0] l2_tbnk1_qw_cnt_l1; + wire [1:0] l2_tbnk1_qw_cnt_l3_q; + wire l2_tbnk1_raw_hit_l4_q; + wire [2:0] l2_tbnk1_rbufid_nxt_l5; + wire l2_tbnk1_rd_en_nxt_l5; + wire l2_tbnk1_rd_fail_hazchk_feq_l3; + wire l2_tbnk1_rwvic_axi_read_err_l1; + wire l2_tbnk1_rwvic_axi_read_err_l3_q; + wire l2_tbnk1_rwvic_ccb_dirty_l6_q; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l1; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l3_q; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l6_q; + wire [3:0] l2_tbnk1_rwvic_ccb_way_l1; + wire l2_tbnk1_rwvic_cmo_clean_l1; + wire l2_tbnk1_rwvic_cmo_inv_l1; + wire l2_tbnk1_rwvic_cmo_inv_l7_q; + wire l2_tbnk1_rwvic_cmo_l7_q; + wire l2_tbnk1_rwvic_cmo_pou_l1; + wire l2_tbnk1_rwvic_cmo_pou_l6_q; + wire l2_tbnk1_rwvic_cmo_setway_l1; + wire l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1; + wire l2_tbnk1_rwvic_cmo_setway_ls_l6_q; + wire [2:0] l2_tbnk1_rwvic_cpu_fb_id_l1; + wire [3:0] l2_tbnk1_rwvic_cpu_id_dcd_l1; + wire l2_tbnk1_rwvic_ddi_l6_q; + wire l2_tbnk1_rwvic_feq_cmp_l3_q; + wire l2_tbnk1_rwvic_frc_l2hit_fwd_l1; + wire l2_tbnk1_rwvic_l2hit_e_l1; + wire l2_tbnk1_rwvic_l2hit_e_l3_q; + wire l2_tbnk1_rwvic_l2hit_e_l7_q; + wire l2_tbnk1_rwvic_l2v_dirty_l7_q; + wire [3:0] l2_tbnk1_rwvic_l2v_page_attr_l7_q; + wire l2_tbnk1_rwvic_l2v_vld_l6_q; + wire l2_tbnk1_rwvic_mesi_sh_l1; + wire l2_tbnk1_rwvic_non_snp_fail_hazchk_l3; + wire [2:0] l2_tbnk1_rwvic_owner_l1; + wire [2:0] l2_tbnk1_rwvic_owner_l7_q; + wire l2_tbnk1_rwvic_rd_type_l6_q; + wire l2_tbnk1_rwvic_snp_clr_dirty_l1; + wire l2_tbnk1_rwvic_snp_inv_l1; + wire l2_tbnk1_rwvic_snp_l1; + wire l2_tbnk1_rwvic_snp_l3_q; + wire l2_tbnk1_rwvic_snp_l6_q; + wire l2_tbnk1_rwvic_tag_wr_l0; + wire [3:0] l2_tbnk1_rwvic_type_l1; + wire l2_tbnk1_rwvic_wa_l1; + wire l2_tbnk1_rwvic_wa_l6_q; + wire [13:0] l2_tbnk1_sel_l1; + wire [2:0] l2_tbnk1_size_l1; + wire [2:0] l2_tbnk1_size_l4_q; + wire l2_tbnk1_snp_byp_peq_haz_pending_q; + wire l2_tbnk1_snp_dvm_cmpl_l1; + wire l2_tbnk1_snp_hit_e_l4_q; + wire l2_tbnk1_snp_hit_feq_evict_l4_dly; + wire l2_tbnk1_snp_hit_s_l4_q; + wire [4:0] l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q; + wire [7:0] l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q; + wire [7:0] l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q; + wire [44:7] l2_tbnk1_snp_tag_wr_l2_hit_addr_l1; + wire [1:0] l2_tbnk1_snp_tag_wr_l2_hit_state_l1; + wire l2_tbnk1_snp_tag_wr_l2_hit_way_l1; + wire l2_tbnk1_special_evict_hazard_l3; + wire l2_tbnk1_special_hazard_l3_q; + wire l2_tbnk1_sync_l1; + wire l2_tbnk1_tag_ecc_dbl_rmw_wr_l1; + wire l2_tbnk1_tag_ecc_err_cpu0_l4; + wire l2_tbnk1_tag_ecc_err_cpu1_l4; + wire l2_tbnk1_tag_ecc_err_cpu2_l4; + wire l2_tbnk1_tag_ecc_err_cpu3_l4; + wire l2_tbnk1_tag_ecc_err_l4; + wire [6:0] l2_tbnk1_type_l1; + wire [1:0] l2_tbnk1_ulen_l1; + wire [1:0] l2_tbnk1_ulen_l4_q; + wire l2_tbnk1_vld_init_l6_q; + wire l2_tbnk1_vld_l6_q; + wire l2_tbnk1_way_l1; + wire l2_tbnk1_way_l4_q; + wire l2_tbnk1_way_nxt_l3a; + wire [143:0] l2_tbnk1_wr_data_l3; + wire [127:0] l2_tbnk1_wr_data_l3a_q; + wire l2_tbnk1_wr_data_l4_en; + wire l2_tbnk1_wr_err_l1; + wire l2_tbnk1_wr_fail_feq_full_l3; + wire l2_tbnk1_wr_fail_hazchk_feq_l3; + wire [11:0] l2_tbnk1_wr_non_crit_id_l1; + wire [11:0] l2_tbnk1_wr_non_crit_id_l4_q; + wire [15:0] l2_tbnk1_wr_strb_mask_l3a_q; + wire l2_tbnk_hwrst_done_x2; + wire [13:0] l2_tbnk_hwrst_idx_x1_q; + wire [8:0] tm_cntpct_q; + wire tm_cpu0_event_sev; + wire [63:0] tm_cpu0_spr_rd_data; + wire tm_cpu1_event_sev; + wire [63:0] tm_cpu1_spr_rd_data; + wire tm_cpu2_event_sev; + wire [63:0] tm_cpu2_spr_rd_data; + wire tm_cpu3_event_sev; + wire [63:0] tm_cpu3_spr_rd_data; + wire [63:0] tm_tval_cpu0_spr_rd_data; + wire [63:0] tm_tval_cpu1_spr_rd_data; + wire [63:0] tm_tval_cpu2_spr_rd_data; + wire [63:0] tm_tval_cpu3_spr_rd_data; + + maia_timer utm( // outputs + .nCNTHPIRQ (nCNTHPIRQ[`MAIA_CN:0]), + .nCNTPNSIRQ (nCNTPNSIRQ[`MAIA_CN:0]), + .nCNTPSIRQ (nCNTPSIRQ[`MAIA_CN:0]), + .nCNTVIRQ (nCNTVIRQ[`MAIA_CN:0]), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cpu0_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tm_cpu0_event_sev (tm_cpu0_event_sev), + .tm_cpu0_spr_rd_data (tm_cpu0_spr_rd_data[63:0]), + .tm_cpu1_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cpu1_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tm_cpu1_event_sev (tm_cpu1_event_sev), + .tm_cpu1_spr_rd_data (tm_cpu1_spr_rd_data[63:0]), + .tm_cpu2_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cpu2_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tm_cpu2_event_sev (tm_cpu2_event_sev), + .tm_cpu2_spr_rd_data (tm_cpu2_spr_rd_data[63:0]), + .tm_cpu3_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cpu3_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tm_cpu3_event_sev (tm_cpu3_event_sev), + .tm_cpu3_spr_rd_data (tm_cpu3_spr_rd_data[63:0]), + .tm_tval_cpu0_spr_rd_data (tm_tval_cpu0_spr_rd_data[63:0]), + .tm_tval_cpu1_spr_rd_data (tm_tval_cpu1_spr_rd_data[63:0]), + .tm_tval_cpu2_spr_rd_data (tm_tval_cpu2_spr_rd_data[63:0]), + .tm_tval_cpu3_spr_rd_data (tm_tval_cpu3_spr_rd_data[63:0]), + + // inputs + .CNTCLKEN (CNTCLKEN), + .CNTVALUEB (CNTVALUEB[63:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .ck_areset_l2 (ck_areset_l2), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .eventi_sev (eventi_sev), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable) + ); // utm + + maia_l2_logic_feq28_s ul2_logic( // outputs + .ARREADYS (ARREADYS), + .AWREADYS (AWREADYS), + .BIDS (BIDS[4:0]), + .BRESPS (BRESPS[1:0]), + .BVALIDS (BVALIDS), + .L2FLUSHDONE (L2FLUSHDONE), + .L2QACCEPTn (L2QACCEPTn), + .L2QACTIVE (L2QACTIVE), + .L2QDENY (L2QDENY), + .RDATAS (RDATAS[127:0]), + .REQMEMATTR (REQMEMATTR[7:0]), + .RIDS (RIDS[4:0]), + .RLASTS (RLASTS), + .RRESPS (RRESPS[1:0]), + .RVALIDS (RVALIDS), + .RXDATLCRDV (RXDATLCRDV), + .RXLINKACTIVEACK (RXLINKACTIVEACK), + .RXRSPLCRDV (RXRSPLCRDV), + .RXSNPLCRDV (RXSNPLCRDV), + .TXDATFLIT (TXDATFLIT[193:0]), + .TXDATFLITPEND (TXDATFLITPEND), + .TXDATFLITV (TXDATFLITV), + .TXLINKACTIVEREQ (TXLINKACTIVEREQ), + .TXREQFLIT (TXREQFLIT[99:0]), + .TXREQFLITPEND (TXREQFLITPEND), + .TXREQFLITV (TXREQFLITV), + .TXRSPFLIT (TXRSPFLIT[44:0]), + .TXRSPFLITPEND (TXRSPFLITPEND), + .TXRSPFLITV (TXRSPFLITV), + .TXSACTIVE (TXSACTIVE), + .WREADYS (WREADYS), + .ck_areset_l2 (ck_areset_l2), + .ck_l2_logic_clk_en (ck_l2_logic_clk_en), + .ck_l2_tbnk0_clk_en (ck_l2_tbnk0_clk_en), + .ck_l2_tbnk1_clk_en (ck_l2_tbnk1_clk_en), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu0_barrier_done (l2_cpu0_barrier_done), + .l2_cpu0_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu0_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu0_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu0_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu0_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu0_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu0_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu0_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu0_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu0_ddbl_ecc_err_r3 (l2_cpu0_ddbl_ecc_err_r3), + .l2_cpu0_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu0_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu0_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu0_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu0_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu0_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu0_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu0_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu0_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu0_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu0_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu0_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu0_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu0_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu0_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu0_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu0_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu0_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu0_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu0_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu0_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu0_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu0_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu0_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu0_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu0_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu0_idbl_ecc_err_r3 (l2_cpu0_idbl_ecc_err_r3), + .l2_cpu0_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu0_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu0_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu0_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu0_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu0_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu0_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu0_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu0_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu0_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu0_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu0_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu0_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu0_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu0_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu0_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu0_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu0_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu0_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu0_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu0_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu0_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu0_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu0_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu0_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu0_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu0_rd_arb (l2_cpu0_rd_arb), + .l2_cpu0_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu0_rexfail (l2_cpu0_rexfail), + .l2_cpu0_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu0_rvalid (l2_cpu0_rvalid), + .l2_cpu0_snp_active (l2_cpu0_snp_active), + .l2_cpu0_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu0_spec_valid (l2_cpu0_spec_valid), + .l2_cpu0_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu0_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu0_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu0_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu0_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu0_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu0_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu0_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu0_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu0_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu0_wr_arb (l2_cpu0_wr_arb), + .l2_cpu0_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu0_wr_decerr_q (l2_cpu0_wr_decerr_q), + .l2_cpu0_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu0_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu0_wr_slverr_q (l2_cpu0_wr_slverr_q), + .l2_cpu0_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu0_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_cpu1_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu1_barrier_done (l2_cpu1_barrier_done), + .l2_cpu1_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu1_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu1_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu1_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu1_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu1_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu1_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu1_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu1_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu1_ddbl_ecc_err_r3 (l2_cpu1_ddbl_ecc_err_r3), + .l2_cpu1_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu1_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu1_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu1_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu1_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu1_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu1_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu1_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu1_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu1_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu1_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu1_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu1_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu1_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu1_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu1_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu1_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu1_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu1_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu1_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu1_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu1_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu1_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu1_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu1_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu1_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu1_idbl_ecc_err_r3 (l2_cpu1_idbl_ecc_err_r3), + .l2_cpu1_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu1_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu1_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu1_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu1_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu1_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu1_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu1_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu1_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu1_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu1_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu1_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu1_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu1_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu1_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu1_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu1_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu1_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu1_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu1_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu1_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu1_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu1_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu1_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu1_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu1_rd_arb (l2_cpu1_rd_arb), + .l2_cpu1_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu1_rexfail (l2_cpu1_rexfail), + .l2_cpu1_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu1_rvalid (l2_cpu1_rvalid), + .l2_cpu1_snp_active (l2_cpu1_snp_active), + .l2_cpu1_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu1_spec_valid (l2_cpu1_spec_valid), + .l2_cpu1_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu1_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu1_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu1_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu1_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu1_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu1_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu1_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu1_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu1_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu1_wr_arb (l2_cpu1_wr_arb), + .l2_cpu1_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu1_wr_decerr_q (l2_cpu1_wr_decerr_q), + .l2_cpu1_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu1_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu1_wr_slverr_q (l2_cpu1_wr_slverr_q), + .l2_cpu1_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu1_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_cpu2_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu2_barrier_done (l2_cpu2_barrier_done), + .l2_cpu2_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu2_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu2_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu2_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu2_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu2_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu2_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu2_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu2_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu2_ddbl_ecc_err_r3 (l2_cpu2_ddbl_ecc_err_r3), + .l2_cpu2_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu2_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu2_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu2_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu2_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu2_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu2_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu2_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu2_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu2_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu2_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu2_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu2_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu2_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu2_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu2_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu2_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu2_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu2_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu2_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu2_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu2_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu2_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu2_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu2_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu2_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu2_idbl_ecc_err_r3 (l2_cpu2_idbl_ecc_err_r3), + .l2_cpu2_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu2_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu2_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu2_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu2_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu2_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu2_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu2_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu2_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu2_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu2_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu2_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu2_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu2_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu2_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu2_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu2_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu2_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu2_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu2_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu2_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu2_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu2_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu2_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu2_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu2_rd_arb (l2_cpu2_rd_arb), + .l2_cpu2_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu2_rexfail (l2_cpu2_rexfail), + .l2_cpu2_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu2_rvalid (l2_cpu2_rvalid), + .l2_cpu2_snp_active (l2_cpu2_snp_active), + .l2_cpu2_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu2_spec_valid (l2_cpu2_spec_valid), + .l2_cpu2_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu2_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu2_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu2_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu2_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu2_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu2_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu2_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu2_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu2_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu2_wr_arb (l2_cpu2_wr_arb), + .l2_cpu2_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu2_wr_decerr_q (l2_cpu2_wr_decerr_q), + .l2_cpu2_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu2_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu2_wr_slverr_q (l2_cpu2_wr_slverr_q), + .l2_cpu2_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu2_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_cpu3_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu3_barrier_done (l2_cpu3_barrier_done), + .l2_cpu3_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu3_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu3_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu3_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu3_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu3_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu3_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu3_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu3_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu3_ddbl_ecc_err_r3 (l2_cpu3_ddbl_ecc_err_r3), + .l2_cpu3_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu3_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu3_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu3_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu3_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu3_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu3_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu3_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu3_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu3_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu3_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu3_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu3_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu3_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu3_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu3_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu3_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu3_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu3_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu3_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu3_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu3_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu3_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu3_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu3_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu3_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu3_idbl_ecc_err_r3 (l2_cpu3_idbl_ecc_err_r3), + .l2_cpu3_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu3_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu3_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu3_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu3_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu3_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu3_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu3_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu3_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu3_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu3_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu3_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu3_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu3_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu3_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu3_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu3_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu3_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu3_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu3_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu3_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu3_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu3_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu3_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu3_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu3_rd_arb (l2_cpu3_rd_arb), + .l2_cpu3_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu3_rexfail (l2_cpu3_rexfail), + .l2_cpu3_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu3_rvalid (l2_cpu3_rvalid), + .l2_cpu3_snp_active (l2_cpu3_snp_active), + .l2_cpu3_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu3_spec_valid (l2_cpu3_spec_valid), + .l2_cpu3_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu3_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu3_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu3_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu3_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu3_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu3_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu3_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu3_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu3_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu3_wr_arb (l2_cpu3_wr_arb), + .l2_cpu3_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu3_wr_decerr_q (l2_cpu3_wr_decerr_q), + .l2_cpu3_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu3_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu3_wr_slverr_q (l2_cpu3_wr_slverr_q), + .l2_cpu3_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu3_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_idle (l2_idle), + .l2_mbist1_en_b1 (l2_mbist1_en_b1[`MAIA_CN:0]), + .l2_mbist2_tbnk0_snp0_outdata_b2 (l2_mbist2_tbnk0_snp0_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp0_outdata_vld_b2 (l2_mbist2_tbnk0_snp0_outdata_vld_b2), + .l2_mbist2_tbnk0_snp1_outdata_b2 (l2_mbist2_tbnk0_snp1_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp1_outdata_vld_b2 (l2_mbist2_tbnk0_snp1_outdata_vld_b2), + .l2_mbist2_tbnk0_snp2_outdata_b2 (l2_mbist2_tbnk0_snp2_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp2_outdata_vld_b2 (l2_mbist2_tbnk0_snp2_outdata_vld_b2), + .l2_mbist2_tbnk0_snp3_outdata_b2 (l2_mbist2_tbnk0_snp3_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp3_outdata_vld_b2 (l2_mbist2_tbnk0_snp3_outdata_vld_b2), + .l2_mbist2_tbnk1_snp0_outdata_b2 (l2_mbist2_tbnk1_snp0_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp0_outdata_vld_b2 (l2_mbist2_tbnk1_snp0_outdata_vld_b2), + .l2_mbist2_tbnk1_snp1_outdata_b2 (l2_mbist2_tbnk1_snp1_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp1_outdata_vld_b2 (l2_mbist2_tbnk1_snp1_outdata_vld_b2), + .l2_mbist2_tbnk1_snp2_outdata_b2 (l2_mbist2_tbnk1_snp2_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp2_outdata_vld_b2 (l2_mbist2_tbnk1_snp2_outdata_vld_b2), + .l2_mbist2_tbnk1_snp3_outdata_b2 (l2_mbist2_tbnk1_snp3_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp3_outdata_vld_b2 (l2_mbist2_tbnk1_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_p_addr (l2_p_addr[13:0]), + .l2_p_cpu (l2_p_cpu[1:0]), + .l2_p_nsecure (l2_p_nsecure), + .l2_p_sel (l2_p_sel[2:0]), + .l2_p_wdata (l2_p_wdata[31:0]), + .l2_p_write (l2_p_write), + .l2_reset3 (l2_reset3), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_sky_link_stopped (l2_sky_link_stopped), + .l2_tbnk0_addr_l1 (l2_tbnk0_addr_l1[44:0]), + .l2_tbnk0_asq_cmp_evict_l3_q (l2_tbnk0_asq_cmp_evict_l3_q), + .l2_tbnk0_asq_full_flsh (l2_tbnk0_asq_full_flsh), + .l2_tbnk0_asq_nc_so_dev_limit (l2_tbnk0_asq_nc_so_dev_limit), + .l2_tbnk0_cache_attr_l1 (l2_tbnk0_cache_attr_l1[2:0]), + .l2_tbnk0_cfg_ecc_en (l2_tbnk0_cfg_ecc_en), + .l2_tbnk0_cpu0_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu0_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu0_peq_full_q (l2_tbnk0_cpu0_peq_full_q), + .l2_tbnk0_cpu0_peq_hit_q (l2_tbnk0_cpu0_peq_hit_q), + .l2_tbnk0_cpu0_peq_self_evict_l3_q (l2_tbnk0_cpu0_peq_self_evict_l3_q), + .l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu0_snp_hit_e_l3 (l2_tbnk0_cpu0_snp_hit_e_l3), + .l2_tbnk0_cpu0_snp_hit_s_l3 (l2_tbnk0_cpu0_snp_hit_s_l3), + .l2_tbnk0_cpu0_snp_setway_addr_l3 (l2_tbnk0_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu0_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu0_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu1_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu1_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu1_peq_full_q (l2_tbnk0_cpu1_peq_full_q), + .l2_tbnk0_cpu1_peq_hit_q (l2_tbnk0_cpu1_peq_hit_q), + .l2_tbnk0_cpu1_peq_self_evict_l3_q (l2_tbnk0_cpu1_peq_self_evict_l3_q), + .l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu1_snp_hit_e_l3 (l2_tbnk0_cpu1_snp_hit_e_l3), + .l2_tbnk0_cpu1_snp_hit_s_l3 (l2_tbnk0_cpu1_snp_hit_s_l3), + .l2_tbnk0_cpu1_snp_setway_addr_l3 (l2_tbnk0_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu1_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu1_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu2_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu2_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu2_peq_full_q (l2_tbnk0_cpu2_peq_full_q), + .l2_tbnk0_cpu2_peq_hit_q (l2_tbnk0_cpu2_peq_hit_q), + .l2_tbnk0_cpu2_peq_self_evict_l3_q (l2_tbnk0_cpu2_peq_self_evict_l3_q), + .l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu2_snp_hit_e_l3 (l2_tbnk0_cpu2_snp_hit_e_l3), + .l2_tbnk0_cpu2_snp_hit_s_l3 (l2_tbnk0_cpu2_snp_hit_s_l3), + .l2_tbnk0_cpu2_snp_setway_addr_l3 (l2_tbnk0_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu2_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu2_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu3_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu3_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu3_peq_full_q (l2_tbnk0_cpu3_peq_full_q), + .l2_tbnk0_cpu3_peq_hit_q (l2_tbnk0_cpu3_peq_hit_q), + .l2_tbnk0_cpu3_peq_self_evict_l3_q (l2_tbnk0_cpu3_peq_self_evict_l3_q), + .l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu3_snp_hit_e_l3 (l2_tbnk0_cpu3_snp_hit_e_l3), + .l2_tbnk0_cpu3_snp_hit_s_l3 (l2_tbnk0_cpu3_snp_hit_s_l3), + .l2_tbnk0_cpu3_snp_setway_addr_l3 (l2_tbnk0_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu3_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu3_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_dirty_l1 (l2_tbnk0_dirty_l1), + .l2_tbnk0_dis_ns_dbg_arr_acc_x2 (l2_tbnk0_dis_ns_dbg_arr_acc_x2), + .l2_tbnk0_excl_l1 (l2_tbnk0_excl_l1), + .l2_tbnk0_feq_alloc_failed_l4 (l2_tbnk0_feq_alloc_failed_l4), + .l2_tbnk0_feq_axi_wr_vld_not_popped (l2_tbnk0_feq_axi_wr_vld_not_popped), + .l2_tbnk0_feq_frc_incl_l3a (l2_tbnk0_feq_frc_incl_l3a[15:0]), + .l2_tbnk0_feq_kill_l3 (l2_tbnk0_feq_kill_l3), + .l2_tbnk0_feq_last_id_q (l2_tbnk0_feq_last_id_q[4:0]), + .l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk0_feq_tbnk_id_update_or_l3 (l2_tbnk0_feq_tbnk_id_update_or_l3), + .l2_tbnk0_id_l1 (l2_tbnk0_id_l1[9:0]), + .l2_tbnk0_init_req_l1 (l2_tbnk0_init_req_l1), + .l2_tbnk0_kill_l2 (l2_tbnk0_kill_l2), + .l2_tbnk0_l2bb_fake_wr_l1 (l2_tbnk0_l2bb_fake_wr_l1), + .l2_tbnk0_l2bb_wr_l1 (l2_tbnk0_l2bb_wr_l1), + .l2_tbnk0_last_qw_l1 (l2_tbnk0_last_qw_l1), + .l2_tbnk0_lock_l1 (l2_tbnk0_lock_l1[2:0]), + .l2_tbnk0_page_attr_l1 (l2_tbnk0_page_attr_l1[9:0]), + .l2_tbnk0_partial_dw_wr_l1 (l2_tbnk0_partial_dw_wr_l1), + .l2_tbnk0_pf_hazard_l3 (l2_tbnk0_pf_hazard_l3), + .l2_tbnk0_prfm_l1 (l2_tbnk0_prfm_l1), + .l2_tbnk0_prot_l1 (l2_tbnk0_prot_l1[3:0]), + .l2_tbnk0_qw_cnt_l1 (l2_tbnk0_qw_cnt_l1[1:0]), + .l2_tbnk0_rd_fail_hazchk_feq_l3 (l2_tbnk0_rd_fail_hazchk_feq_l3), + .l2_tbnk0_rwvic_axi_read_err_l1 (l2_tbnk0_rwvic_axi_read_err_l1), + .l2_tbnk0_rwvic_ccb_ls_xfer_l1 (l2_tbnk0_rwvic_ccb_ls_xfer_l1), + .l2_tbnk0_rwvic_ccb_way_l1 (l2_tbnk0_rwvic_ccb_way_l1[3:0]), + .l2_tbnk0_rwvic_cmo_clean_l1 (l2_tbnk0_rwvic_cmo_clean_l1), + .l2_tbnk0_rwvic_cmo_inv_l1 (l2_tbnk0_rwvic_cmo_inv_l1), + .l2_tbnk0_rwvic_cmo_pou_l1 (l2_tbnk0_rwvic_cmo_pou_l1), + .l2_tbnk0_rwvic_cmo_setway_l1 (l2_tbnk0_rwvic_cmo_setway_l1), + .l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk0_rwvic_cpu_fb_id_l1 (l2_tbnk0_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk0_rwvic_cpu_id_dcd_l1 (l2_tbnk0_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk0_rwvic_feq_cmp_l3_q (l2_tbnk0_rwvic_feq_cmp_l3_q), + .l2_tbnk0_rwvic_frc_l2hit_fwd_l1 (l2_tbnk0_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk0_rwvic_l2hit_e_l1 (l2_tbnk0_rwvic_l2hit_e_l1), + .l2_tbnk0_rwvic_mesi_sh_l1 (l2_tbnk0_rwvic_mesi_sh_l1), + .l2_tbnk0_rwvic_owner_l1 (l2_tbnk0_rwvic_owner_l1[2:0]), + .l2_tbnk0_rwvic_snp_clr_dirty_l1 (l2_tbnk0_rwvic_snp_clr_dirty_l1), + .l2_tbnk0_rwvic_snp_inv_l1 (l2_tbnk0_rwvic_snp_inv_l1), + .l2_tbnk0_rwvic_snp_l1 (l2_tbnk0_rwvic_snp_l1), + .l2_tbnk0_rwvic_type_l1 (l2_tbnk0_rwvic_type_l1[3:0]), + .l2_tbnk0_rwvic_wa_l1 (l2_tbnk0_rwvic_wa_l1), + .l2_tbnk0_sel_l1 (l2_tbnk0_sel_l1[13:0]), + .l2_tbnk0_size_l1 (l2_tbnk0_size_l1[2:0]), + .l2_tbnk0_snp_byp_peq_haz_pending_q (l2_tbnk0_snp_byp_peq_haz_pending_q), + .l2_tbnk0_snp_dvm_cmpl_l1 (l2_tbnk0_snp_dvm_cmpl_l1), + .l2_tbnk0_snp_hit_feq_evict_l4_dly (l2_tbnk0_snp_hit_feq_evict_l4_dly), + .l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk0_sync_l1 (l2_tbnk0_sync_l1), + .l2_tbnk0_type_l1 (l2_tbnk0_type_l1[6:0]), + .l2_tbnk0_ulen_l1 (l2_tbnk0_ulen_l1[1:0]), + .l2_tbnk0_way_l1 (l2_tbnk0_way_l1), + .l2_tbnk0_wr_data_l3a_q (l2_tbnk0_wr_data_l3a_q[127:0]), + .l2_tbnk0_wr_err_l1 (l2_tbnk0_wr_err_l1), + .l2_tbnk0_wr_fail_feq_full_l3 (l2_tbnk0_wr_fail_feq_full_l3), + .l2_tbnk0_wr_fail_hazchk_feq_l3 (l2_tbnk0_wr_fail_hazchk_feq_l3), + .l2_tbnk0_wr_non_crit_id_l1 (l2_tbnk0_wr_non_crit_id_l1[11:0]), + .l2_tbnk0_wr_strb_mask_l3a_q (l2_tbnk0_wr_strb_mask_l3a_q[15:0]), + .l2_tbnk1_addr_l1 (l2_tbnk1_addr_l1[44:0]), + .l2_tbnk1_asq_cmp_evict_l3_q (l2_tbnk1_asq_cmp_evict_l3_q), + .l2_tbnk1_asq_full_flsh (l2_tbnk1_asq_full_flsh), + .l2_tbnk1_asq_nc_so_dev_limit (l2_tbnk1_asq_nc_so_dev_limit), + .l2_tbnk1_cache_attr_l1 (l2_tbnk1_cache_attr_l1[2:0]), + .l2_tbnk1_cfg_ecc_en (l2_tbnk1_cfg_ecc_en), + .l2_tbnk1_cpu0_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu0_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu0_peq_full_q (l2_tbnk1_cpu0_peq_full_q), + .l2_tbnk1_cpu0_peq_hit_q (l2_tbnk1_cpu0_peq_hit_q), + .l2_tbnk1_cpu0_peq_self_evict_l3_q (l2_tbnk1_cpu0_peq_self_evict_l3_q), + .l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu0_snp_hit_e_l3 (l2_tbnk1_cpu0_snp_hit_e_l3), + .l2_tbnk1_cpu0_snp_hit_s_l3 (l2_tbnk1_cpu0_snp_hit_s_l3), + .l2_tbnk1_cpu0_snp_setway_addr_l3 (l2_tbnk1_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu0_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu0_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu1_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu1_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu1_peq_full_q (l2_tbnk1_cpu1_peq_full_q), + .l2_tbnk1_cpu1_peq_hit_q (l2_tbnk1_cpu1_peq_hit_q), + .l2_tbnk1_cpu1_peq_self_evict_l3_q (l2_tbnk1_cpu1_peq_self_evict_l3_q), + .l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu1_snp_hit_e_l3 (l2_tbnk1_cpu1_snp_hit_e_l3), + .l2_tbnk1_cpu1_snp_hit_s_l3 (l2_tbnk1_cpu1_snp_hit_s_l3), + .l2_tbnk1_cpu1_snp_setway_addr_l3 (l2_tbnk1_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu1_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu1_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu2_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu2_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu2_peq_full_q (l2_tbnk1_cpu2_peq_full_q), + .l2_tbnk1_cpu2_peq_hit_q (l2_tbnk1_cpu2_peq_hit_q), + .l2_tbnk1_cpu2_peq_self_evict_l3_q (l2_tbnk1_cpu2_peq_self_evict_l3_q), + .l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu2_snp_hit_e_l3 (l2_tbnk1_cpu2_snp_hit_e_l3), + .l2_tbnk1_cpu2_snp_hit_s_l3 (l2_tbnk1_cpu2_snp_hit_s_l3), + .l2_tbnk1_cpu2_snp_setway_addr_l3 (l2_tbnk1_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu2_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu2_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu3_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu3_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu3_peq_full_q (l2_tbnk1_cpu3_peq_full_q), + .l2_tbnk1_cpu3_peq_hit_q (l2_tbnk1_cpu3_peq_hit_q), + .l2_tbnk1_cpu3_peq_self_evict_l3_q (l2_tbnk1_cpu3_peq_self_evict_l3_q), + .l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu3_snp_hit_e_l3 (l2_tbnk1_cpu3_snp_hit_e_l3), + .l2_tbnk1_cpu3_snp_hit_s_l3 (l2_tbnk1_cpu3_snp_hit_s_l3), + .l2_tbnk1_cpu3_snp_setway_addr_l3 (l2_tbnk1_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu3_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu3_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_dirty_l1 (l2_tbnk1_dirty_l1), + .l2_tbnk1_dis_ns_dbg_arr_acc_x2 (l2_tbnk1_dis_ns_dbg_arr_acc_x2), + .l2_tbnk1_excl_l1 (l2_tbnk1_excl_l1), + .l2_tbnk1_feq_alloc_failed_l4 (l2_tbnk1_feq_alloc_failed_l4), + .l2_tbnk1_feq_axi_wr_vld_not_popped (l2_tbnk1_feq_axi_wr_vld_not_popped), + .l2_tbnk1_feq_frc_incl_l3a (l2_tbnk1_feq_frc_incl_l3a[15:0]), + .l2_tbnk1_feq_kill_l3 (l2_tbnk1_feq_kill_l3), + .l2_tbnk1_feq_last_id_q (l2_tbnk1_feq_last_id_q[4:0]), + .l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk1_feq_tbnk_id_update_or_l3 (l2_tbnk1_feq_tbnk_id_update_or_l3), + .l2_tbnk1_id_l1 (l2_tbnk1_id_l1[9:0]), + .l2_tbnk1_init_req_l1 (l2_tbnk1_init_req_l1), + .l2_tbnk1_kill_l2 (l2_tbnk1_kill_l2), + .l2_tbnk1_l2bb_fake_wr_l1 (l2_tbnk1_l2bb_fake_wr_l1), + .l2_tbnk1_l2bb_wr_l1 (l2_tbnk1_l2bb_wr_l1), + .l2_tbnk1_last_qw_l1 (l2_tbnk1_last_qw_l1), + .l2_tbnk1_lock_l1 (l2_tbnk1_lock_l1[2:0]), + .l2_tbnk1_page_attr_l1 (l2_tbnk1_page_attr_l1[9:0]), + .l2_tbnk1_partial_dw_wr_l1 (l2_tbnk1_partial_dw_wr_l1), + .l2_tbnk1_pf_hazard_l3 (l2_tbnk1_pf_hazard_l3), + .l2_tbnk1_prfm_l1 (l2_tbnk1_prfm_l1), + .l2_tbnk1_prot_l1 (l2_tbnk1_prot_l1[3:0]), + .l2_tbnk1_qw_cnt_l1 (l2_tbnk1_qw_cnt_l1[1:0]), + .l2_tbnk1_rd_fail_hazchk_feq_l3 (l2_tbnk1_rd_fail_hazchk_feq_l3), + .l2_tbnk1_rwvic_axi_read_err_l1 (l2_tbnk1_rwvic_axi_read_err_l1), + .l2_tbnk1_rwvic_ccb_ls_xfer_l1 (l2_tbnk1_rwvic_ccb_ls_xfer_l1), + .l2_tbnk1_rwvic_ccb_way_l1 (l2_tbnk1_rwvic_ccb_way_l1[3:0]), + .l2_tbnk1_rwvic_cmo_clean_l1 (l2_tbnk1_rwvic_cmo_clean_l1), + .l2_tbnk1_rwvic_cmo_inv_l1 (l2_tbnk1_rwvic_cmo_inv_l1), + .l2_tbnk1_rwvic_cmo_pou_l1 (l2_tbnk1_rwvic_cmo_pou_l1), + .l2_tbnk1_rwvic_cmo_setway_l1 (l2_tbnk1_rwvic_cmo_setway_l1), + .l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk1_rwvic_cpu_fb_id_l1 (l2_tbnk1_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk1_rwvic_cpu_id_dcd_l1 (l2_tbnk1_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk1_rwvic_feq_cmp_l3_q (l2_tbnk1_rwvic_feq_cmp_l3_q), + .l2_tbnk1_rwvic_frc_l2hit_fwd_l1 (l2_tbnk1_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk1_rwvic_l2hit_e_l1 (l2_tbnk1_rwvic_l2hit_e_l1), + .l2_tbnk1_rwvic_mesi_sh_l1 (l2_tbnk1_rwvic_mesi_sh_l1), + .l2_tbnk1_rwvic_owner_l1 (l2_tbnk1_rwvic_owner_l1[2:0]), + .l2_tbnk1_rwvic_snp_clr_dirty_l1 (l2_tbnk1_rwvic_snp_clr_dirty_l1), + .l2_tbnk1_rwvic_snp_inv_l1 (l2_tbnk1_rwvic_snp_inv_l1), + .l2_tbnk1_rwvic_snp_l1 (l2_tbnk1_rwvic_snp_l1), + .l2_tbnk1_rwvic_type_l1 (l2_tbnk1_rwvic_type_l1[3:0]), + .l2_tbnk1_rwvic_wa_l1 (l2_tbnk1_rwvic_wa_l1), + .l2_tbnk1_sel_l1 (l2_tbnk1_sel_l1[13:0]), + .l2_tbnk1_size_l1 (l2_tbnk1_size_l1[2:0]), + .l2_tbnk1_snp_byp_peq_haz_pending_q (l2_tbnk1_snp_byp_peq_haz_pending_q), + .l2_tbnk1_snp_dvm_cmpl_l1 (l2_tbnk1_snp_dvm_cmpl_l1), + .l2_tbnk1_snp_hit_feq_evict_l4_dly (l2_tbnk1_snp_hit_feq_evict_l4_dly), + .l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk1_sync_l1 (l2_tbnk1_sync_l1), + .l2_tbnk1_type_l1 (l2_tbnk1_type_l1[6:0]), + .l2_tbnk1_ulen_l1 (l2_tbnk1_ulen_l1[1:0]), + .l2_tbnk1_way_l1 (l2_tbnk1_way_l1), + .l2_tbnk1_wr_data_l3a_q (l2_tbnk1_wr_data_l3a_q[127:0]), + .l2_tbnk1_wr_err_l1 (l2_tbnk1_wr_err_l1), + .l2_tbnk1_wr_fail_feq_full_l3 (l2_tbnk1_wr_fail_feq_full_l3), + .l2_tbnk1_wr_fail_hazchk_feq_l3 (l2_tbnk1_wr_fail_hazchk_feq_l3), + .l2_tbnk1_wr_non_crit_id_l1 (l2_tbnk1_wr_non_crit_id_l1[11:0]), + .l2_tbnk1_wr_strb_mask_l3a_q (l2_tbnk1_wr_strb_mask_l3a_q[15:0]), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .nEXTERRIRQ (nEXTERRIRQ), + .nINTERRIRQ (nINTERRIRQ), + + // inputs + .ACLKENS (ACLKENS), + .ARADDRS (ARADDRS[43:0]), + .ARCACHES (ARCACHES[3:0]), + .ARIDS (ARIDS[4:0]), + .ARLENS (ARLENS[7:0]), + .ARPROTS (ARPROTS[2:0]), + .ARUSERS (ARUSERS[1:0]), + .ARVALIDS (ARVALIDS), + .AWADDRS (AWADDRS[43:0]), + .AWCACHES (AWCACHES[3:0]), + .AWIDS (AWIDS[4:0]), + .AWLENS (AWLENS[7:0]), + .AWPROTS (AWPROTS[2:0]), + .AWUSERS (AWUSERS[1:0]), + .AWVALIDS (AWVALIDS), + .BREADYS (BREADYS), + .BROADCASTCACHEMAINT (BROADCASTCACHEMAINT), + .BROADCASTINNER (BROADCASTINNER), + .BROADCASTOUTER (BROADCASTOUTER), + .DBGL1RSTDISABLE (DBGL1RSTDISABLE), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .L2FLUSHREQ (L2FLUSHREQ), + .L2QREQn (L2QREQn), + .L2RSTDISABLE (L2RSTDISABLE), + .MBISTREQ (MBISTREQ), + .NODEID (NODEID[6:0]), + .PERIPHBASE (PERIPHBASE[43:18]), + .RREADYS (RREADYS), + .RXDATFLIT (RXDATFLIT[193:0]), + .RXDATFLITPEND (RXDATFLITPEND), + .RXDATFLITV (RXDATFLITV), + .RXLINKACTIVEREQ (RXLINKACTIVEREQ), + .RXRSPFLIT (RXRSPFLIT[44:0]), + .RXRSPFLITPEND (RXRSPFLITPEND), + .RXRSPFLITV (RXRSPFLITV), + .RXSACTIVE (RXSACTIVE), + .RXSNPFLIT (RXSNPFLIT[64:0]), + .RXSNPFLITPEND (RXSNPFLITPEND), + .RXSNPFLITV (RXSNPFLITV), + .SAMADDRMAP0 (SAMADDRMAP0[1:0]), + .SAMADDRMAP1 (SAMADDRMAP1[1:0]), + .SAMADDRMAP10 (SAMADDRMAP10[1:0]), + .SAMADDRMAP11 (SAMADDRMAP11[1:0]), + .SAMADDRMAP12 (SAMADDRMAP12[1:0]), + .SAMADDRMAP13 (SAMADDRMAP13[1:0]), + .SAMADDRMAP14 (SAMADDRMAP14[1:0]), + .SAMADDRMAP15 (SAMADDRMAP15[1:0]), + .SAMADDRMAP16 (SAMADDRMAP16[1:0]), + .SAMADDRMAP17 (SAMADDRMAP17[1:0]), + .SAMADDRMAP18 (SAMADDRMAP18[1:0]), + .SAMADDRMAP19 (SAMADDRMAP19[1:0]), + .SAMADDRMAP2 (SAMADDRMAP2[1:0]), + .SAMADDRMAP3 (SAMADDRMAP3[1:0]), + .SAMADDRMAP4 (SAMADDRMAP4[1:0]), + .SAMADDRMAP5 (SAMADDRMAP5[1:0]), + .SAMADDRMAP6 (SAMADDRMAP6[1:0]), + .SAMADDRMAP7 (SAMADDRMAP7[1:0]), + .SAMADDRMAP8 (SAMADDRMAP8[1:0]), + .SAMADDRMAP9 (SAMADDRMAP9[1:0]), + .SAMHNF0NODEID (SAMHNF0NODEID[6:0]), + .SAMHNF1NODEID (SAMHNF1NODEID[6:0]), + .SAMHNF2NODEID (SAMHNF2NODEID[6:0]), + .SAMHNF3NODEID (SAMHNF3NODEID[6:0]), + .SAMHNF4NODEID (SAMHNF4NODEID[6:0]), + .SAMHNF5NODEID (SAMHNF5NODEID[6:0]), + .SAMHNF6NODEID (SAMHNF6NODEID[6:0]), + .SAMHNF7NODEID (SAMHNF7NODEID[6:0]), + .SAMHNFMODE (SAMHNFMODE[2:0]), + .SAMHNI0NODEID (SAMHNI0NODEID[6:0]), + .SAMHNI1NODEID (SAMHNI1NODEID[6:0]), + .SAMMNBASE (SAMMNBASE[43:24]), + .SAMMNNODEID (SAMMNNODEID[6:0]), + .SCLKEN (SCLKEN), + .SYSBARDISABLE (SYSBARDISABLE), + .TXDATLCRDV (TXDATLCRDV), + .TXLINKACTIVEACK (TXLINKACTIVEACK), + .TXREQLCRDV (TXREQLCRDV), + .TXRSPLCRDV (TXRSPLCRDV), + .WDATAS (WDATAS[127:0]), + .WLASTS (WLASTS), + .WSTRBS (WSTRBS[15:0]), + .WVALIDS (WVALIDS), + .ck_cpu0_l2_standbywfi (ck_cpu0_l2_standbywfi), + .ck_cpu0_l2_standbywfx (ck_cpu0_l2_standbywfx), + .ck_cpu1_l2_standbywfi (ck_cpu1_l2_standbywfi), + .ck_cpu1_l2_standbywfx (ck_cpu1_l2_standbywfx), + .ck_cpu2_l2_standbywfi (ck_cpu2_l2_standbywfi), + .ck_cpu2_l2_standbywfx (ck_cpu2_l2_standbywfx), + .ck_cpu3_l2_standbywfi (ck_cpu3_l2_standbywfi), + .ck_cpu3_l2_standbywfx (ck_cpu3_l2_standbywfx), + .ck_gclkfr (ck_gclkfr), + .ck_gclkl2 (ck_gclkl2), + .ck_l2_ace_inactive (ck_l2_ace_inactive), + .ck_l2_acp_inactive (ck_l2_acp_inactive), + .ck_l2_sky_link_deactivate (ck_l2_sky_link_deactivate), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ic_cpu0_l2_dsb_block (ic_cpu0_l2_dsb_block), + .ic_cpu0_spr_rd_data (ic_cpu0_spr_rd_data[63:0]), + .ic_cpu1_l2_dsb_block (ic_cpu1_l2_dsb_block), + .ic_cpu1_spr_rd_data (ic_cpu1_spr_rd_data[63:0]), + .ic_cpu2_l2_dsb_block (ic_cpu2_l2_dsb_block), + .ic_cpu2_spr_rd_data (ic_cpu2_spr_rd_data[63:0]), + .ic_cpu3_l2_dsb_block (ic_cpu3_l2_dsb_block), + .ic_cpu3_spr_rd_data (ic_cpu3_spr_rd_data[63:0]), + .ic_p_rdata (ic_p_rdata[31:0]), + .ic_p_rdata_valid (ic_p_rdata_valid), + .ic_p_ready (ic_p_ready), + .l2_cpu0_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu0_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu0_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu0_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu0_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu0_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu0_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu0_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu0_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu0_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu0_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu0_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu0_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu0_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu0_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu0_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu0_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu0_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu0_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu0_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu0_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu0_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu0_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu0_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu0_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu0_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu0_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu0_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu0_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu0_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu0_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu0_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu0_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu0_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu0_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu0_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu0_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu0_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu0_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu0_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu0_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu0_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu0_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu0_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu0_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu0_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu0_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu0_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu0_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu0_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu0_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu0_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu0_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu0_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu0_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu0_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu0_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu0_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu0_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu0_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu0_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu0_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu0_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu0_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu0_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu0_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu0_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu0_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu0_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu0_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu0_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu0_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu0_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu0_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu0_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu0_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu0_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu0_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu1_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu1_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu1_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu1_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu1_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu1_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu1_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu1_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu1_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu1_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu1_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu1_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu1_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu1_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu1_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu1_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu1_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu1_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu1_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu1_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu1_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu1_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu1_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu1_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu1_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu1_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu1_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu1_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu1_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu1_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu1_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu1_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu1_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu1_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu1_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu1_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu1_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu1_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu1_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu1_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu1_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu1_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu1_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu1_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu1_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu1_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu1_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu1_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu1_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu1_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu1_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu1_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu1_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu1_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu1_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu1_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu1_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu1_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu1_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu1_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu1_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu1_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu1_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu1_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu1_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu1_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu1_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu1_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu1_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu1_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu1_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu1_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu1_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu1_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu1_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu1_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu1_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu1_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu2_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu2_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu2_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu2_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu2_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu2_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu2_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu2_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu2_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu2_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu2_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu2_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu2_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu2_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu2_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu2_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu2_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu2_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu2_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu2_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu2_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu2_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu2_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu2_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu2_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu2_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu2_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu2_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu2_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu2_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu2_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu2_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu2_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu2_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu2_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu2_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu2_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu2_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu2_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu2_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu2_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu2_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu2_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu2_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu2_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu2_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu2_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu2_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu2_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu2_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu2_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu2_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu2_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu2_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu2_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu2_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu2_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu2_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu2_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu2_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu2_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu2_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu2_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu2_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu2_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu2_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu2_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu2_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu2_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu2_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu2_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu2_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu2_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu2_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu2_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu2_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu2_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu2_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu3_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu3_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu3_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu3_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu3_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu3_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu3_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu3_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu3_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu3_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu3_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu3_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu3_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu3_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu3_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu3_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu3_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu3_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu3_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu3_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu3_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu3_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu3_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu3_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu3_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu3_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu3_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu3_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu3_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu3_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu3_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu3_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu3_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu3_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu3_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu3_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu3_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu3_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu3_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu3_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu3_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu3_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu3_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu3_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu3_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu3_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu3_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu3_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu3_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu3_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu3_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu3_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu3_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu3_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu3_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu3_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu3_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu3_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu3_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu3_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu3_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu3_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu3_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu3_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu3_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu3_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu3_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu3_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu3_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu3_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu3_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu3_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu3_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu3_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu3_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu3_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu3_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu3_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .l2_mbist2_tbnk0_addr_b1 (l2_mbist2_tbnk0_addr_b1[16:0]), + .l2_mbist2_tbnk0_all_b1 (l2_mbist2_tbnk0_all_b1), + .l2_mbist2_tbnk0_array_b1 (l2_mbist2_tbnk0_array_b1[2:0]), + .l2_mbist2_tbnk0_be_b1 (l2_mbist2_tbnk0_be_b1[17:0]), + .l2_mbist2_tbnk0_en_b1 (l2_mbist2_tbnk0_en_b1), + .l2_mbist2_tbnk0_indata_b1 (l2_mbist2_tbnk0_indata_b1[143:0]), + .l2_mbist2_tbnk0_outdata_b3 (l2_mbist2_tbnk0_outdata_b3[143:0]), + .l2_mbist2_tbnk0_sel_b1 (l2_mbist2_tbnk0_sel_b1), + .l2_mbist2_tbnk0_snp0_sel_b1 (l2_mbist2_tbnk0_snp0_sel_b1), + .l2_mbist2_tbnk0_snp1_sel_b1 (l2_mbist2_tbnk0_snp1_sel_b1), + .l2_mbist2_tbnk0_snp2_sel_b1 (l2_mbist2_tbnk0_snp2_sel_b1), + .l2_mbist2_tbnk0_snp3_sel_b1 (l2_mbist2_tbnk0_snp3_sel_b1), + .l2_mbist2_tbnk0_wr_en_b1 (l2_mbist2_tbnk0_wr_en_b1), + .l2_mbist2_tbnk1_addr_b1 (l2_mbist2_tbnk1_addr_b1[16:0]), + .l2_mbist2_tbnk1_all_b1 (l2_mbist2_tbnk1_all_b1), + .l2_mbist2_tbnk1_array_b1 (l2_mbist2_tbnk1_array_b1[2:0]), + .l2_mbist2_tbnk1_be_b1 (l2_mbist2_tbnk1_be_b1[17:0]), + .l2_mbist2_tbnk1_en_b1 (l2_mbist2_tbnk1_en_b1), + .l2_mbist2_tbnk1_indata_b1 (l2_mbist2_tbnk1_indata_b1[143:0]), + .l2_mbist2_tbnk1_outdata_b3 (l2_mbist2_tbnk1_outdata_b3[143:0]), + .l2_mbist2_tbnk1_sel_b1 (l2_mbist2_tbnk1_sel_b1), + .l2_mbist2_tbnk1_snp0_sel_b1 (l2_mbist2_tbnk1_snp0_sel_b1), + .l2_mbist2_tbnk1_snp1_sel_b1 (l2_mbist2_tbnk1_snp1_sel_b1), + .l2_mbist2_tbnk1_snp2_sel_b1 (l2_mbist2_tbnk1_snp2_sel_b1), + .l2_mbist2_tbnk1_snp3_sel_b1 (l2_mbist2_tbnk1_snp3_sel_b1), + .l2_mbist2_tbnk1_wr_en_b1 (l2_mbist2_tbnk1_wr_en_b1), + .l2_tbnk0_addr44_l3_q (l2_tbnk0_addr44_l3_q), + .l2_tbnk0_addr_l6 (l2_tbnk0_addr_l6[5:2]), + .l2_tbnk0_all_tag_incl_active_l3 (l2_tbnk0_all_tag_incl_active_l3), + .l2_tbnk0_cmo_setway_l2_inv_incl_l4 (l2_tbnk0_cmo_setway_l2_inv_incl_l4), + .l2_tbnk0_cpu0_ccb_xfer_l4_dly2 (l2_tbnk0_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu0_hit_l4 (l2_tbnk0_cpu0_hit_l4), + .l2_tbnk0_cpu0_l2_inv_l4_dly2 (l2_tbnk0_cpu0_l2_inv_l4_dly2), + .l2_tbnk0_cpu0_l2hit_e_l4 (l2_tbnk0_cpu0_l2hit_e_l4), + .l2_tbnk0_cpu0_l2hit_s_l4 (l2_tbnk0_cpu0_l2hit_s_l4), + .l2_tbnk0_cpu0_rd_access_l4_dly (l2_tbnk0_cpu0_rd_access_l4_dly), + .l2_tbnk0_cpu0_self_evict_l4_dly_q (l2_tbnk0_cpu0_self_evict_l4_dly_q), + .l2_tbnk0_cpu0_single_ecc_err_l7_q (l2_tbnk0_cpu0_single_ecc_err_l7_q), + .l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu0_vld_nxt_l5 (l2_tbnk0_cpu0_vld_nxt_l5), + .l2_tbnk0_cpu0_wr_access_l4_dly (l2_tbnk0_cpu0_wr_access_l4_dly), + .l2_tbnk0_cpu1_ccb_xfer_l4_dly2 (l2_tbnk0_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu1_hit_l4 (l2_tbnk0_cpu1_hit_l4), + .l2_tbnk0_cpu1_l2_inv_l4_dly2 (l2_tbnk0_cpu1_l2_inv_l4_dly2), + .l2_tbnk0_cpu1_l2hit_e_l4 (l2_tbnk0_cpu1_l2hit_e_l4), + .l2_tbnk0_cpu1_l2hit_s_l4 (l2_tbnk0_cpu1_l2hit_s_l4), + .l2_tbnk0_cpu1_rd_access_l4_dly (l2_tbnk0_cpu1_rd_access_l4_dly), + .l2_tbnk0_cpu1_self_evict_l4_dly_q (l2_tbnk0_cpu1_self_evict_l4_dly_q), + .l2_tbnk0_cpu1_single_ecc_err_l7_q (l2_tbnk0_cpu1_single_ecc_err_l7_q), + .l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu1_vld_nxt_l5 (l2_tbnk0_cpu1_vld_nxt_l5), + .l2_tbnk0_cpu1_wr_access_l4_dly (l2_tbnk0_cpu1_wr_access_l4_dly), + .l2_tbnk0_cpu2_ccb_xfer_l4_dly2 (l2_tbnk0_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu2_hit_l4 (l2_tbnk0_cpu2_hit_l4), + .l2_tbnk0_cpu2_l2_inv_l4_dly2 (l2_tbnk0_cpu2_l2_inv_l4_dly2), + .l2_tbnk0_cpu2_l2hit_e_l4 (l2_tbnk0_cpu2_l2hit_e_l4), + .l2_tbnk0_cpu2_l2hit_s_l4 (l2_tbnk0_cpu2_l2hit_s_l4), + .l2_tbnk0_cpu2_rd_access_l4_dly (l2_tbnk0_cpu2_rd_access_l4_dly), + .l2_tbnk0_cpu2_self_evict_l4_dly_q (l2_tbnk0_cpu2_self_evict_l4_dly_q), + .l2_tbnk0_cpu2_single_ecc_err_l7_q (l2_tbnk0_cpu2_single_ecc_err_l7_q), + .l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu2_vld_nxt_l5 (l2_tbnk0_cpu2_vld_nxt_l5), + .l2_tbnk0_cpu2_wr_access_l4_dly (l2_tbnk0_cpu2_wr_access_l4_dly), + .l2_tbnk0_cpu3_ccb_xfer_l4_dly2 (l2_tbnk0_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu3_hit_l4 (l2_tbnk0_cpu3_hit_l4), + .l2_tbnk0_cpu3_l2_inv_l4_dly2 (l2_tbnk0_cpu3_l2_inv_l4_dly2), + .l2_tbnk0_cpu3_l2hit_e_l4 (l2_tbnk0_cpu3_l2hit_e_l4), + .l2_tbnk0_cpu3_l2hit_s_l4 (l2_tbnk0_cpu3_l2hit_s_l4), + .l2_tbnk0_cpu3_rd_access_l4_dly (l2_tbnk0_cpu3_rd_access_l4_dly), + .l2_tbnk0_cpu3_self_evict_l4_dly_q (l2_tbnk0_cpu3_self_evict_l4_dly_q), + .l2_tbnk0_cpu3_single_ecc_err_l7_q (l2_tbnk0_cpu3_single_ecc_err_l7_q), + .l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu3_vld_nxt_l5 (l2_tbnk0_cpu3_vld_nxt_l5), + .l2_tbnk0_cpu3_wr_access_l4_dly (l2_tbnk0_cpu3_wr_access_l4_dly), + .l2_tbnk0_cpu_rvalid_init_nxt_l5 (l2_tbnk0_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk0_cpu_rvalid_nxt_l5 (l2_tbnk0_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk0_cpu_snp_hit_e_l4_q (l2_tbnk0_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk0_crit_qw_nxt_l5 (l2_tbnk0_crit_qw_nxt_l5), + .l2_tbnk0_data_corrected_l7_q (l2_tbnk0_data_corrected_l7_q[143:0]), + .l2_tbnk0_data_l6 (l2_tbnk0_data_l6[127:0]), + .l2_tbnk0_dbg_ram_acc_l5a (l2_tbnk0_dbg_ram_acc_l5a), + .l2_tbnk0_dbg_ram_acc_unit_nxt (l2_tbnk0_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk0_dbg_ram_id_nxt_l5 (l2_tbnk0_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk0_dirty_l3_q (l2_tbnk0_dirty_l3_q), + .l2_tbnk0_double_ecc_err_l7_q (l2_tbnk0_double_ecc_err_l7_q), + .l2_tbnk0_early_rvalid_l4_q (l2_tbnk0_early_rvalid_l4_q), + .l2_tbnk0_ecc_fixup_blk_arb (l2_tbnk0_ecc_fixup_blk_arb), + .l2_tbnk0_ecc_fixup_inprog_dly_q (l2_tbnk0_ecc_fixup_inprog_dly_q), + .l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk0_ecc_syndrome_reg_q (l2_tbnk0_ecc_syndrome_reg_q[31:0]), + .l2_tbnk0_evict_special_hazard_l3_q (l2_tbnk0_evict_special_hazard_l3_q), + .l2_tbnk0_evict_special_hazard_rwvic_l3_q (l2_tbnk0_evict_special_hazard_rwvic_l3_q), + .l2_tbnk0_excl_l4_q (l2_tbnk0_excl_l4_q), + .l2_tbnk0_feq_addr_upd (l2_tbnk0_feq_addr_upd[44:6]), + .l2_tbnk0_feq_clr_l4 (l2_tbnk0_feq_clr_l4), + .l2_tbnk0_full_miss_l4_q (l2_tbnk0_full_miss_l4_q), + .l2_tbnk0_hit_l4 (l2_tbnk0_hit_l4), + .l2_tbnk0_hit_l7_q (l2_tbnk0_hit_l7_q), + .l2_tbnk0_hit_way_l4_q (l2_tbnk0_hit_way_l4_q[3:0]), + .l2_tbnk0_id_l6_q (l2_tbnk0_id_l6_q[9:0]), + .l2_tbnk0_id_nxt_l5 (l2_tbnk0_id_nxt_l5[9:0]), + .l2_tbnk0_idle (l2_tbnk0_idle), + .l2_tbnk0_l2hit_e_l4 (l2_tbnk0_l2hit_e_l4), + .l2_tbnk0_l2hit_s_l4 (l2_tbnk0_l2hit_s_l4), + .l2_tbnk0_l2v_s_q (l2_tbnk0_l2v_s_q), + .l2_tbnk0_l2v_vld_q (l2_tbnk0_l2v_vld_q), + .l2_tbnk0_last_qw_l6_q (l2_tbnk0_last_qw_l6_q), + .l2_tbnk0_last_qw_nxt_l5 (l2_tbnk0_last_qw_nxt_l5), + .l2_tbnk0_lock_l4 (l2_tbnk0_lock_l4[2:0]), + .l2_tbnk0_merrsr_data (l2_tbnk0_merrsr_data[32:0]), + .l2_tbnk0_pf_cnt_dec_l4_dly (l2_tbnk0_pf_cnt_dec_l4_dly), + .l2_tbnk0_pf_req_sel_for_fwd_l4 (l2_tbnk0_pf_req_sel_for_fwd_l4), + .l2_tbnk0_prfm_nxt_l5 (l2_tbnk0_prfm_nxt_l5), + .l2_tbnk0_prot_l4_q (l2_tbnk0_prot_l4_q[3:0]), + .l2_tbnk0_qw_cnt_l3_q (l2_tbnk0_qw_cnt_l3_q[1:0]), + .l2_tbnk0_raw_hit_l4_q (l2_tbnk0_raw_hit_l4_q), + .l2_tbnk0_rbufid_nxt_l5 (l2_tbnk0_rbufid_nxt_l5[2:0]), + .l2_tbnk0_rd_en_nxt_l5 (l2_tbnk0_rd_en_nxt_l5), + .l2_tbnk0_rwvic_axi_read_err_l3_q (l2_tbnk0_rwvic_axi_read_err_l3_q), + .l2_tbnk0_rwvic_ccb_dirty_l6_q (l2_tbnk0_rwvic_ccb_dirty_l6_q), + .l2_tbnk0_rwvic_ccb_ls_xfer_l3_q (l2_tbnk0_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk0_rwvic_ccb_ls_xfer_l6_q (l2_tbnk0_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk0_rwvic_cmo_inv_l7_q (l2_tbnk0_rwvic_cmo_inv_l7_q), + .l2_tbnk0_rwvic_cmo_l7_q (l2_tbnk0_rwvic_cmo_l7_q), + .l2_tbnk0_rwvic_cmo_pou_l6_q (l2_tbnk0_rwvic_cmo_pou_l6_q), + .l2_tbnk0_rwvic_cmo_setway_ls_l6_q (l2_tbnk0_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk0_rwvic_ddi_l6_q (l2_tbnk0_rwvic_ddi_l6_q), + .l2_tbnk0_rwvic_l2hit_e_l3_q (l2_tbnk0_rwvic_l2hit_e_l3_q), + .l2_tbnk0_rwvic_l2hit_e_l7_q (l2_tbnk0_rwvic_l2hit_e_l7_q), + .l2_tbnk0_rwvic_l2v_dirty_l7_q (l2_tbnk0_rwvic_l2v_dirty_l7_q), + .l2_tbnk0_rwvic_l2v_page_attr_l7_q (l2_tbnk0_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk0_rwvic_l2v_vld_l6_q (l2_tbnk0_rwvic_l2v_vld_l6_q), + .l2_tbnk0_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk0_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk0_rwvic_owner_l7_q (l2_tbnk0_rwvic_owner_l7_q[2:0]), + .l2_tbnk0_rwvic_rd_type_l6_q (l2_tbnk0_rwvic_rd_type_l6_q), + .l2_tbnk0_rwvic_snp_l3_q (l2_tbnk0_rwvic_snp_l3_q), + .l2_tbnk0_rwvic_snp_l6_q (l2_tbnk0_rwvic_snp_l6_q), + .l2_tbnk0_rwvic_tag_wr_l0 (l2_tbnk0_rwvic_tag_wr_l0), + .l2_tbnk0_rwvic_wa_l6_q (l2_tbnk0_rwvic_wa_l6_q), + .l2_tbnk0_size_l4_q (l2_tbnk0_size_l4_q[2:0]), + .l2_tbnk0_snp_hit_e_l4_q (l2_tbnk0_snp_hit_e_l4_q), + .l2_tbnk0_snp_hit_s_l4_q (l2_tbnk0_snp_hit_s_l4_q), + .l2_tbnk0_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk0_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk0_snp_tag_wr_l2_hit_state_l1 (l2_tbnk0_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk0_snp_tag_wr_l2_hit_way_l1 (l2_tbnk0_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk0_special_evict_hazard_l3 (l2_tbnk0_special_evict_hazard_l3), + .l2_tbnk0_special_hazard_l3_q (l2_tbnk0_special_hazard_l3_q), + .l2_tbnk0_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk0_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk0_tag_ecc_err_cpu0_l4 (l2_tbnk0_tag_ecc_err_cpu0_l4), + .l2_tbnk0_tag_ecc_err_cpu1_l4 (l2_tbnk0_tag_ecc_err_cpu1_l4), + .l2_tbnk0_tag_ecc_err_cpu2_l4 (l2_tbnk0_tag_ecc_err_cpu2_l4), + .l2_tbnk0_tag_ecc_err_cpu3_l4 (l2_tbnk0_tag_ecc_err_cpu3_l4), + .l2_tbnk0_tag_ecc_err_l4 (l2_tbnk0_tag_ecc_err_l4), + .l2_tbnk0_ulen_l4_q (l2_tbnk0_ulen_l4_q[1:0]), + .l2_tbnk0_vld_init_l6_q (l2_tbnk0_vld_init_l6_q), + .l2_tbnk0_vld_l6_q (l2_tbnk0_vld_l6_q), + .l2_tbnk0_way_l4_q (l2_tbnk0_way_l4_q), + .l2_tbnk0_way_nxt_l3a (l2_tbnk0_way_nxt_l3a), + .l2_tbnk0_wr_data_l3 (l2_tbnk0_wr_data_l3[143:0]), + .l2_tbnk0_wr_data_l4_en (l2_tbnk0_wr_data_l4_en), + .l2_tbnk0_wr_non_crit_id_l4_q (l2_tbnk0_wr_non_crit_id_l4_q[11:0]), + .l2_tbnk1_addr44_l3_q (l2_tbnk1_addr44_l3_q), + .l2_tbnk1_addr_l6 (l2_tbnk1_addr_l6[5:2]), + .l2_tbnk1_all_tag_incl_active_l3 (l2_tbnk1_all_tag_incl_active_l3), + .l2_tbnk1_cmo_setway_l2_inv_incl_l4 (l2_tbnk1_cmo_setway_l2_inv_incl_l4), + .l2_tbnk1_cpu0_ccb_xfer_l4_dly2 (l2_tbnk1_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu0_hit_l4 (l2_tbnk1_cpu0_hit_l4), + .l2_tbnk1_cpu0_l2_inv_l4_dly2 (l2_tbnk1_cpu0_l2_inv_l4_dly2), + .l2_tbnk1_cpu0_l2hit_e_l4 (l2_tbnk1_cpu0_l2hit_e_l4), + .l2_tbnk1_cpu0_l2hit_s_l4 (l2_tbnk1_cpu0_l2hit_s_l4), + .l2_tbnk1_cpu0_rd_access_l4_dly (l2_tbnk1_cpu0_rd_access_l4_dly), + .l2_tbnk1_cpu0_self_evict_l4_dly_q (l2_tbnk1_cpu0_self_evict_l4_dly_q), + .l2_tbnk1_cpu0_single_ecc_err_l7_q (l2_tbnk1_cpu0_single_ecc_err_l7_q), + .l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu0_vld_nxt_l5 (l2_tbnk1_cpu0_vld_nxt_l5), + .l2_tbnk1_cpu0_wr_access_l4_dly (l2_tbnk1_cpu0_wr_access_l4_dly), + .l2_tbnk1_cpu1_ccb_xfer_l4_dly2 (l2_tbnk1_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu1_hit_l4 (l2_tbnk1_cpu1_hit_l4), + .l2_tbnk1_cpu1_l2_inv_l4_dly2 (l2_tbnk1_cpu1_l2_inv_l4_dly2), + .l2_tbnk1_cpu1_l2hit_e_l4 (l2_tbnk1_cpu1_l2hit_e_l4), + .l2_tbnk1_cpu1_l2hit_s_l4 (l2_tbnk1_cpu1_l2hit_s_l4), + .l2_tbnk1_cpu1_rd_access_l4_dly (l2_tbnk1_cpu1_rd_access_l4_dly), + .l2_tbnk1_cpu1_self_evict_l4_dly_q (l2_tbnk1_cpu1_self_evict_l4_dly_q), + .l2_tbnk1_cpu1_single_ecc_err_l7_q (l2_tbnk1_cpu1_single_ecc_err_l7_q), + .l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu1_vld_nxt_l5 (l2_tbnk1_cpu1_vld_nxt_l5), + .l2_tbnk1_cpu1_wr_access_l4_dly (l2_tbnk1_cpu1_wr_access_l4_dly), + .l2_tbnk1_cpu2_ccb_xfer_l4_dly2 (l2_tbnk1_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu2_hit_l4 (l2_tbnk1_cpu2_hit_l4), + .l2_tbnk1_cpu2_l2_inv_l4_dly2 (l2_tbnk1_cpu2_l2_inv_l4_dly2), + .l2_tbnk1_cpu2_l2hit_e_l4 (l2_tbnk1_cpu2_l2hit_e_l4), + .l2_tbnk1_cpu2_l2hit_s_l4 (l2_tbnk1_cpu2_l2hit_s_l4), + .l2_tbnk1_cpu2_rd_access_l4_dly (l2_tbnk1_cpu2_rd_access_l4_dly), + .l2_tbnk1_cpu2_self_evict_l4_dly_q (l2_tbnk1_cpu2_self_evict_l4_dly_q), + .l2_tbnk1_cpu2_single_ecc_err_l7_q (l2_tbnk1_cpu2_single_ecc_err_l7_q), + .l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu2_vld_nxt_l5 (l2_tbnk1_cpu2_vld_nxt_l5), + .l2_tbnk1_cpu2_wr_access_l4_dly (l2_tbnk1_cpu2_wr_access_l4_dly), + .l2_tbnk1_cpu3_ccb_xfer_l4_dly2 (l2_tbnk1_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu3_hit_l4 (l2_tbnk1_cpu3_hit_l4), + .l2_tbnk1_cpu3_l2_inv_l4_dly2 (l2_tbnk1_cpu3_l2_inv_l4_dly2), + .l2_tbnk1_cpu3_l2hit_e_l4 (l2_tbnk1_cpu3_l2hit_e_l4), + .l2_tbnk1_cpu3_l2hit_s_l4 (l2_tbnk1_cpu3_l2hit_s_l4), + .l2_tbnk1_cpu3_rd_access_l4_dly (l2_tbnk1_cpu3_rd_access_l4_dly), + .l2_tbnk1_cpu3_self_evict_l4_dly_q (l2_tbnk1_cpu3_self_evict_l4_dly_q), + .l2_tbnk1_cpu3_single_ecc_err_l7_q (l2_tbnk1_cpu3_single_ecc_err_l7_q), + .l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu3_vld_nxt_l5 (l2_tbnk1_cpu3_vld_nxt_l5), + .l2_tbnk1_cpu3_wr_access_l4_dly (l2_tbnk1_cpu3_wr_access_l4_dly), + .l2_tbnk1_cpu_rvalid_init_nxt_l5 (l2_tbnk1_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk1_cpu_rvalid_nxt_l5 (l2_tbnk1_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk1_cpu_snp_hit_e_l4_q (l2_tbnk1_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk1_crit_qw_nxt_l5 (l2_tbnk1_crit_qw_nxt_l5), + .l2_tbnk1_data_corrected_l7_q (l2_tbnk1_data_corrected_l7_q[143:0]), + .l2_tbnk1_data_l6 (l2_tbnk1_data_l6[127:0]), + .l2_tbnk1_dbg_ram_acc_l5a (l2_tbnk1_dbg_ram_acc_l5a), + .l2_tbnk1_dbg_ram_acc_unit_nxt (l2_tbnk1_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk1_dbg_ram_id_nxt_l5 (l2_tbnk1_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk1_dirty_l3_q (l2_tbnk1_dirty_l3_q), + .l2_tbnk1_double_ecc_err_l7_q (l2_tbnk1_double_ecc_err_l7_q), + .l2_tbnk1_early_rvalid_l4_q (l2_tbnk1_early_rvalid_l4_q), + .l2_tbnk1_ecc_fixup_blk_arb (l2_tbnk1_ecc_fixup_blk_arb), + .l2_tbnk1_ecc_fixup_inprog_dly_q (l2_tbnk1_ecc_fixup_inprog_dly_q), + .l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk1_ecc_syndrome_reg_q (l2_tbnk1_ecc_syndrome_reg_q[31:0]), + .l2_tbnk1_evict_special_hazard_l3_q (l2_tbnk1_evict_special_hazard_l3_q), + .l2_tbnk1_evict_special_hazard_rwvic_l3_q (l2_tbnk1_evict_special_hazard_rwvic_l3_q), + .l2_tbnk1_excl_l4_q (l2_tbnk1_excl_l4_q), + .l2_tbnk1_feq_addr_upd (l2_tbnk1_feq_addr_upd[44:6]), + .l2_tbnk1_feq_clr_l4 (l2_tbnk1_feq_clr_l4), + .l2_tbnk1_full_miss_l4_q (l2_tbnk1_full_miss_l4_q), + .l2_tbnk1_hit_l4 (l2_tbnk1_hit_l4), + .l2_tbnk1_hit_l7_q (l2_tbnk1_hit_l7_q), + .l2_tbnk1_hit_way_l4_q (l2_tbnk1_hit_way_l4_q[3:0]), + .l2_tbnk1_id_l6_q (l2_tbnk1_id_l6_q[9:0]), + .l2_tbnk1_id_nxt_l5 (l2_tbnk1_id_nxt_l5[9:0]), + .l2_tbnk1_idle (l2_tbnk1_idle), + .l2_tbnk1_l2hit_e_l4 (l2_tbnk1_l2hit_e_l4), + .l2_tbnk1_l2hit_s_l4 (l2_tbnk1_l2hit_s_l4), + .l2_tbnk1_l2v_s_q (l2_tbnk1_l2v_s_q), + .l2_tbnk1_l2v_vld_q (l2_tbnk1_l2v_vld_q), + .l2_tbnk1_last_qw_l6_q (l2_tbnk1_last_qw_l6_q), + .l2_tbnk1_last_qw_nxt_l5 (l2_tbnk1_last_qw_nxt_l5), + .l2_tbnk1_lock_l4 (l2_tbnk1_lock_l4[2:0]), + .l2_tbnk1_merrsr_data (l2_tbnk1_merrsr_data[32:0]), + .l2_tbnk1_pf_cnt_dec_l4_dly (l2_tbnk1_pf_cnt_dec_l4_dly), + .l2_tbnk1_pf_req_sel_for_fwd_l4 (l2_tbnk1_pf_req_sel_for_fwd_l4), + .l2_tbnk1_prfm_nxt_l5 (l2_tbnk1_prfm_nxt_l5), + .l2_tbnk1_prot_l4_q (l2_tbnk1_prot_l4_q[3:0]), + .l2_tbnk1_qw_cnt_l3_q (l2_tbnk1_qw_cnt_l3_q[1:0]), + .l2_tbnk1_raw_hit_l4_q (l2_tbnk1_raw_hit_l4_q), + .l2_tbnk1_rbufid_nxt_l5 (l2_tbnk1_rbufid_nxt_l5[2:0]), + .l2_tbnk1_rd_en_nxt_l5 (l2_tbnk1_rd_en_nxt_l5), + .l2_tbnk1_rwvic_axi_read_err_l3_q (l2_tbnk1_rwvic_axi_read_err_l3_q), + .l2_tbnk1_rwvic_ccb_dirty_l6_q (l2_tbnk1_rwvic_ccb_dirty_l6_q), + .l2_tbnk1_rwvic_ccb_ls_xfer_l3_q (l2_tbnk1_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk1_rwvic_ccb_ls_xfer_l6_q (l2_tbnk1_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk1_rwvic_cmo_inv_l7_q (l2_tbnk1_rwvic_cmo_inv_l7_q), + .l2_tbnk1_rwvic_cmo_l7_q (l2_tbnk1_rwvic_cmo_l7_q), + .l2_tbnk1_rwvic_cmo_pou_l6_q (l2_tbnk1_rwvic_cmo_pou_l6_q), + .l2_tbnk1_rwvic_cmo_setway_ls_l6_q (l2_tbnk1_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk1_rwvic_ddi_l6_q (l2_tbnk1_rwvic_ddi_l6_q), + .l2_tbnk1_rwvic_l2hit_e_l3_q (l2_tbnk1_rwvic_l2hit_e_l3_q), + .l2_tbnk1_rwvic_l2hit_e_l7_q (l2_tbnk1_rwvic_l2hit_e_l7_q), + .l2_tbnk1_rwvic_l2v_dirty_l7_q (l2_tbnk1_rwvic_l2v_dirty_l7_q), + .l2_tbnk1_rwvic_l2v_page_attr_l7_q (l2_tbnk1_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk1_rwvic_l2v_vld_l6_q (l2_tbnk1_rwvic_l2v_vld_l6_q), + .l2_tbnk1_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk1_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk1_rwvic_owner_l7_q (l2_tbnk1_rwvic_owner_l7_q[2:0]), + .l2_tbnk1_rwvic_rd_type_l6_q (l2_tbnk1_rwvic_rd_type_l6_q), + .l2_tbnk1_rwvic_snp_l3_q (l2_tbnk1_rwvic_snp_l3_q), + .l2_tbnk1_rwvic_snp_l6_q (l2_tbnk1_rwvic_snp_l6_q), + .l2_tbnk1_rwvic_tag_wr_l0 (l2_tbnk1_rwvic_tag_wr_l0), + .l2_tbnk1_rwvic_wa_l6_q (l2_tbnk1_rwvic_wa_l6_q), + .l2_tbnk1_size_l4_q (l2_tbnk1_size_l4_q[2:0]), + .l2_tbnk1_snp_hit_e_l4_q (l2_tbnk1_snp_hit_e_l4_q), + .l2_tbnk1_snp_hit_s_l4_q (l2_tbnk1_snp_hit_s_l4_q), + .l2_tbnk1_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk1_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk1_snp_tag_wr_l2_hit_state_l1 (l2_tbnk1_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk1_snp_tag_wr_l2_hit_way_l1 (l2_tbnk1_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk1_special_evict_hazard_l3 (l2_tbnk1_special_evict_hazard_l3), + .l2_tbnk1_special_hazard_l3_q (l2_tbnk1_special_hazard_l3_q), + .l2_tbnk1_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk1_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk1_tag_ecc_err_cpu0_l4 (l2_tbnk1_tag_ecc_err_cpu0_l4), + .l2_tbnk1_tag_ecc_err_cpu1_l4 (l2_tbnk1_tag_ecc_err_cpu1_l4), + .l2_tbnk1_tag_ecc_err_cpu2_l4 (l2_tbnk1_tag_ecc_err_cpu2_l4), + .l2_tbnk1_tag_ecc_err_cpu3_l4 (l2_tbnk1_tag_ecc_err_cpu3_l4), + .l2_tbnk1_tag_ecc_err_l4 (l2_tbnk1_tag_ecc_err_l4), + .l2_tbnk1_ulen_l4_q (l2_tbnk1_ulen_l4_q[1:0]), + .l2_tbnk1_vld_init_l6_q (l2_tbnk1_vld_init_l6_q), + .l2_tbnk1_vld_l6_q (l2_tbnk1_vld_l6_q), + .l2_tbnk1_way_l4_q (l2_tbnk1_way_l4_q), + .l2_tbnk1_way_nxt_l3a (l2_tbnk1_way_nxt_l3a), + .l2_tbnk1_wr_data_l3 (l2_tbnk1_wr_data_l3[143:0]), + .l2_tbnk1_wr_data_l4_en (l2_tbnk1_wr_data_l4_en), + .l2_tbnk1_wr_non_crit_id_l4_q (l2_tbnk1_wr_non_crit_id_l4_q[11:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_spr_rd_data (tm_cpu0_spr_rd_data[63:0]), + .tm_cpu1_spr_rd_data (tm_cpu1_spr_rd_data[63:0]), + .tm_cpu2_spr_rd_data (tm_cpu2_spr_rd_data[63:0]), + .tm_cpu3_spr_rd_data (tm_cpu3_spr_rd_data[63:0]), + .tm_tval_cpu0_spr_rd_data (tm_tval_cpu0_spr_rd_data[63:0]), + .tm_tval_cpu1_spr_rd_data (tm_tval_cpu1_spr_rd_data[63:0]), + .tm_tval_cpu2_spr_rd_data (tm_tval_cpu2_spr_rd_data[63:0]), + .tm_tval_cpu3_spr_rd_data (tm_tval_cpu3_spr_rd_data[63:0]) + ); // ul2_logic + + maia_l2_tbnk ul2_tbnk0( // outputs + .l2_mbist2_addr_b1 (l2_mbist2_tbnk0_addr_b1[16:0]), + .l2_mbist2_array_b1 (l2_mbist2_tbnk0_array_b1[2:0]), + .l2_mbist2_be_b1 (l2_mbist2_tbnk0_be_b1[17:0]), + .l2_mbist2_en_b1 (l2_mbist2_tbnk0_en_b1), + .l2_mbist2_indata_b1 (l2_mbist2_tbnk0_indata_b1[143:0]), + .l2_mbist2_tbnk_all_b1 (l2_mbist2_tbnk0_all_b1), + .l2_mbist2_tbnk_outdata_b3 (l2_mbist2_tbnk0_outdata_b3[143:0]), + .l2_mbist2_tbnk_sel_b1 (l2_mbist2_tbnk0_sel_b1), + .l2_mbist2_tbnk_snp0_sel_b1 (l2_mbist2_tbnk0_snp0_sel_b1), + .l2_mbist2_tbnk_snp1_sel_b1 (l2_mbist2_tbnk0_snp1_sel_b1), + .l2_mbist2_tbnk_snp2_sel_b1 (l2_mbist2_tbnk0_snp2_sel_b1), + .l2_mbist2_tbnk_snp3_sel_b1 (l2_mbist2_tbnk0_snp3_sel_b1), + .l2_mbist2_wr_en_b1 (l2_mbist2_tbnk0_wr_en_b1), + .l2_tbnk_addr44_l3_q (l2_tbnk0_addr44_l3_q), + .l2_tbnk_addr_l6 (l2_tbnk0_addr_l6[5:2]), + .l2_tbnk_all_tag_incl_active_l3 (l2_tbnk0_all_tag_incl_active_l3), + .l2_tbnk_cmo_setway_l2_inv_incl_l4 (l2_tbnk0_cmo_setway_l2_inv_incl_l4), + .l2_tbnk_cpu0_ccb_xfer_l4_dly2 (l2_tbnk0_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk_cpu0_hit_l4 (l2_tbnk0_cpu0_hit_l4), + .l2_tbnk_cpu0_l2_inv_l4_dly2 (l2_tbnk0_cpu0_l2_inv_l4_dly2), + .l2_tbnk_cpu0_l2hit_e_l4 (l2_tbnk0_cpu0_l2hit_e_l4), + .l2_tbnk_cpu0_l2hit_s_l4 (l2_tbnk0_cpu0_l2hit_s_l4), + .l2_tbnk_cpu0_rd_access_l4_dly (l2_tbnk0_cpu0_rd_access_l4_dly), + .l2_tbnk_cpu0_self_evict_l4_dly_q (l2_tbnk0_cpu0_self_evict_l4_dly_q), + .l2_tbnk_cpu0_single_ecc_err_l7_q (l2_tbnk0_cpu0_single_ecc_err_l7_q), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu0_vld_nxt_l5 (l2_tbnk0_cpu0_vld_nxt_l5), + .l2_tbnk_cpu0_wr_access_l4_dly (l2_tbnk0_cpu0_wr_access_l4_dly), + .l2_tbnk_cpu1_ccb_xfer_l4_dly2 (l2_tbnk0_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk_cpu1_hit_l4 (l2_tbnk0_cpu1_hit_l4), + .l2_tbnk_cpu1_l2_inv_l4_dly2 (l2_tbnk0_cpu1_l2_inv_l4_dly2), + .l2_tbnk_cpu1_l2hit_e_l4 (l2_tbnk0_cpu1_l2hit_e_l4), + .l2_tbnk_cpu1_l2hit_s_l4 (l2_tbnk0_cpu1_l2hit_s_l4), + .l2_tbnk_cpu1_rd_access_l4_dly (l2_tbnk0_cpu1_rd_access_l4_dly), + .l2_tbnk_cpu1_self_evict_l4_dly_q (l2_tbnk0_cpu1_self_evict_l4_dly_q), + .l2_tbnk_cpu1_single_ecc_err_l7_q (l2_tbnk0_cpu1_single_ecc_err_l7_q), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu1_vld_nxt_l5 (l2_tbnk0_cpu1_vld_nxt_l5), + .l2_tbnk_cpu1_wr_access_l4_dly (l2_tbnk0_cpu1_wr_access_l4_dly), + .l2_tbnk_cpu2_ccb_xfer_l4_dly2 (l2_tbnk0_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk_cpu2_hit_l4 (l2_tbnk0_cpu2_hit_l4), + .l2_tbnk_cpu2_l2_inv_l4_dly2 (l2_tbnk0_cpu2_l2_inv_l4_dly2), + .l2_tbnk_cpu2_l2hit_e_l4 (l2_tbnk0_cpu2_l2hit_e_l4), + .l2_tbnk_cpu2_l2hit_s_l4 (l2_tbnk0_cpu2_l2hit_s_l4), + .l2_tbnk_cpu2_rd_access_l4_dly (l2_tbnk0_cpu2_rd_access_l4_dly), + .l2_tbnk_cpu2_self_evict_l4_dly_q (l2_tbnk0_cpu2_self_evict_l4_dly_q), + .l2_tbnk_cpu2_single_ecc_err_l7_q (l2_tbnk0_cpu2_single_ecc_err_l7_q), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu2_vld_nxt_l5 (l2_tbnk0_cpu2_vld_nxt_l5), + .l2_tbnk_cpu2_wr_access_l4_dly (l2_tbnk0_cpu2_wr_access_l4_dly), + .l2_tbnk_cpu3_ccb_xfer_l4_dly2 (l2_tbnk0_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk_cpu3_hit_l4 (l2_tbnk0_cpu3_hit_l4), + .l2_tbnk_cpu3_l2_inv_l4_dly2 (l2_tbnk0_cpu3_l2_inv_l4_dly2), + .l2_tbnk_cpu3_l2hit_e_l4 (l2_tbnk0_cpu3_l2hit_e_l4), + .l2_tbnk_cpu3_l2hit_s_l4 (l2_tbnk0_cpu3_l2hit_s_l4), + .l2_tbnk_cpu3_rd_access_l4_dly (l2_tbnk0_cpu3_rd_access_l4_dly), + .l2_tbnk_cpu3_self_evict_l4_dly_q (l2_tbnk0_cpu3_self_evict_l4_dly_q), + .l2_tbnk_cpu3_single_ecc_err_l7_q (l2_tbnk0_cpu3_single_ecc_err_l7_q), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu3_vld_nxt_l5 (l2_tbnk0_cpu3_vld_nxt_l5), + .l2_tbnk_cpu3_wr_access_l4_dly (l2_tbnk0_cpu3_wr_access_l4_dly), + .l2_tbnk_cpu_rvalid_init_nxt_l5 (l2_tbnk0_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk_cpu_rvalid_nxt_l5 (l2_tbnk0_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk_cpu_snp_hit_e_l4_q (l2_tbnk0_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk_crit_qw_nxt_l5 (l2_tbnk0_crit_qw_nxt_l5), + .l2_tbnk_data_corrected_l7_q (l2_tbnk0_data_corrected_l7_q[143:0]), + .l2_tbnk_data_l6 (l2_tbnk0_data_l6[127:0]), + .l2_tbnk_dbg_ram_acc_l5a (l2_tbnk0_dbg_ram_acc_l5a), + .l2_tbnk_dbg_ram_acc_unit_nxt (l2_tbnk0_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk_dbg_ram_id_nxt_l5 (l2_tbnk0_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk_dirty_l3_q (l2_tbnk0_dirty_l3_q), + .l2_tbnk_double_ecc_err_l7_q (l2_tbnk0_double_ecc_err_l7_q), + .l2_tbnk_early_rvalid_l4_q (l2_tbnk0_early_rvalid_l4_q), + .l2_tbnk_ecc_fixup_blk_arb (l2_tbnk0_ecc_fixup_blk_arb), + .l2_tbnk_ecc_fixup_inprog_dly_q (l2_tbnk0_ecc_fixup_inprog_dly_q), + .l2_tbnk_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk_ecc_syndrome_reg_q (l2_tbnk0_ecc_syndrome_reg_q[31:0]), + .l2_tbnk_evict_special_hazard_l3_q (l2_tbnk0_evict_special_hazard_l3_q), + .l2_tbnk_evict_special_hazard_rwvic_l3_q (l2_tbnk0_evict_special_hazard_rwvic_l3_q), + .l2_tbnk_excl_l4_q (l2_tbnk0_excl_l4_q), + .l2_tbnk_feq_addr_upd (l2_tbnk0_feq_addr_upd[44:6]), + .l2_tbnk_feq_clr_l4 (l2_tbnk0_feq_clr_l4), + .l2_tbnk_full_miss_l4_q (l2_tbnk0_full_miss_l4_q), + .l2_tbnk_hit_l4 (l2_tbnk0_hit_l4), + .l2_tbnk_hit_l7_q (l2_tbnk0_hit_l7_q), + .l2_tbnk_hit_way_l4_q (l2_tbnk0_hit_way_l4_q[3:0]), + .l2_tbnk_id_l6_q (l2_tbnk0_id_l6_q[9:0]), + .l2_tbnk_id_nxt_l5 (l2_tbnk0_id_nxt_l5[9:0]), + .l2_tbnk_idle (l2_tbnk0_idle), + .l2_tbnk_l2hit_e_l4 (l2_tbnk0_l2hit_e_l4), + .l2_tbnk_l2hit_s_l4 (l2_tbnk0_l2hit_s_l4), + .l2_tbnk_l2v_s_q (l2_tbnk0_l2v_s_q), + .l2_tbnk_l2v_vld_q (l2_tbnk0_l2v_vld_q), + .l2_tbnk_last_qw_l6_q (l2_tbnk0_last_qw_l6_q), + .l2_tbnk_last_qw_nxt_l5 (l2_tbnk0_last_qw_nxt_l5), + .l2_tbnk_lock_l4 (l2_tbnk0_lock_l4[2:0]), + .l2_tbnk_merrsr_data (l2_tbnk0_merrsr_data[32:0]), + .l2_tbnk_pf_cnt_dec_l4_dly (l2_tbnk0_pf_cnt_dec_l4_dly), + .l2_tbnk_pf_req_sel_for_fwd_l4 (l2_tbnk0_pf_req_sel_for_fwd_l4), + .l2_tbnk_prfm_nxt_l5 (l2_tbnk0_prfm_nxt_l5), + .l2_tbnk_prot_l4_q (l2_tbnk0_prot_l4_q[3:0]), + .l2_tbnk_qw_cnt_l3_q (l2_tbnk0_qw_cnt_l3_q[1:0]), + .l2_tbnk_raw_hit_l4_q (l2_tbnk0_raw_hit_l4_q), + .l2_tbnk_rbufid_nxt_l5 (l2_tbnk0_rbufid_nxt_l5[2:0]), + .l2_tbnk_rd_en_nxt_l5 (l2_tbnk0_rd_en_nxt_l5), + .l2_tbnk_rwvic_axi_read_err_l3_q (l2_tbnk0_rwvic_axi_read_err_l3_q), + .l2_tbnk_rwvic_ccb_dirty_l6_q (l2_tbnk0_rwvic_ccb_dirty_l6_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l3_q (l2_tbnk0_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l6_q (l2_tbnk0_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk_rwvic_cmo_inv_l7_q (l2_tbnk0_rwvic_cmo_inv_l7_q), + .l2_tbnk_rwvic_cmo_l7_q (l2_tbnk0_rwvic_cmo_l7_q), + .l2_tbnk_rwvic_cmo_pou_l6_q (l2_tbnk0_rwvic_cmo_pou_l6_q), + .l2_tbnk_rwvic_cmo_setway_ls_l6_q (l2_tbnk0_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk_rwvic_ddi_l6_q (l2_tbnk0_rwvic_ddi_l6_q), + .l2_tbnk_rwvic_l2hit_e_l3_q (l2_tbnk0_rwvic_l2hit_e_l3_q), + .l2_tbnk_rwvic_l2hit_e_l7_q (l2_tbnk0_rwvic_l2hit_e_l7_q), + .l2_tbnk_rwvic_l2v_dirty_l7_q (l2_tbnk0_rwvic_l2v_dirty_l7_q), + .l2_tbnk_rwvic_l2v_page_attr_l7_q (l2_tbnk0_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk_rwvic_l2v_vld_l6_q (l2_tbnk0_rwvic_l2v_vld_l6_q), + .l2_tbnk_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk0_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk_rwvic_owner_l7_q (l2_tbnk0_rwvic_owner_l7_q[2:0]), + .l2_tbnk_rwvic_rd_type_l6_q (l2_tbnk0_rwvic_rd_type_l6_q), + .l2_tbnk_rwvic_snp_l3_q (l2_tbnk0_rwvic_snp_l3_q), + .l2_tbnk_rwvic_snp_l6_q (l2_tbnk0_rwvic_snp_l6_q), + .l2_tbnk_rwvic_tag_wr_l0 (l2_tbnk0_rwvic_tag_wr_l0), + .l2_tbnk_rwvic_wa_l6_q (l2_tbnk0_rwvic_wa_l6_q), + .l2_tbnk_size_l4_q (l2_tbnk0_size_l4_q[2:0]), + .l2_tbnk_snp_hit_e_l4_q (l2_tbnk0_snp_hit_e_l4_q), + .l2_tbnk_snp_hit_s_l4_q (l2_tbnk0_snp_hit_s_l4_q), + .l2_tbnk_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk0_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk_snp_tag_wr_l2_hit_state_l1 (l2_tbnk0_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk_snp_tag_wr_l2_hit_way_l1 (l2_tbnk0_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk_special_evict_hazard_l3 (l2_tbnk0_special_evict_hazard_l3), + .l2_tbnk_special_hazard_l3_q (l2_tbnk0_special_hazard_l3_q), + .l2_tbnk_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk0_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk_tag_ecc_err_cpu0_l4 (l2_tbnk0_tag_ecc_err_cpu0_l4), + .l2_tbnk_tag_ecc_err_cpu1_l4 (l2_tbnk0_tag_ecc_err_cpu1_l4), + .l2_tbnk_tag_ecc_err_cpu2_l4 (l2_tbnk0_tag_ecc_err_cpu2_l4), + .l2_tbnk_tag_ecc_err_cpu3_l4 (l2_tbnk0_tag_ecc_err_cpu3_l4), + .l2_tbnk_tag_ecc_err_l4 (l2_tbnk0_tag_ecc_err_l4), + .l2_tbnk_ulen_l4_q (l2_tbnk0_ulen_l4_q[1:0]), + .l2_tbnk_vld_init_l6_q (l2_tbnk0_vld_init_l6_q), + .l2_tbnk_vld_l6_q (l2_tbnk0_vld_l6_q), + .l2_tbnk_way_l4_q (l2_tbnk0_way_l4_q), + .l2_tbnk_way_nxt_l3a (l2_tbnk0_way_nxt_l3a), + .l2_tbnk_wr_data_l3 (l2_tbnk0_wr_data_l3[143:0]), + .l2_tbnk_wr_data_l4_en (l2_tbnk0_wr_data_l4_en), + .l2_tbnk_wr_non_crit_id_l4_q (l2_tbnk0_wr_non_crit_id_l4_q[11:0]), + + // inputs + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ), + .ck_areset_l2 (ck_areset_l2), + .ck_gclkl2 (ck_gclkb0), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_mbist2_snp0_outdata_b2 (l2_mbist2_tbnk0_snp0_outdata_b2[79:0]), + .l2_mbist2_snp0_outdata_vld_b2 (l2_mbist2_tbnk0_snp0_outdata_vld_b2), + .l2_mbist2_snp1_outdata_b2 (l2_mbist2_tbnk0_snp1_outdata_b2[79:0]), + .l2_mbist2_snp1_outdata_vld_b2 (l2_mbist2_tbnk0_snp1_outdata_vld_b2), + .l2_mbist2_snp2_outdata_b2 (l2_mbist2_tbnk0_snp2_outdata_b2[79:0]), + .l2_mbist2_snp2_outdata_vld_b2 (l2_mbist2_tbnk0_snp2_outdata_vld_b2), + .l2_mbist2_snp3_outdata_b2 (l2_mbist2_tbnk0_snp3_outdata_b2[79:0]), + .l2_mbist2_snp3_outdata_vld_b2 (l2_mbist2_tbnk0_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_skyros_intf (1'b1), + .l2_tbnk_addr_l1 (l2_tbnk0_addr_l1[44:0]), + .l2_tbnk_asq_cmp_evict_l3_q (l2_tbnk0_asq_cmp_evict_l3_q), + .l2_tbnk_asq_full_flsh (l2_tbnk0_asq_full_flsh), + .l2_tbnk_asq_nc_so_dev_limit (l2_tbnk0_asq_nc_so_dev_limit), + .l2_tbnk_cache_attr_l1 (l2_tbnk0_cache_attr_l1[2:0]), + .l2_tbnk_cfg_ecc_en (l2_tbnk0_cfg_ecc_en), + .l2_tbnk_cpu0_peq_full_q (l2_tbnk0_cpu0_peq_full_q), + .l2_tbnk_cpu0_peq_hit_q (l2_tbnk0_cpu0_peq_hit_q), + .l2_tbnk_cpu0_peq_self_evict_l3_q (l2_tbnk0_cpu0_peq_self_evict_l3_q), + .l2_tbnk_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu0_snp_hit_e_l3 (l2_tbnk0_cpu0_snp_hit_e_l3), + .l2_tbnk_cpu0_snp_hit_s_l3 (l2_tbnk0_cpu0_snp_hit_s_l3), + .l2_tbnk_cpu0_snp_setway_addr_l3 (l2_tbnk0_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu1_peq_full_q (l2_tbnk0_cpu1_peq_full_q), + .l2_tbnk_cpu1_peq_hit_q (l2_tbnk0_cpu1_peq_hit_q), + .l2_tbnk_cpu1_peq_self_evict_l3_q (l2_tbnk0_cpu1_peq_self_evict_l3_q), + .l2_tbnk_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu1_snp_hit_e_l3 (l2_tbnk0_cpu1_snp_hit_e_l3), + .l2_tbnk_cpu1_snp_hit_s_l3 (l2_tbnk0_cpu1_snp_hit_s_l3), + .l2_tbnk_cpu1_snp_setway_addr_l3 (l2_tbnk0_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu2_peq_full_q (l2_tbnk0_cpu2_peq_full_q), + .l2_tbnk_cpu2_peq_hit_q (l2_tbnk0_cpu2_peq_hit_q), + .l2_tbnk_cpu2_peq_self_evict_l3_q (l2_tbnk0_cpu2_peq_self_evict_l3_q), + .l2_tbnk_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu2_snp_hit_e_l3 (l2_tbnk0_cpu2_snp_hit_e_l3), + .l2_tbnk_cpu2_snp_hit_s_l3 (l2_tbnk0_cpu2_snp_hit_s_l3), + .l2_tbnk_cpu2_snp_setway_addr_l3 (l2_tbnk0_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu3_peq_full_q (l2_tbnk0_cpu3_peq_full_q), + .l2_tbnk_cpu3_peq_hit_q (l2_tbnk0_cpu3_peq_hit_q), + .l2_tbnk_cpu3_peq_self_evict_l3_q (l2_tbnk0_cpu3_peq_self_evict_l3_q), + .l2_tbnk_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu3_snp_hit_e_l3 (l2_tbnk0_cpu3_snp_hit_e_l3), + .l2_tbnk_cpu3_snp_hit_s_l3 (l2_tbnk0_cpu3_snp_hit_s_l3), + .l2_tbnk_cpu3_snp_setway_addr_l3 (l2_tbnk0_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_dirty_l1 (l2_tbnk0_dirty_l1), + .l2_tbnk_dis_ns_dbg_arr_acc_x2 (l2_tbnk0_dis_ns_dbg_arr_acc_x2), + .l2_tbnk_excl_l1 (l2_tbnk0_excl_l1), + .l2_tbnk_feq_alloc_failed_l4 (l2_tbnk0_feq_alloc_failed_l4), + .l2_tbnk_feq_axi_wr_vld_not_popped (l2_tbnk0_feq_axi_wr_vld_not_popped), + .l2_tbnk_feq_frc_incl_l3a (l2_tbnk0_feq_frc_incl_l3a[15:0]), + .l2_tbnk_feq_kill_l3 (l2_tbnk0_feq_kill_l3), + .l2_tbnk_feq_last_id_q (l2_tbnk0_feq_last_id_q[4:0]), + .l2_tbnk_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk_feq_tbnk_id_update_or_l3 (l2_tbnk0_feq_tbnk_id_update_or_l3), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .l2_tbnk_id_l1 (l2_tbnk0_id_l1[9:0]), + .l2_tbnk_init_req_l1 (l2_tbnk0_init_req_l1), + .l2_tbnk_kill_l2 (l2_tbnk0_kill_l2), + .l2_tbnk_l2bb_fake_wr_l1 (l2_tbnk0_l2bb_fake_wr_l1), + .l2_tbnk_l2bb_wr_l1 (l2_tbnk0_l2bb_wr_l1), + .l2_tbnk_last_qw_l1 (l2_tbnk0_last_qw_l1), + .l2_tbnk_lock_l1 (l2_tbnk0_lock_l1[2:0]), + .l2_tbnk_page_attr_l1 (l2_tbnk0_page_attr_l1[9:0]), + .l2_tbnk_partial_dw_wr_l1 (l2_tbnk0_partial_dw_wr_l1), + .l2_tbnk_pf_hazard_l3 (l2_tbnk0_pf_hazard_l3), + .l2_tbnk_prfm_l1 (l2_tbnk0_prfm_l1), + .l2_tbnk_prot_l1 (l2_tbnk0_prot_l1[3:0]), + .l2_tbnk_qw_cnt_l1 (l2_tbnk0_qw_cnt_l1[1:0]), + .l2_tbnk_rd_fail_hazchk_feq_l3 (l2_tbnk0_rd_fail_hazchk_feq_l3), + .l2_tbnk_rwvic_axi_read_err_l1 (l2_tbnk0_rwvic_axi_read_err_l1), + .l2_tbnk_rwvic_ccb_ls_xfer_l1 (l2_tbnk0_rwvic_ccb_ls_xfer_l1), + .l2_tbnk_rwvic_ccb_way_l1 (l2_tbnk0_rwvic_ccb_way_l1[3:0]), + .l2_tbnk_rwvic_cmo_clean_l1 (l2_tbnk0_rwvic_cmo_clean_l1), + .l2_tbnk_rwvic_cmo_inv_l1 (l2_tbnk0_rwvic_cmo_inv_l1), + .l2_tbnk_rwvic_cmo_pou_l1 (l2_tbnk0_rwvic_cmo_pou_l1), + .l2_tbnk_rwvic_cmo_setway_l1 (l2_tbnk0_rwvic_cmo_setway_l1), + .l2_tbnk_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk_rwvic_cpu_fb_id_l1 (l2_tbnk0_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk_rwvic_cpu_id_dcd_l1 (l2_tbnk0_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk_rwvic_feq_cmp_l3_q (l2_tbnk0_rwvic_feq_cmp_l3_q), + .l2_tbnk_rwvic_frc_l2hit_fwd_l1 (l2_tbnk0_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk_rwvic_l2hit_e_l1 (l2_tbnk0_rwvic_l2hit_e_l1), + .l2_tbnk_rwvic_mesi_sh_l1 (l2_tbnk0_rwvic_mesi_sh_l1), + .l2_tbnk_rwvic_owner_l1 (l2_tbnk0_rwvic_owner_l1[2:0]), + .l2_tbnk_rwvic_snp_clr_dirty_l1 (l2_tbnk0_rwvic_snp_clr_dirty_l1), + .l2_tbnk_rwvic_snp_inv_l1 (l2_tbnk0_rwvic_snp_inv_l1), + .l2_tbnk_rwvic_snp_l1 (l2_tbnk0_rwvic_snp_l1), + .l2_tbnk_rwvic_type_l1 (l2_tbnk0_rwvic_type_l1[3:0]), + .l2_tbnk_rwvic_wa_l1 (l2_tbnk0_rwvic_wa_l1), + .l2_tbnk_sel_l1 (l2_tbnk0_sel_l1[13:0]), + .l2_tbnk_size_l1 (l2_tbnk0_size_l1[2:0]), + .l2_tbnk_snp_byp_peq_haz_pending_q (l2_tbnk0_snp_byp_peq_haz_pending_q), + .l2_tbnk_snp_dvm_cmpl_l1 (l2_tbnk0_snp_dvm_cmpl_l1), + .l2_tbnk_snp_hit_feq_evict_l4_dly (l2_tbnk0_snp_hit_feq_evict_l4_dly), + .l2_tbnk_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_sync_l1 (l2_tbnk0_sync_l1), + .l2_tbnk_type_l1 (l2_tbnk0_type_l1[6:0]), + .l2_tbnk_ulen_l1 (l2_tbnk0_ulen_l1[1:0]), + .l2_tbnk_way_l1 (l2_tbnk0_way_l1), + .l2_tbnk_wr_data_l3a_q (l2_tbnk0_wr_data_l3a_q[127:0]), + .l2_tbnk_wr_err_l1 (l2_tbnk0_wr_err_l1), + .l2_tbnk_wr_fail_feq_full_l3 (l2_tbnk0_wr_fail_feq_full_l3), + .l2_tbnk_wr_fail_hazchk_feq_l3 (l2_tbnk0_wr_fail_hazchk_feq_l3), + .l2_tbnk_wr_non_crit_id_l1 (l2_tbnk0_wr_non_crit_id_l1[11:0]), + .l2_tbnk_wr_strb_mask_l3a_q (l2_tbnk0_wr_strb_mask_l3a_q[15:0]) + ); // ul2_tbnk0 + + maia_l2_tbnk ul2_tbnk1( // outputs + .l2_mbist2_addr_b1 (l2_mbist2_tbnk1_addr_b1[16:0]), + .l2_mbist2_array_b1 (l2_mbist2_tbnk1_array_b1[2:0]), + .l2_mbist2_be_b1 (l2_mbist2_tbnk1_be_b1[17:0]), + .l2_mbist2_en_b1 (l2_mbist2_tbnk1_en_b1), + .l2_mbist2_indata_b1 (l2_mbist2_tbnk1_indata_b1[143:0]), + .l2_mbist2_tbnk_all_b1 (l2_mbist2_tbnk1_all_b1), + .l2_mbist2_tbnk_outdata_b3 (l2_mbist2_tbnk1_outdata_b3[143:0]), + .l2_mbist2_tbnk_sel_b1 (l2_mbist2_tbnk1_sel_b1), + .l2_mbist2_tbnk_snp0_sel_b1 (l2_mbist2_tbnk1_snp0_sel_b1), + .l2_mbist2_tbnk_snp1_sel_b1 (l2_mbist2_tbnk1_snp1_sel_b1), + .l2_mbist2_tbnk_snp2_sel_b1 (l2_mbist2_tbnk1_snp2_sel_b1), + .l2_mbist2_tbnk_snp3_sel_b1 (l2_mbist2_tbnk1_snp3_sel_b1), + .l2_mbist2_wr_en_b1 (l2_mbist2_tbnk1_wr_en_b1), + .l2_tbnk_addr44_l3_q (l2_tbnk1_addr44_l3_q), + .l2_tbnk_addr_l6 (l2_tbnk1_addr_l6[5:2]), + .l2_tbnk_all_tag_incl_active_l3 (l2_tbnk1_all_tag_incl_active_l3), + .l2_tbnk_cmo_setway_l2_inv_incl_l4 (l2_tbnk1_cmo_setway_l2_inv_incl_l4), + .l2_tbnk_cpu0_ccb_xfer_l4_dly2 (l2_tbnk1_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk_cpu0_hit_l4 (l2_tbnk1_cpu0_hit_l4), + .l2_tbnk_cpu0_l2_inv_l4_dly2 (l2_tbnk1_cpu0_l2_inv_l4_dly2), + .l2_tbnk_cpu0_l2hit_e_l4 (l2_tbnk1_cpu0_l2hit_e_l4), + .l2_tbnk_cpu0_l2hit_s_l4 (l2_tbnk1_cpu0_l2hit_s_l4), + .l2_tbnk_cpu0_rd_access_l4_dly (l2_tbnk1_cpu0_rd_access_l4_dly), + .l2_tbnk_cpu0_self_evict_l4_dly_q (l2_tbnk1_cpu0_self_evict_l4_dly_q), + .l2_tbnk_cpu0_single_ecc_err_l7_q (l2_tbnk1_cpu0_single_ecc_err_l7_q), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu0_vld_nxt_l5 (l2_tbnk1_cpu0_vld_nxt_l5), + .l2_tbnk_cpu0_wr_access_l4_dly (l2_tbnk1_cpu0_wr_access_l4_dly), + .l2_tbnk_cpu1_ccb_xfer_l4_dly2 (l2_tbnk1_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk_cpu1_hit_l4 (l2_tbnk1_cpu1_hit_l4), + .l2_tbnk_cpu1_l2_inv_l4_dly2 (l2_tbnk1_cpu1_l2_inv_l4_dly2), + .l2_tbnk_cpu1_l2hit_e_l4 (l2_tbnk1_cpu1_l2hit_e_l4), + .l2_tbnk_cpu1_l2hit_s_l4 (l2_tbnk1_cpu1_l2hit_s_l4), + .l2_tbnk_cpu1_rd_access_l4_dly (l2_tbnk1_cpu1_rd_access_l4_dly), + .l2_tbnk_cpu1_self_evict_l4_dly_q (l2_tbnk1_cpu1_self_evict_l4_dly_q), + .l2_tbnk_cpu1_single_ecc_err_l7_q (l2_tbnk1_cpu1_single_ecc_err_l7_q), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu1_vld_nxt_l5 (l2_tbnk1_cpu1_vld_nxt_l5), + .l2_tbnk_cpu1_wr_access_l4_dly (l2_tbnk1_cpu1_wr_access_l4_dly), + .l2_tbnk_cpu2_ccb_xfer_l4_dly2 (l2_tbnk1_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk_cpu2_hit_l4 (l2_tbnk1_cpu2_hit_l4), + .l2_tbnk_cpu2_l2_inv_l4_dly2 (l2_tbnk1_cpu2_l2_inv_l4_dly2), + .l2_tbnk_cpu2_l2hit_e_l4 (l2_tbnk1_cpu2_l2hit_e_l4), + .l2_tbnk_cpu2_l2hit_s_l4 (l2_tbnk1_cpu2_l2hit_s_l4), + .l2_tbnk_cpu2_rd_access_l4_dly (l2_tbnk1_cpu2_rd_access_l4_dly), + .l2_tbnk_cpu2_self_evict_l4_dly_q (l2_tbnk1_cpu2_self_evict_l4_dly_q), + .l2_tbnk_cpu2_single_ecc_err_l7_q (l2_tbnk1_cpu2_single_ecc_err_l7_q), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu2_vld_nxt_l5 (l2_tbnk1_cpu2_vld_nxt_l5), + .l2_tbnk_cpu2_wr_access_l4_dly (l2_tbnk1_cpu2_wr_access_l4_dly), + .l2_tbnk_cpu3_ccb_xfer_l4_dly2 (l2_tbnk1_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk_cpu3_hit_l4 (l2_tbnk1_cpu3_hit_l4), + .l2_tbnk_cpu3_l2_inv_l4_dly2 (l2_tbnk1_cpu3_l2_inv_l4_dly2), + .l2_tbnk_cpu3_l2hit_e_l4 (l2_tbnk1_cpu3_l2hit_e_l4), + .l2_tbnk_cpu3_l2hit_s_l4 (l2_tbnk1_cpu3_l2hit_s_l4), + .l2_tbnk_cpu3_rd_access_l4_dly (l2_tbnk1_cpu3_rd_access_l4_dly), + .l2_tbnk_cpu3_self_evict_l4_dly_q (l2_tbnk1_cpu3_self_evict_l4_dly_q), + .l2_tbnk_cpu3_single_ecc_err_l7_q (l2_tbnk1_cpu3_single_ecc_err_l7_q), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu3_vld_nxt_l5 (l2_tbnk1_cpu3_vld_nxt_l5), + .l2_tbnk_cpu3_wr_access_l4_dly (l2_tbnk1_cpu3_wr_access_l4_dly), + .l2_tbnk_cpu_rvalid_init_nxt_l5 (l2_tbnk1_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk_cpu_rvalid_nxt_l5 (l2_tbnk1_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk_cpu_snp_hit_e_l4_q (l2_tbnk1_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk_crit_qw_nxt_l5 (l2_tbnk1_crit_qw_nxt_l5), + .l2_tbnk_data_corrected_l7_q (l2_tbnk1_data_corrected_l7_q[143:0]), + .l2_tbnk_data_l6 (l2_tbnk1_data_l6[127:0]), + .l2_tbnk_dbg_ram_acc_l5a (l2_tbnk1_dbg_ram_acc_l5a), + .l2_tbnk_dbg_ram_acc_unit_nxt (l2_tbnk1_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk_dbg_ram_id_nxt_l5 (l2_tbnk1_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk_dirty_l3_q (l2_tbnk1_dirty_l3_q), + .l2_tbnk_double_ecc_err_l7_q (l2_tbnk1_double_ecc_err_l7_q), + .l2_tbnk_early_rvalid_l4_q (l2_tbnk1_early_rvalid_l4_q), + .l2_tbnk_ecc_fixup_blk_arb (l2_tbnk1_ecc_fixup_blk_arb), + .l2_tbnk_ecc_fixup_inprog_dly_q (l2_tbnk1_ecc_fixup_inprog_dly_q), + .l2_tbnk_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk_ecc_syndrome_reg_q (l2_tbnk1_ecc_syndrome_reg_q[31:0]), + .l2_tbnk_evict_special_hazard_l3_q (l2_tbnk1_evict_special_hazard_l3_q), + .l2_tbnk_evict_special_hazard_rwvic_l3_q (l2_tbnk1_evict_special_hazard_rwvic_l3_q), + .l2_tbnk_excl_l4_q (l2_tbnk1_excl_l4_q), + .l2_tbnk_feq_addr_upd (l2_tbnk1_feq_addr_upd[44:6]), + .l2_tbnk_feq_clr_l4 (l2_tbnk1_feq_clr_l4), + .l2_tbnk_full_miss_l4_q (l2_tbnk1_full_miss_l4_q), + .l2_tbnk_hit_l4 (l2_tbnk1_hit_l4), + .l2_tbnk_hit_l7_q (l2_tbnk1_hit_l7_q), + .l2_tbnk_hit_way_l4_q (l2_tbnk1_hit_way_l4_q[3:0]), + .l2_tbnk_id_l6_q (l2_tbnk1_id_l6_q[9:0]), + .l2_tbnk_id_nxt_l5 (l2_tbnk1_id_nxt_l5[9:0]), + .l2_tbnk_idle (l2_tbnk1_idle), + .l2_tbnk_l2hit_e_l4 (l2_tbnk1_l2hit_e_l4), + .l2_tbnk_l2hit_s_l4 (l2_tbnk1_l2hit_s_l4), + .l2_tbnk_l2v_s_q (l2_tbnk1_l2v_s_q), + .l2_tbnk_l2v_vld_q (l2_tbnk1_l2v_vld_q), + .l2_tbnk_last_qw_l6_q (l2_tbnk1_last_qw_l6_q), + .l2_tbnk_last_qw_nxt_l5 (l2_tbnk1_last_qw_nxt_l5), + .l2_tbnk_lock_l4 (l2_tbnk1_lock_l4[2:0]), + .l2_tbnk_merrsr_data (l2_tbnk1_merrsr_data[32:0]), + .l2_tbnk_pf_cnt_dec_l4_dly (l2_tbnk1_pf_cnt_dec_l4_dly), + .l2_tbnk_pf_req_sel_for_fwd_l4 (l2_tbnk1_pf_req_sel_for_fwd_l4), + .l2_tbnk_prfm_nxt_l5 (l2_tbnk1_prfm_nxt_l5), + .l2_tbnk_prot_l4_q (l2_tbnk1_prot_l4_q[3:0]), + .l2_tbnk_qw_cnt_l3_q (l2_tbnk1_qw_cnt_l3_q[1:0]), + .l2_tbnk_raw_hit_l4_q (l2_tbnk1_raw_hit_l4_q), + .l2_tbnk_rbufid_nxt_l5 (l2_tbnk1_rbufid_nxt_l5[2:0]), + .l2_tbnk_rd_en_nxt_l5 (l2_tbnk1_rd_en_nxt_l5), + .l2_tbnk_rwvic_axi_read_err_l3_q (l2_tbnk1_rwvic_axi_read_err_l3_q), + .l2_tbnk_rwvic_ccb_dirty_l6_q (l2_tbnk1_rwvic_ccb_dirty_l6_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l3_q (l2_tbnk1_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l6_q (l2_tbnk1_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk_rwvic_cmo_inv_l7_q (l2_tbnk1_rwvic_cmo_inv_l7_q), + .l2_tbnk_rwvic_cmo_l7_q (l2_tbnk1_rwvic_cmo_l7_q), + .l2_tbnk_rwvic_cmo_pou_l6_q (l2_tbnk1_rwvic_cmo_pou_l6_q), + .l2_tbnk_rwvic_cmo_setway_ls_l6_q (l2_tbnk1_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk_rwvic_ddi_l6_q (l2_tbnk1_rwvic_ddi_l6_q), + .l2_tbnk_rwvic_l2hit_e_l3_q (l2_tbnk1_rwvic_l2hit_e_l3_q), + .l2_tbnk_rwvic_l2hit_e_l7_q (l2_tbnk1_rwvic_l2hit_e_l7_q), + .l2_tbnk_rwvic_l2v_dirty_l7_q (l2_tbnk1_rwvic_l2v_dirty_l7_q), + .l2_tbnk_rwvic_l2v_page_attr_l7_q (l2_tbnk1_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk_rwvic_l2v_vld_l6_q (l2_tbnk1_rwvic_l2v_vld_l6_q), + .l2_tbnk_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk1_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk_rwvic_owner_l7_q (l2_tbnk1_rwvic_owner_l7_q[2:0]), + .l2_tbnk_rwvic_rd_type_l6_q (l2_tbnk1_rwvic_rd_type_l6_q), + .l2_tbnk_rwvic_snp_l3_q (l2_tbnk1_rwvic_snp_l3_q), + .l2_tbnk_rwvic_snp_l6_q (l2_tbnk1_rwvic_snp_l6_q), + .l2_tbnk_rwvic_tag_wr_l0 (l2_tbnk1_rwvic_tag_wr_l0), + .l2_tbnk_rwvic_wa_l6_q (l2_tbnk1_rwvic_wa_l6_q), + .l2_tbnk_size_l4_q (l2_tbnk1_size_l4_q[2:0]), + .l2_tbnk_snp_hit_e_l4_q (l2_tbnk1_snp_hit_e_l4_q), + .l2_tbnk_snp_hit_s_l4_q (l2_tbnk1_snp_hit_s_l4_q), + .l2_tbnk_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk1_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk_snp_tag_wr_l2_hit_state_l1 (l2_tbnk1_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk_snp_tag_wr_l2_hit_way_l1 (l2_tbnk1_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk_special_evict_hazard_l3 (l2_tbnk1_special_evict_hazard_l3), + .l2_tbnk_special_hazard_l3_q (l2_tbnk1_special_hazard_l3_q), + .l2_tbnk_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk1_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk_tag_ecc_err_cpu0_l4 (l2_tbnk1_tag_ecc_err_cpu0_l4), + .l2_tbnk_tag_ecc_err_cpu1_l4 (l2_tbnk1_tag_ecc_err_cpu1_l4), + .l2_tbnk_tag_ecc_err_cpu2_l4 (l2_tbnk1_tag_ecc_err_cpu2_l4), + .l2_tbnk_tag_ecc_err_cpu3_l4 (l2_tbnk1_tag_ecc_err_cpu3_l4), + .l2_tbnk_tag_ecc_err_l4 (l2_tbnk1_tag_ecc_err_l4), + .l2_tbnk_ulen_l4_q (l2_tbnk1_ulen_l4_q[1:0]), + .l2_tbnk_vld_init_l6_q (l2_tbnk1_vld_init_l6_q), + .l2_tbnk_vld_l6_q (l2_tbnk1_vld_l6_q), + .l2_tbnk_way_l4_q (l2_tbnk1_way_l4_q), + .l2_tbnk_way_nxt_l3a (l2_tbnk1_way_nxt_l3a), + .l2_tbnk_wr_data_l3 (l2_tbnk1_wr_data_l3[143:0]), + .l2_tbnk_wr_data_l4_en (l2_tbnk1_wr_data_l4_en), + .l2_tbnk_wr_non_crit_id_l4_q (l2_tbnk1_wr_non_crit_id_l4_q[11:0]), + + // inputs + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ), + .ck_areset_l2 (ck_areset_l2), + .ck_gclkl2 (ck_gclkb1), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_mbist2_snp0_outdata_b2 (l2_mbist2_tbnk1_snp0_outdata_b2[79:0]), + .l2_mbist2_snp0_outdata_vld_b2 (l2_mbist2_tbnk1_snp0_outdata_vld_b2), + .l2_mbist2_snp1_outdata_b2 (l2_mbist2_tbnk1_snp1_outdata_b2[79:0]), + .l2_mbist2_snp1_outdata_vld_b2 (l2_mbist2_tbnk1_snp1_outdata_vld_b2), + .l2_mbist2_snp2_outdata_b2 (l2_mbist2_tbnk1_snp2_outdata_b2[79:0]), + .l2_mbist2_snp2_outdata_vld_b2 (l2_mbist2_tbnk1_snp2_outdata_vld_b2), + .l2_mbist2_snp3_outdata_b2 (l2_mbist2_tbnk1_snp3_outdata_b2[79:0]), + .l2_mbist2_snp3_outdata_vld_b2 (l2_mbist2_tbnk1_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_skyros_intf (1'b1), + .l2_tbnk_addr_l1 (l2_tbnk1_addr_l1[44:0]), + .l2_tbnk_asq_cmp_evict_l3_q (l2_tbnk1_asq_cmp_evict_l3_q), + .l2_tbnk_asq_full_flsh (l2_tbnk1_asq_full_flsh), + .l2_tbnk_asq_nc_so_dev_limit (l2_tbnk1_asq_nc_so_dev_limit), + .l2_tbnk_cache_attr_l1 (l2_tbnk1_cache_attr_l1[2:0]), + .l2_tbnk_cfg_ecc_en (l2_tbnk1_cfg_ecc_en), + .l2_tbnk_cpu0_peq_full_q (l2_tbnk1_cpu0_peq_full_q), + .l2_tbnk_cpu0_peq_hit_q (l2_tbnk1_cpu0_peq_hit_q), + .l2_tbnk_cpu0_peq_self_evict_l3_q (l2_tbnk1_cpu0_peq_self_evict_l3_q), + .l2_tbnk_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu0_snp_hit_e_l3 (l2_tbnk1_cpu0_snp_hit_e_l3), + .l2_tbnk_cpu0_snp_hit_s_l3 (l2_tbnk1_cpu0_snp_hit_s_l3), + .l2_tbnk_cpu0_snp_setway_addr_l3 (l2_tbnk1_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu1_peq_full_q (l2_tbnk1_cpu1_peq_full_q), + .l2_tbnk_cpu1_peq_hit_q (l2_tbnk1_cpu1_peq_hit_q), + .l2_tbnk_cpu1_peq_self_evict_l3_q (l2_tbnk1_cpu1_peq_self_evict_l3_q), + .l2_tbnk_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu1_snp_hit_e_l3 (l2_tbnk1_cpu1_snp_hit_e_l3), + .l2_tbnk_cpu1_snp_hit_s_l3 (l2_tbnk1_cpu1_snp_hit_s_l3), + .l2_tbnk_cpu1_snp_setway_addr_l3 (l2_tbnk1_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu2_peq_full_q (l2_tbnk1_cpu2_peq_full_q), + .l2_tbnk_cpu2_peq_hit_q (l2_tbnk1_cpu2_peq_hit_q), + .l2_tbnk_cpu2_peq_self_evict_l3_q (l2_tbnk1_cpu2_peq_self_evict_l3_q), + .l2_tbnk_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu2_snp_hit_e_l3 (l2_tbnk1_cpu2_snp_hit_e_l3), + .l2_tbnk_cpu2_snp_hit_s_l3 (l2_tbnk1_cpu2_snp_hit_s_l3), + .l2_tbnk_cpu2_snp_setway_addr_l3 (l2_tbnk1_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu3_peq_full_q (l2_tbnk1_cpu3_peq_full_q), + .l2_tbnk_cpu3_peq_hit_q (l2_tbnk1_cpu3_peq_hit_q), + .l2_tbnk_cpu3_peq_self_evict_l3_q (l2_tbnk1_cpu3_peq_self_evict_l3_q), + .l2_tbnk_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu3_snp_hit_e_l3 (l2_tbnk1_cpu3_snp_hit_e_l3), + .l2_tbnk_cpu3_snp_hit_s_l3 (l2_tbnk1_cpu3_snp_hit_s_l3), + .l2_tbnk_cpu3_snp_setway_addr_l3 (l2_tbnk1_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_dirty_l1 (l2_tbnk1_dirty_l1), + .l2_tbnk_dis_ns_dbg_arr_acc_x2 (l2_tbnk1_dis_ns_dbg_arr_acc_x2), + .l2_tbnk_excl_l1 (l2_tbnk1_excl_l1), + .l2_tbnk_feq_alloc_failed_l4 (l2_tbnk1_feq_alloc_failed_l4), + .l2_tbnk_feq_axi_wr_vld_not_popped (l2_tbnk1_feq_axi_wr_vld_not_popped), + .l2_tbnk_feq_frc_incl_l3a (l2_tbnk1_feq_frc_incl_l3a[15:0]), + .l2_tbnk_feq_kill_l3 (l2_tbnk1_feq_kill_l3), + .l2_tbnk_feq_last_id_q (l2_tbnk1_feq_last_id_q[4:0]), + .l2_tbnk_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk_feq_tbnk_id_update_or_l3 (l2_tbnk1_feq_tbnk_id_update_or_l3), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .l2_tbnk_id_l1 (l2_tbnk1_id_l1[9:0]), + .l2_tbnk_init_req_l1 (l2_tbnk1_init_req_l1), + .l2_tbnk_kill_l2 (l2_tbnk1_kill_l2), + .l2_tbnk_l2bb_fake_wr_l1 (l2_tbnk1_l2bb_fake_wr_l1), + .l2_tbnk_l2bb_wr_l1 (l2_tbnk1_l2bb_wr_l1), + .l2_tbnk_last_qw_l1 (l2_tbnk1_last_qw_l1), + .l2_tbnk_lock_l1 (l2_tbnk1_lock_l1[2:0]), + .l2_tbnk_page_attr_l1 (l2_tbnk1_page_attr_l1[9:0]), + .l2_tbnk_partial_dw_wr_l1 (l2_tbnk1_partial_dw_wr_l1), + .l2_tbnk_pf_hazard_l3 (l2_tbnk1_pf_hazard_l3), + .l2_tbnk_prfm_l1 (l2_tbnk1_prfm_l1), + .l2_tbnk_prot_l1 (l2_tbnk1_prot_l1[3:0]), + .l2_tbnk_qw_cnt_l1 (l2_tbnk1_qw_cnt_l1[1:0]), + .l2_tbnk_rd_fail_hazchk_feq_l3 (l2_tbnk1_rd_fail_hazchk_feq_l3), + .l2_tbnk_rwvic_axi_read_err_l1 (l2_tbnk1_rwvic_axi_read_err_l1), + .l2_tbnk_rwvic_ccb_ls_xfer_l1 (l2_tbnk1_rwvic_ccb_ls_xfer_l1), + .l2_tbnk_rwvic_ccb_way_l1 (l2_tbnk1_rwvic_ccb_way_l1[3:0]), + .l2_tbnk_rwvic_cmo_clean_l1 (l2_tbnk1_rwvic_cmo_clean_l1), + .l2_tbnk_rwvic_cmo_inv_l1 (l2_tbnk1_rwvic_cmo_inv_l1), + .l2_tbnk_rwvic_cmo_pou_l1 (l2_tbnk1_rwvic_cmo_pou_l1), + .l2_tbnk_rwvic_cmo_setway_l1 (l2_tbnk1_rwvic_cmo_setway_l1), + .l2_tbnk_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk_rwvic_cpu_fb_id_l1 (l2_tbnk1_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk_rwvic_cpu_id_dcd_l1 (l2_tbnk1_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk_rwvic_feq_cmp_l3_q (l2_tbnk1_rwvic_feq_cmp_l3_q), + .l2_tbnk_rwvic_frc_l2hit_fwd_l1 (l2_tbnk1_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk_rwvic_l2hit_e_l1 (l2_tbnk1_rwvic_l2hit_e_l1), + .l2_tbnk_rwvic_mesi_sh_l1 (l2_tbnk1_rwvic_mesi_sh_l1), + .l2_tbnk_rwvic_owner_l1 (l2_tbnk1_rwvic_owner_l1[2:0]), + .l2_tbnk_rwvic_snp_clr_dirty_l1 (l2_tbnk1_rwvic_snp_clr_dirty_l1), + .l2_tbnk_rwvic_snp_inv_l1 (l2_tbnk1_rwvic_snp_inv_l1), + .l2_tbnk_rwvic_snp_l1 (l2_tbnk1_rwvic_snp_l1), + .l2_tbnk_rwvic_type_l1 (l2_tbnk1_rwvic_type_l1[3:0]), + .l2_tbnk_rwvic_wa_l1 (l2_tbnk1_rwvic_wa_l1), + .l2_tbnk_sel_l1 (l2_tbnk1_sel_l1[13:0]), + .l2_tbnk_size_l1 (l2_tbnk1_size_l1[2:0]), + .l2_tbnk_snp_byp_peq_haz_pending_q (l2_tbnk1_snp_byp_peq_haz_pending_q), + .l2_tbnk_snp_dvm_cmpl_l1 (l2_tbnk1_snp_dvm_cmpl_l1), + .l2_tbnk_snp_hit_feq_evict_l4_dly (l2_tbnk1_snp_hit_feq_evict_l4_dly), + .l2_tbnk_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_sync_l1 (l2_tbnk1_sync_l1), + .l2_tbnk_type_l1 (l2_tbnk1_type_l1[6:0]), + .l2_tbnk_ulen_l1 (l2_tbnk1_ulen_l1[1:0]), + .l2_tbnk_way_l1 (l2_tbnk1_way_l1), + .l2_tbnk_wr_data_l3a_q (l2_tbnk1_wr_data_l3a_q[127:0]), + .l2_tbnk_wr_err_l1 (l2_tbnk1_wr_err_l1), + .l2_tbnk_wr_fail_feq_full_l3 (l2_tbnk1_wr_fail_feq_full_l3), + .l2_tbnk_wr_fail_hazchk_feq_l3 (l2_tbnk1_wr_fail_hazchk_feq_l3), + .l2_tbnk_wr_non_crit_id_l1 (l2_tbnk1_wr_non_crit_id_l1[11:0]), + .l2_tbnk_wr_strb_mask_l3a_q (l2_tbnk1_wr_strb_mask_l3a_q[15:0]) + ); // ul2_tbnk1 + + maia_dt_pclk udt_pclk( // outputs + .CTICHINACK (CTICHINACK[3:0]), + .CTICHOUT (CTICHOUT[3:0]), + .CTIIRQ (CTIIRQ[`MAIA_CN:0]), + .DBGPWRUPREQ (DBGPWRUPREQ[`MAIA_CN:0]), + .PMUSNAPSHOTACK (PMUSNAPSHOTACK[`MAIA_CN:0]), + .PRDATADBG (PRDATADBG[31:0]), + .PREADYDBG (PREADYDBG), + .PSLVERRDBG (PSLVERRDBG), + .dt_cpu0_apb_active_pclk (dt_cpu0_apb_active_pclk), + .dt_cpu0_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cpu0_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cpu0_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cpu0_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_cpu0_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_cpu0_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_cpu0_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_cpu0_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_cpu0_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_cpu0_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_cpu0_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_cpu0_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_cpu0_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_cpu0_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_cpu0_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_cpu0_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_cpu0_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_cpu0_poreset_status_ack_pclk (dt_cpu0_poreset_status_ack_pclk), + .dt_cpu0_trcauxctlr_sb_rcg_disable_pclk (dt_cpu0_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_apb_active_pclk (dt_cpu1_apb_active_pclk), + .dt_cpu1_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cpu1_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cpu1_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cpu1_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_cpu1_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_cpu1_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_cpu1_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_cpu1_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_cpu1_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_cpu1_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_cpu1_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_cpu1_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_cpu1_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_cpu1_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_cpu1_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_cpu1_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_cpu1_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_cpu1_poreset_status_ack_pclk (dt_cpu1_poreset_status_ack_pclk), + .dt_cpu1_trcauxctlr_sb_rcg_disable_pclk (dt_cpu1_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_apb_active_pclk (dt_cpu2_apb_active_pclk), + .dt_cpu2_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cpu2_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cpu2_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cpu2_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_cpu2_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_cpu2_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_cpu2_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_cpu2_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_cpu2_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_cpu2_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_cpu2_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_cpu2_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_cpu2_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_cpu2_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_cpu2_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_cpu2_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_cpu2_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_cpu2_poreset_status_ack_pclk (dt_cpu2_poreset_status_ack_pclk), + .dt_cpu2_trcauxctlr_sb_rcg_disable_pclk (dt_cpu2_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_apb_active_pclk (dt_cpu3_apb_active_pclk), + .dt_cpu3_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cpu3_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cpu3_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cpu3_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_cpu3_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_cpu3_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_cpu3_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_cpu3_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_cpu3_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_cpu3_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_cpu3_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_cpu3_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_cpu3_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_cpu3_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_cpu3_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_cpu3_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_cpu3_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_cpu3_poreset_status_ack_pclk (dt_cpu3_poreset_status_ack_pclk), + .dt_cpu3_trcauxctlr_sb_rcg_disable_pclk (dt_cpu3_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + + // inputs + .CIHSBYPASS (CIHSBYPASS[3:0]), + .CISBYPASS (CISBYPASS), + .CLUSTERIDAFF1 (CLUSTERIDAFF1[7:0]), + .CLUSTERIDAFF2 (CLUSTERIDAFF2[7:0]), + .CRYPTODISABLE (CRYPTODISABLE[`MAIA_CN:0]), + .CTICHIN (CTICHIN[3:0]), + .CTICHOUTACK (CTICHOUTACK[3:0]), + .CTIIRQACK (CTIIRQACK[`MAIA_CN:0]), + .DBGEN (DBGEN[`MAIA_CN:0]), + .DBGPWRDUP (DBGPWRDUP[`MAIA_CN:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .EDBGRQ (EDBGRQ[`MAIA_CN:0]), + .GICCDISABLE (GICCDISABLE), + .NIDEN (NIDEN[`MAIA_CN:0]), + .PADDRDBG (PADDRDBG[21:2]), + .PADDRDBG31 (PADDRDBG31), + .PCLKDBG (PCLKDBG), + .PCLKENDBG (PCLKENDBG), + .PENABLEDBG (PENABLEDBG), + .PMUSNAPSHOTREQ (PMUSNAPSHOTREQ[`MAIA_CN:0]), + .PSELDBG (PSELDBG), + .PWDATADBG (PWDATADBG[31:0]), + .PWRITEDBG (PWRITEDBG), + .SPIDEN (SPIDEN[`MAIA_CN:0]), + .SPNIDEN (SPNIDEN[`MAIA_CN:0]), + .ck_cpu0_dt_standbywfx (ck_cpu0_dt_standbywfx), + .ck_cpu0_dt_wfx_ack (ck_cpu0_dt_wfx_ack), + .ck_cpu0_poreset_status (ck_cpu0_poreset_status), + .ck_cpu1_dt_standbywfx (ck_cpu1_dt_standbywfx), + .ck_cpu1_dt_wfx_ack (ck_cpu1_dt_wfx_ack), + .ck_cpu1_poreset_status (ck_cpu1_poreset_status), + .ck_cpu2_dt_standbywfx (ck_cpu2_dt_standbywfx), + .ck_cpu2_dt_wfx_ack (ck_cpu2_dt_wfx_ack), + .ck_cpu2_poreset_status (ck_cpu2_poreset_status), + .ck_cpu3_dt_standbywfx (ck_cpu3_dt_standbywfx), + .ck_cpu3_dt_wfx_ack (ck_cpu3_dt_wfx_ack), + .ck_cpu3_poreset_status (ck_cpu3_poreset_status), + .ck_dt_cpu0_coredbg_in_reset_gclk (ck_dt_cpu0_coredbg_in_reset_gclk), + .ck_dt_cpu0_cti_trigin_1to0_gclk (ck_dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu0_et_oslock_gclk (ck_dt_cpu0_et_oslock_gclk), + .ck_dt_cpu0_hlt_dbgevt_ok_gclk (ck_dt_cpu0_hlt_dbgevt_ok_gclk), + .ck_dt_cpu0_os_double_lock_gclk (ck_dt_cpu0_os_double_lock_gclk), + .ck_dt_cpu0_pmusnapshot_ack_gclk (ck_dt_cpu0_pmusnapshot_ack_gclk), + .ck_dt_cpu0_wfx_dbg_req_gclk (ck_dt_cpu0_wfx_dbg_req_gclk), + .ck_dt_cpu1_coredbg_in_reset_gclk (ck_dt_cpu1_coredbg_in_reset_gclk), + .ck_dt_cpu1_cti_trigin_1to0_gclk (ck_dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu1_et_oslock_gclk (ck_dt_cpu1_et_oslock_gclk), + .ck_dt_cpu1_hlt_dbgevt_ok_gclk (ck_dt_cpu1_hlt_dbgevt_ok_gclk), + .ck_dt_cpu1_os_double_lock_gclk (ck_dt_cpu1_os_double_lock_gclk), + .ck_dt_cpu1_pmusnapshot_ack_gclk (ck_dt_cpu1_pmusnapshot_ack_gclk), + .ck_dt_cpu1_wfx_dbg_req_gclk (ck_dt_cpu1_wfx_dbg_req_gclk), + .ck_dt_cpu2_coredbg_in_reset_gclk (ck_dt_cpu2_coredbg_in_reset_gclk), + .ck_dt_cpu2_cti_trigin_1to0_gclk (ck_dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu2_et_oslock_gclk (ck_dt_cpu2_et_oslock_gclk), + .ck_dt_cpu2_hlt_dbgevt_ok_gclk (ck_dt_cpu2_hlt_dbgevt_ok_gclk), + .ck_dt_cpu2_os_double_lock_gclk (ck_dt_cpu2_os_double_lock_gclk), + .ck_dt_cpu2_pmusnapshot_ack_gclk (ck_dt_cpu2_pmusnapshot_ack_gclk), + .ck_dt_cpu2_wfx_dbg_req_gclk (ck_dt_cpu2_wfx_dbg_req_gclk), + .ck_dt_cpu3_coredbg_in_reset_gclk (ck_dt_cpu3_coredbg_in_reset_gclk), + .ck_dt_cpu3_cti_trigin_1to0_gclk (ck_dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu3_et_oslock_gclk (ck_dt_cpu3_et_oslock_gclk), + .ck_dt_cpu3_hlt_dbgevt_ok_gclk (ck_dt_cpu3_hlt_dbgevt_ok_gclk), + .ck_dt_cpu3_os_double_lock_gclk (ck_dt_cpu3_os_double_lock_gclk), + .ck_dt_cpu3_pmusnapshot_ack_gclk (ck_dt_cpu3_pmusnapshot_ack_gclk), + .ck_dt_cpu3_wfx_dbg_req_gclk (ck_dt_cpu3_wfx_dbg_req_gclk), + .dt_cpu0_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_cpu0_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_cpu0_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_cpu0_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_cpu0_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_cpu1_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_cpu1_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_cpu1_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_cpu1_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_cpu1_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_cpu2_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_cpu2_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_cpu2_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_cpu2_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_cpu2_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_cpu3_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_cpu3_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_cpu3_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_cpu3_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_cpu3_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .nPRESETDBG (nPRESETDBG) + ); // udt_pclk + + maia_intctrl uic( // outputs + .ICCTDATA (ICCTDATA[15:0]), + .ICCTID (ICCTID[1:0]), + .ICCTLAST (ICCTLAST), + .ICCTVALID (ICCTVALID), + .ICDTREADY (ICDTREADY), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr_o[`MAIA_CN:0]), + .ic_cpu0_l2_dsb_block (ic_cpu0_l2_dsb_block), + .ic_cpu0_spr_rd_data (ic_cpu0_spr_rd_data[63:0]), + .ic_cpu1_l2_dsb_block (ic_cpu1_l2_dsb_block), + .ic_cpu1_spr_rd_data (ic_cpu1_spr_rd_data[63:0]), + .ic_cpu2_l2_dsb_block (ic_cpu2_l2_dsb_block), + .ic_cpu2_spr_rd_data (ic_cpu2_spr_rd_data[63:0]), + .ic_cpu3_l2_dsb_block (ic_cpu3_l2_dsb_block), + .ic_cpu3_spr_rd_data (ic_cpu3_spr_rd_data[63:0]), + .ic_el_change_complete_o (ic_el_change_complete_o[`MAIA_CN:0]), + .ic_hcr_change_complete_o (ic_hcr_change_complete_o[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0_o[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1_o[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc_o[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .ic_p_rdata (ic_p_rdata[31:0]), + .ic_p_rdata_valid (ic_p_rdata_valid), + .ic_p_ready (ic_p_ready), + .ic_p_valid (ic_p_valid[`MAIA_CN:0]), + .ic_sample_spr_o (ic_sample_spr_o[`MAIA_CN:0]), + .ic_scr_change_complete_o (ic_scr_change_complete_o[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en_o[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en_o[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en_o[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en_o[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap_o[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap_o[`MAIA_CN:0]), + .nVCPUMNTIRQ (nVCPUMNTIRQ[`MAIA_CN:0]), + + // inputs + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .GICCDISABLE (GICCDISABLE), + .ICCTREADY (ICCTREADY), + .ICDTDATA (ICDTDATA[15:0]), + .ICDTDEST (ICDTDEST[1:0]), + .ICDTLAST (ICDTLAST), + .ICDTVALID (ICDTVALID), + .ck_areset_l2 (ck_areset_l2), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_crcx_clk_en_n_ic (ck_cpu0_crcx_clk_en_n_ic), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_crcx_clk_en_n_ic (ck_cpu1_crcx_clk_en_n_ic), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_crcx_clk_en_n_ic (ck_cpu2_crcx_clk_en_n_ic), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_crcx_clk_en_n_ic (ck_cpu3_crcx_clk_en_n_ic), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_aa64naa32_i (ds_cpu0_ic_aa64naa32_i), + .ds_cpu0_cpsr_mode_i (ds_cpu0_ic_cpsr_mode_i[4:0]), + .ds_cpu0_hcr_change_i (ds_cpu0_ic_hcr_change_i), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu0_sample_spr_i (ds_cpu0_ic_sample_spr_i), + .ds_cpu0_scr_change_i (ds_cpu0_ic_scr_change_i), + .ds_cpu1_aa64naa32_i (ds_cpu1_ic_aa64naa32_i), + .ds_cpu1_cpsr_mode_i (ds_cpu1_ic_cpsr_mode_i[4:0]), + .ds_cpu1_hcr_change_i (ds_cpu1_ic_hcr_change_i), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu1_sample_spr_i (ds_cpu1_ic_sample_spr_i), + .ds_cpu1_scr_change_i (ds_cpu1_ic_scr_change_i), + .ds_cpu2_aa64naa32_i (ds_cpu2_ic_aa64naa32_i), + .ds_cpu2_cpsr_mode_i (ds_cpu2_ic_cpsr_mode_i[4:0]), + .ds_cpu2_hcr_change_i (ds_cpu2_ic_hcr_change_i), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu2_sample_spr_i (ds_cpu2_ic_sample_spr_i), + .ds_cpu2_scr_change_i (ds_cpu2_ic_scr_change_i), + .ds_cpu3_aa64naa32_i (ds_cpu3_ic_aa64naa32_i), + .ds_cpu3_cpsr_mode_i (ds_cpu3_ic_cpsr_mode_i[4:0]), + .ds_cpu3_hcr_change_i (ds_cpu3_ic_hcr_change_i), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_cpu3_sample_spr_i (ds_cpu3_ic_sample_spr_i), + .ds_cpu3_scr_change_i (ds_cpu3_ic_scr_change_i), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_cpu0_wr_decerr_i (l2_cpu0_wr_decerr_q), + .l2_cpu0_wr_slverr_i (l2_cpu0_wr_slverr_q), + .l2_cpu1_wr_decerr_i (l2_cpu1_wr_decerr_q), + .l2_cpu1_wr_slverr_i (l2_cpu1_wr_slverr_q), + .l2_cpu2_wr_decerr_i (l2_cpu2_wr_decerr_q), + .l2_cpu2_wr_slverr_i (l2_cpu2_wr_slverr_q), + .l2_cpu3_wr_decerr_i (l2_cpu3_wr_decerr_q), + .l2_cpu3_wr_slverr_i (l2_cpu3_wr_slverr_q), + .l2_p_addr (l2_p_addr[13:0]), + .l2_p_cpu (l2_p_cpu[1:0]), + .l2_p_nsecure (l2_p_nsecure), + .l2_p_sel (l2_p_sel[2:0]), + .l2_p_wdata (l2_p_wdata[31:0]), + .l2_p_write (l2_p_write), + .ls_cpu0_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_cpu0_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_cpu0_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_cpu0_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_cpu0_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_cpu0_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ls_cpu1_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_cpu1_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_cpu1_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_cpu1_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_cpu1_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_cpu1_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ls_cpu2_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_cpu2_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_cpu2_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_cpu2_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_cpu2_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_cpu2_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ls_cpu3_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_cpu3_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_cpu3_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_cpu3_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_cpu3_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_cpu3_raw_eae_secure (ls_cpu3_raw_eae_secure), + .nFIQ (nFIQ[`MAIA_CN:0]), + .nIRQ (nIRQ[`MAIA_CN:0]), + .nREI (nREI[`MAIA_CN:0]), + .nSEI (nSEI[`MAIA_CN:0]), + .nVFIQ (nVFIQ[`MAIA_CN:0]), + .nVIRQ (nVIRQ[`MAIA_CN:0]), + .nVSEI (nVSEI[`MAIA_CN:0]) + ); // uic + + maia_ck_l2 uck_l2( // outputs + .ck_gclkb0 (ck_gclkb0), + .ck_gclkb1 (ck_gclkb1), + .ck_gclkfr (ck_gclkfr), + .ck_gclkl2 (ck_gclkl2), + + // inputs + .DFTL2CLKDISABLE (DFTL2CLKDISABLE), + .DFTSE (DFTSE), + .ck_gclktl2 (ck_gclktl2), + .ck_l2_logic_clk_en (ck_l2_logic_clk_en), + .ck_l2_tbnk0_clk_en (ck_l2_tbnk0_clk_en), + .ck_l2_tbnk1_clk_en (ck_l2_tbnk1_clk_en), + .l2_reset3 (l2_reset3) + ); // uck_l2 + + maia_ck_top uck_top( // outputs + .ck_gclkt (ck_gclkt[`MAIA_CN:0]), + .ck_gclktl2 (ck_gclktl2), + + // inputs + .CLK (CLK), + .CLKEN (CLKEN), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ) + ); // uck_top + + maia_ck_logic uck_logic( // outputs + .CPUQACCEPTn (CPUQACCEPTn[`MAIA_CN:0]), + .CPUQACTIVE (CPUQACTIVE[`MAIA_CN:0]), + .CPUQDENY (CPUQDENY[`MAIA_CN:0]), + .STANDBYWFE (STANDBYWFE[`MAIA_CN:0]), + .STANDBYWFI (STANDBYWFI[`MAIA_CN:0]), + .STANDBYWFIL2 (STANDBYWFIL2), + .WARMRSTREQ (WARMRSTREQ[`MAIA_CN:0]), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_areset_l2dt (ck_cpu0_areset_l2dt), + .ck_cpu0_commrx (ck_cpu0_commrx), + .ck_cpu0_commtx (ck_cpu0_commtx), + .ck_cpu0_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_cpu0_crcx_clk_en_n_ic (ck_cpu0_crcx_clk_en_n_ic), + .ck_cpu0_dbgnopwrdwn (ck_cpu0_dbgnopwrdwn), + .ck_cpu0_dbgrstreq (ck_cpu0_dbgrstreq), + .ck_cpu0_dt_standbywfx (ck_cpu0_dt_standbywfx), + .ck_cpu0_dt_wfx_ack (ck_cpu0_dt_wfx_ack), + .ck_cpu0_event_reg (ck_cpu0_event_reg), + .ck_cpu0_l2_standbywfi (ck_cpu0_l2_standbywfi), + .ck_cpu0_l2_standbywfx (ck_cpu0_l2_standbywfx), + .ck_cpu0_ncommirq (ck_cpu0_ncommirq), + .ck_cpu0_npmuirq (ck_cpu0_npmuirq), + .ck_cpu0_poreset_status (ck_cpu0_poreset_status), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu0_reset1_n_l2dt (ck_cpu0_reset1_n_l2dt), + .ck_cpu0_wfe_ack (ck_cpu0_wfe_ack), + .ck_cpu0_wfi_ack (ck_cpu0_wfi_ack), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_areset_l2dt (ck_cpu1_areset_l2dt), + .ck_cpu1_commrx (ck_cpu1_commrx), + .ck_cpu1_commtx (ck_cpu1_commtx), + .ck_cpu1_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_cpu1_crcx_clk_en_n_ic (ck_cpu1_crcx_clk_en_n_ic), + .ck_cpu1_dbgnopwrdwn (ck_cpu1_dbgnopwrdwn), + .ck_cpu1_dbgrstreq (ck_cpu1_dbgrstreq), + .ck_cpu1_dt_standbywfx (ck_cpu1_dt_standbywfx), + .ck_cpu1_dt_wfx_ack (ck_cpu1_dt_wfx_ack), + .ck_cpu1_event_reg (ck_cpu1_event_reg), + .ck_cpu1_l2_standbywfi (ck_cpu1_l2_standbywfi), + .ck_cpu1_l2_standbywfx (ck_cpu1_l2_standbywfx), + .ck_cpu1_ncommirq (ck_cpu1_ncommirq), + .ck_cpu1_npmuirq (ck_cpu1_npmuirq), + .ck_cpu1_poreset_status (ck_cpu1_poreset_status), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu1_reset1_n_l2dt (ck_cpu1_reset1_n_l2dt), + .ck_cpu1_wfe_ack (ck_cpu1_wfe_ack), + .ck_cpu1_wfi_ack (ck_cpu1_wfi_ack), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_areset_l2dt (ck_cpu2_areset_l2dt), + .ck_cpu2_commrx (ck_cpu2_commrx), + .ck_cpu2_commtx (ck_cpu2_commtx), + .ck_cpu2_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_cpu2_crcx_clk_en_n_ic (ck_cpu2_crcx_clk_en_n_ic), + .ck_cpu2_dbgnopwrdwn (ck_cpu2_dbgnopwrdwn), + .ck_cpu2_dbgrstreq (ck_cpu2_dbgrstreq), + .ck_cpu2_dt_standbywfx (ck_cpu2_dt_standbywfx), + .ck_cpu2_dt_wfx_ack (ck_cpu2_dt_wfx_ack), + .ck_cpu2_event_reg (ck_cpu2_event_reg), + .ck_cpu2_l2_standbywfi (ck_cpu2_l2_standbywfi), + .ck_cpu2_l2_standbywfx (ck_cpu2_l2_standbywfx), + .ck_cpu2_ncommirq (ck_cpu2_ncommirq), + .ck_cpu2_npmuirq (ck_cpu2_npmuirq), + .ck_cpu2_poreset_status (ck_cpu2_poreset_status), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu2_reset1_n_l2dt (ck_cpu2_reset1_n_l2dt), + .ck_cpu2_wfe_ack (ck_cpu2_wfe_ack), + .ck_cpu2_wfi_ack (ck_cpu2_wfi_ack), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_areset_l2dt (ck_cpu3_areset_l2dt), + .ck_cpu3_commrx (ck_cpu3_commrx), + .ck_cpu3_commtx (ck_cpu3_commtx), + .ck_cpu3_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_cpu3_crcx_clk_en_n_ic (ck_cpu3_crcx_clk_en_n_ic), + .ck_cpu3_dbgnopwrdwn (ck_cpu3_dbgnopwrdwn), + .ck_cpu3_dbgrstreq (ck_cpu3_dbgrstreq), + .ck_cpu3_dt_standbywfx (ck_cpu3_dt_standbywfx), + .ck_cpu3_dt_wfx_ack (ck_cpu3_dt_wfx_ack), + .ck_cpu3_event_reg (ck_cpu3_event_reg), + .ck_cpu3_l2_standbywfi (ck_cpu3_l2_standbywfi), + .ck_cpu3_l2_standbywfx (ck_cpu3_l2_standbywfx), + .ck_cpu3_ncommirq (ck_cpu3_ncommirq), + .ck_cpu3_npmuirq (ck_cpu3_npmuirq), + .ck_cpu3_poreset_status (ck_cpu3_poreset_status), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_cpu3_reset1_n_l2dt (ck_cpu3_reset1_n_l2dt), + .ck_cpu3_wfe_ack (ck_cpu3_wfe_ack), + .ck_cpu3_wfi_ack (ck_cpu3_wfi_ack), + .ck_dt_cpu0_coredbg_in_reset_gclk (ck_dt_cpu0_coredbg_in_reset_gclk), + .ck_dt_cpu0_cti_trigin_1to0_gclk (ck_dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu0_et_oslock_gclk (ck_dt_cpu0_et_oslock_gclk), + .ck_dt_cpu0_hlt_dbgevt_ok_gclk (ck_dt_cpu0_hlt_dbgevt_ok_gclk), + .ck_dt_cpu0_os_double_lock_gclk (ck_dt_cpu0_os_double_lock_gclk), + .ck_dt_cpu0_pmusnapshot_ack_gclk (ck_dt_cpu0_pmusnapshot_ack_gclk), + .ck_dt_cpu0_wfx_dbg_req_gclk (ck_dt_cpu0_wfx_dbg_req_gclk), + .ck_dt_cpu1_coredbg_in_reset_gclk (ck_dt_cpu1_coredbg_in_reset_gclk), + .ck_dt_cpu1_cti_trigin_1to0_gclk (ck_dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu1_et_oslock_gclk (ck_dt_cpu1_et_oslock_gclk), + .ck_dt_cpu1_hlt_dbgevt_ok_gclk (ck_dt_cpu1_hlt_dbgevt_ok_gclk), + .ck_dt_cpu1_os_double_lock_gclk (ck_dt_cpu1_os_double_lock_gclk), + .ck_dt_cpu1_pmusnapshot_ack_gclk (ck_dt_cpu1_pmusnapshot_ack_gclk), + .ck_dt_cpu1_wfx_dbg_req_gclk (ck_dt_cpu1_wfx_dbg_req_gclk), + .ck_dt_cpu2_coredbg_in_reset_gclk (ck_dt_cpu2_coredbg_in_reset_gclk), + .ck_dt_cpu2_cti_trigin_1to0_gclk (ck_dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu2_et_oslock_gclk (ck_dt_cpu2_et_oslock_gclk), + .ck_dt_cpu2_hlt_dbgevt_ok_gclk (ck_dt_cpu2_hlt_dbgevt_ok_gclk), + .ck_dt_cpu2_os_double_lock_gclk (ck_dt_cpu2_os_double_lock_gclk), + .ck_dt_cpu2_pmusnapshot_ack_gclk (ck_dt_cpu2_pmusnapshot_ack_gclk), + .ck_dt_cpu2_wfx_dbg_req_gclk (ck_dt_cpu2_wfx_dbg_req_gclk), + .ck_dt_cpu3_coredbg_in_reset_gclk (ck_dt_cpu3_coredbg_in_reset_gclk), + .ck_dt_cpu3_cti_trigin_1to0_gclk (ck_dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu3_et_oslock_gclk (ck_dt_cpu3_et_oslock_gclk), + .ck_dt_cpu3_hlt_dbgevt_ok_gclk (ck_dt_cpu3_hlt_dbgevt_ok_gclk), + .ck_dt_cpu3_os_double_lock_gclk (ck_dt_cpu3_os_double_lock_gclk), + .ck_dt_cpu3_pmusnapshot_ack_gclk (ck_dt_cpu3_pmusnapshot_ack_gclk), + .ck_dt_cpu3_wfx_dbg_req_gclk (ck_dt_cpu3_wfx_dbg_req_gclk), + .ck_l2_ace_inactive (ck_l2_ace_inactive), + .ck_l2_acp_inactive (ck_l2_acp_inactive), + .ck_l2_sky_link_deactivate (ck_l2_sky_link_deactivate), + + // inputs + .ACINACTM (SINACT), + .AINACTS (AINACTS), + .CPUQREQn (CPUQREQn[`MAIA_CN:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .ck_gclkfr (ck_gclkfr), + .clrexmon_c1 (clrexmon_c1), + .commrx_cpu0_i (commrx_cpu0_i), + .commrx_cpu1_i (commrx_cpu1_i), + .commrx_cpu2_i (commrx_cpu2_i), + .commrx_cpu3_i (commrx_cpu3_i), + .commtx_cpu0_i (commtx_cpu0_i), + .commtx_cpu1_i (commtx_cpu1_i), + .commtx_cpu2_i (commtx_cpu2_i), + .commtx_cpu3_i (commtx_cpu3_i), + .dbgnopwrdwn_cpu0_i (dbgnopwrdwn_cpu0_i), + .dbgnopwrdwn_cpu1_i (dbgnopwrdwn_cpu1_i), + .dbgnopwrdwn_cpu2_i (dbgnopwrdwn_cpu2_i), + .dbgnopwrdwn_cpu3_i (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu0_i (dbgrstreq_cpu0_i), + .dbgrstreq_cpu1_i (dbgrstreq_cpu1_i), + .dbgrstreq_cpu2_i (dbgrstreq_cpu2_i), + .dbgrstreq_cpu3_i (dbgrstreq_cpu3_i), + .ds_cpu0_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpu0_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_cpu0_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_cpu0_flush (ds_cpu0_flush), + .ds_cpu0_flush_type (ds_cpu0_flush_type[5:0]), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_hcr_vf (ds_cpu0_hcr_vf), + .ds_cpu0_hcr_vi (ds_cpu0_hcr_vi), + .ds_cpu0_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_cpu0_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_cpu0_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_cpu0_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_cpu0_reset_req (ds_cpu0_reset_req), + .ds_cpu0_sevl_req (ds_cpu0_sevl_req), + .ds_cpu0_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_cpu0_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_cpu0_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_cpu0_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_cpu0_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_cpu0_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_cpu0_wfe_req (ds_cpu0_wfe_req), + .ds_cpu0_wfi_req (ds_cpu0_wfi_req), + .ds_cpu1_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpu1_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_cpu1_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_cpu1_flush (ds_cpu1_flush), + .ds_cpu1_flush_type (ds_cpu1_flush_type[5:0]), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_hcr_vf (ds_cpu1_hcr_vf), + .ds_cpu1_hcr_vi (ds_cpu1_hcr_vi), + .ds_cpu1_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_cpu1_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_cpu1_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_cpu1_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_cpu1_reset_req (ds_cpu1_reset_req), + .ds_cpu1_sevl_req (ds_cpu1_sevl_req), + .ds_cpu1_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_cpu1_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_cpu1_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_cpu1_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_cpu1_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_cpu1_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_cpu1_wfe_req (ds_cpu1_wfe_req), + .ds_cpu1_wfi_req (ds_cpu1_wfi_req), + .ds_cpu2_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpu2_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_cpu2_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_cpu2_flush (ds_cpu2_flush), + .ds_cpu2_flush_type (ds_cpu2_flush_type[5:0]), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_hcr_vf (ds_cpu2_hcr_vf), + .ds_cpu2_hcr_vi (ds_cpu2_hcr_vi), + .ds_cpu2_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_cpu2_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_cpu2_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_cpu2_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_cpu2_reset_req (ds_cpu2_reset_req), + .ds_cpu2_sevl_req (ds_cpu2_sevl_req), + .ds_cpu2_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_cpu2_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_cpu2_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_cpu2_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_cpu2_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_cpu2_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_cpu2_wfe_req (ds_cpu2_wfe_req), + .ds_cpu2_wfi_req (ds_cpu2_wfi_req), + .ds_cpu3_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpu3_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_cpu3_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_cpu3_flush (ds_cpu3_flush), + .ds_cpu3_flush_type (ds_cpu3_flush_type[5:0]), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_hcr_vf (ds_cpu3_hcr_vf), + .ds_cpu3_hcr_vi (ds_cpu3_hcr_vi), + .ds_cpu3_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_cpu3_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_cpu3_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_cpu3_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_cpu3_reset_req (ds_cpu3_reset_req), + .ds_cpu3_sevl_req (ds_cpu3_sevl_req), + .ds_cpu3_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_cpu3_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_cpu3_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_cpu3_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_cpu3_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_cpu3_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_cpu3_wfe_req (ds_cpu3_wfe_req), + .ds_cpu3_wfi_req (ds_cpu3_wfi_req), + .dt_cpu0_apb_active_pclk (dt_cpu0_apb_active_pclk), + .dt_cpu0_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cpu0_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cpu0_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_cpu0_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_cpu0_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_cpu0_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_cpu0_poreset_status_ack_pclk (dt_cpu0_poreset_status_ack_pclk), + .dt_cpu0_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_apb_active_pclk (dt_cpu1_apb_active_pclk), + .dt_cpu1_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cpu1_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cpu1_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_cpu1_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_cpu1_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_cpu1_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_cpu1_poreset_status_ack_pclk (dt_cpu1_poreset_status_ack_pclk), + .dt_cpu1_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_apb_active_pclk (dt_cpu2_apb_active_pclk), + .dt_cpu2_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cpu2_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cpu2_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_cpu2_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_cpu2_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_cpu2_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_cpu2_poreset_status_ack_pclk (dt_cpu2_poreset_status_ack_pclk), + .dt_cpu2_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_apb_active_pclk (dt_cpu3_apb_active_pclk), + .dt_cpu3_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cpu3_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cpu3_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_cpu3_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_cpu3_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_cpu3_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_cpu3_poreset_status_ack_pclk (dt_cpu3_poreset_status_ack_pclk), + .dt_cpu3_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_cpu0_snp_active (l2_cpu0_snp_active), + .l2_cpu1_snp_active (l2_cpu1_snp_active), + .l2_cpu2_snp_active (l2_cpu2_snp_active), + .l2_cpu3_snp_active (l2_cpu3_snp_active), + .l2_idle (l2_idle), + .l2_mbist1_en_b1 (l2_mbist1_en_b1[`MAIA_CN:0]), + .l2_reset3 (l2_reset3), + .l2_sky_link_stopped (l2_sky_link_stopped), + .ls_cpu0_clrexmon (ls_cpu0_clrexmon), + .ls_cpu1_clrexmon (ls_cpu1_clrexmon), + .ls_cpu2_clrexmon (ls_cpu2_clrexmon), + .ls_cpu3_clrexmon (ls_cpu3_clrexmon), + .nCORERESET (nCORERESET[`MAIA_CN:0]), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .ncommirq_cpu0_i (ncommirq_cpu0_i), + .ncommirq_cpu1_i (ncommirq_cpu1_i), + .ncommirq_cpu2_i (ncommirq_cpu2_i), + .ncommirq_cpu3_i (ncommirq_cpu3_i), + .npmuirq_cpu0_i (npmuirq_cpu0_i), + .npmuirq_cpu1_i (npmuirq_cpu1_i), + .npmuirq_cpu2_i (npmuirq_cpu2_i), + .npmuirq_cpu3_i (npmuirq_cpu3_i), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_event_sev (tm_cpu0_event_sev), + .tm_cpu1_event_sev (tm_cpu1_event_sev), + .tm_cpu2_event_sev (tm_cpu2_event_sev), + .tm_cpu3_event_sev (tm_cpu3_event_sev) + ); // uck_logic + + maia_cpu_io ucpu_io( // outputs + .aa64naa32_cpu0_o (aa64naa32_cpu0_o), + .aa64naa32_cpu1_o (aa64naa32_cpu1_o), + .aa64naa32_cpu2_o (aa64naa32_cpu2_o), + .aa64naa32_cpu3_o (aa64naa32_cpu3_o), + .cfgend_cpu0_o (cfgend_cpu0_o), + .cfgend_cpu1_o (cfgend_cpu1_o), + .cfgend_cpu2_o (cfgend_cpu2_o), + .cfgend_cpu3_o (cfgend_cpu3_o), + .cfgte_cpu0_o (cfgte_cpu0_o), + .cfgte_cpu1_o (cfgte_cpu1_o), + .cfgte_cpu2_o (cfgte_cpu2_o), + .cfgte_cpu3_o (cfgte_cpu3_o), + .clrexmon_c1 (clrexmon_c1), + .clrexmonack_o (CLREXMONACK), + .clusteridaff1_cpu0_o (clusteridaff1_cpu0_o[7:0]), + .clusteridaff1_cpu1_o (clusteridaff1_cpu1_o[7:0]), + .clusteridaff1_cpu2_o (clusteridaff1_cpu2_o[7:0]), + .clusteridaff1_cpu3_o (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu0_o (clusteridaff2_cpu0_o[7:0]), + .clusteridaff2_cpu1_o (clusteridaff2_cpu1_o[7:0]), + .clusteridaff2_cpu2_o (clusteridaff2_cpu2_o[7:0]), + .clusteridaff2_cpu3_o (clusteridaff2_cpu3_o[7:0]), + .commrx_o (COMMRX[`MAIA_CN:0]), + .commtx_o (COMMTX[`MAIA_CN:0]), + .cp15sdisable_cpu0_o (cp15sdisable_cpu0_o), + .cp15sdisable_cpu1_o (cp15sdisable_cpu1_o), + .cp15sdisable_cpu2_o (cp15sdisable_cpu2_o), + .cp15sdisable_cpu3_o (cp15sdisable_cpu3_o), + .cpuid_cpu0_o (cpuid_cpu0_o[1:0]), + .cpuid_cpu1_o (cpuid_cpu1_o[1:0]), + .cpuid_cpu2_o (cpuid_cpu2_o[1:0]), + .cpuid_cpu3_o (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu0_o (cryptodisable_cpu0_o), + .cryptodisable_cpu1_o (cryptodisable_cpu1_o), + .cryptodisable_cpu2_o (cryptodisable_cpu2_o), + .cryptodisable_cpu3_o (cryptodisable_cpu3_o), + .dbgack_o (DBGACK[`MAIA_CN:0]), + .dbgen_cpu0_o (dbgen_cpu0_o), + .dbgen_cpu1_o (dbgen_cpu1_o), + .dbgen_cpu2_o (dbgen_cpu2_o), + .dbgen_cpu3_o (dbgen_cpu3_o), + .dbgl1rstdisable_cpu0_o (dbgl1rstdisable_cpu0_o), + .dbgl1rstdisable_cpu1_o (dbgl1rstdisable_cpu1_o), + .dbgl1rstdisable_cpu2_o (dbgl1rstdisable_cpu2_o), + .dbgl1rstdisable_cpu3_o (dbgl1rstdisable_cpu3_o), + .dbgnopwrdwn_o (DBGNOPWRDWN[`MAIA_CN:0]), + .dbgromaddr_cpu0_o (dbgromaddr_cpu0_o[43:12]), + .dbgromaddr_cpu1_o (dbgromaddr_cpu1_o[43:12]), + .dbgromaddr_cpu2_o (dbgromaddr_cpu2_o[43:12]), + .dbgromaddr_cpu3_o (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu0_o (dbgromaddrv_cpu0_o), + .dbgromaddrv_cpu1_o (dbgromaddrv_cpu1_o), + .dbgromaddrv_cpu2_o (dbgromaddrv_cpu2_o), + .dbgromaddrv_cpu3_o (dbgromaddrv_cpu3_o), + .dbgrstreq_o (DBGRSTREQ[`MAIA_CN:0]), + .dftcrclkdisable_cpu0_o (dftcrclkdisable_cpu0_o), + .dftcrclkdisable_cpu1_o (dftcrclkdisable_cpu1_o), + .dftcrclkdisable_cpu2_o (dftcrclkdisable_cpu2_o), + .dftcrclkdisable_cpu3_o (dftcrclkdisable_cpu3_o), + .dftramhold_cpu0_o (dftramhold_cpu0_o), + .dftramhold_cpu1_o (dftramhold_cpu1_o), + .dftramhold_cpu2_o (dftramhold_cpu2_o), + .dftramhold_cpu3_o (dftramhold_cpu3_o), + .dftrstdisable_cpu0_o (dftrstdisable_cpu0_o), + .dftrstdisable_cpu1_o (dftrstdisable_cpu1_o), + .dftrstdisable_cpu2_o (dftrstdisable_cpu2_o), + .dftrstdisable_cpu3_o (dftrstdisable_cpu3_o), + .dftse_cpu0_o (dftse_cpu0_o), + .dftse_cpu1_o (dftse_cpu1_o), + .dftse_cpu2_o (dftse_cpu2_o), + .dftse_cpu3_o (dftse_cpu3_o), + .eventi_sev (eventi_sev), + .evento_o (EVENTO), + .giccdisable_cpu0_o (giccdisable_cpu0_o), + .giccdisable_cpu1_o (giccdisable_cpu1_o), + .giccdisable_cpu2_o (giccdisable_cpu2_o), + .giccdisable_cpu3_o (giccdisable_cpu3_o), + .ncommirq_o (nCOMMIRQ[`MAIA_CN:0]), + .ncorereset_cpu0_o (ncorereset_cpu0_o), + .ncorereset_cpu1_o (ncorereset_cpu1_o), + .ncorereset_cpu2_o (ncorereset_cpu2_o), + .ncorereset_cpu3_o (ncorereset_cpu3_o), + .ncpuporeset_cpu0_o (ncpuporeset_cpu0_o), + .ncpuporeset_cpu1_o (ncpuporeset_cpu1_o), + .ncpuporeset_cpu2_o (ncpuporeset_cpu2_o), + .ncpuporeset_cpu3_o (ncpuporeset_cpu3_o), + .niden_cpu0_o (niden_cpu0_o), + .niden_cpu1_o (niden_cpu1_o), + .niden_cpu2_o (niden_cpu2_o), + .niden_cpu3_o (niden_cpu3_o), + .nmbistreset_cpu0_o (nmbistreset_cpu0_o), + .nmbistreset_cpu1_o (nmbistreset_cpu1_o), + .nmbistreset_cpu2_o (nmbistreset_cpu2_o), + .nmbistreset_cpu3_o (nmbistreset_cpu3_o), + .npmuirq_o (nPMUIRQ[`MAIA_CN:0]), + .pmuevent0_o (PMUEVENT0[24:0]), + .pmuevent1_o (PMUEVENT1[24:0]), + .pmuevent2_o (PMUEVENT2[24:0]), + .pmuevent3_o (PMUEVENT3[24:0]), + .rvbaraddr_cpu0_o (rvbaraddr_cpu0_o[43:2]), + .rvbaraddr_cpu1_o (rvbaraddr_cpu1_o[43:2]), + .rvbaraddr_cpu2_o (rvbaraddr_cpu2_o[43:2]), + .rvbaraddr_cpu3_o (rvbaraddr_cpu3_o[43:2]), + .smpen_o (SMPEN[`MAIA_CN:0]), + .spiden_cpu0_o (spiden_cpu0_o), + .spiden_cpu1_o (spiden_cpu1_o), + .spiden_cpu2_o (spiden_cpu2_o), + .spiden_cpu3_o (spiden_cpu3_o), + .spniden_cpu0_o (spniden_cpu0_o), + .spniden_cpu1_o (spniden_cpu1_o), + .spniden_cpu2_o (spniden_cpu2_o), + .spniden_cpu3_o (spniden_cpu3_o), + .vinithi_cpu0_o (vinithi_cpu0_o), + .vinithi_cpu1_o (vinithi_cpu1_o), + .vinithi_cpu2_o (vinithi_cpu2_o), + .vinithi_cpu3_o (vinithi_cpu3_o), + + // inputs + .aa64naa32_i (AA64nAA32[`MAIA_CN:0]), + .cfgend_i (CFGEND[`MAIA_CN:0]), + .cfgte_i (CFGTE[`MAIA_CN:0]), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_areset_l2dt (ck_cpu0_areset_l2dt), + .ck_cpu0_commrx (ck_cpu0_commrx), + .ck_cpu0_commtx (ck_cpu0_commtx), + .ck_cpu0_dbgnopwrdwn (ck_cpu0_dbgnopwrdwn), + .ck_cpu0_dbgrstreq (ck_cpu0_dbgrstreq), + .ck_cpu0_ncommirq (ck_cpu0_ncommirq), + .ck_cpu0_npmuirq (ck_cpu0_npmuirq), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu0_reset1_n_l2dt (ck_cpu0_reset1_n_l2dt), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_areset_l2dt (ck_cpu1_areset_l2dt), + .ck_cpu1_commrx (ck_cpu1_commrx), + .ck_cpu1_commtx (ck_cpu1_commtx), + .ck_cpu1_dbgnopwrdwn (ck_cpu1_dbgnopwrdwn), + .ck_cpu1_dbgrstreq (ck_cpu1_dbgrstreq), + .ck_cpu1_ncommirq (ck_cpu1_ncommirq), + .ck_cpu1_npmuirq (ck_cpu1_npmuirq), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu1_reset1_n_l2dt (ck_cpu1_reset1_n_l2dt), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_areset_l2dt (ck_cpu2_areset_l2dt), + .ck_cpu2_commrx (ck_cpu2_commrx), + .ck_cpu2_commtx (ck_cpu2_commtx), + .ck_cpu2_dbgnopwrdwn (ck_cpu2_dbgnopwrdwn), + .ck_cpu2_dbgrstreq (ck_cpu2_dbgrstreq), + .ck_cpu2_ncommirq (ck_cpu2_ncommirq), + .ck_cpu2_npmuirq (ck_cpu2_npmuirq), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu2_reset1_n_l2dt (ck_cpu2_reset1_n_l2dt), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_areset_l2dt (ck_cpu3_areset_l2dt), + .ck_cpu3_commrx (ck_cpu3_commrx), + .ck_cpu3_commtx (ck_cpu3_commtx), + .ck_cpu3_dbgnopwrdwn (ck_cpu3_dbgnopwrdwn), + .ck_cpu3_dbgrstreq (ck_cpu3_dbgrstreq), + .ck_cpu3_ncommirq (ck_cpu3_ncommirq), + .ck_cpu3_npmuirq (ck_cpu3_npmuirq), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_cpu3_reset1_n_l2dt (ck_cpu3_reset1_n_l2dt), + .ck_gclkfr (ck_gclkfr), + .clrexmonreq_i (CLREXMONREQ), + .clusteridaff1_i (CLUSTERIDAFF1[7:0]), + .clusteridaff2_i (CLUSTERIDAFF2[7:0]), + .cp15sdisable_i (CP15SDISABLE[`MAIA_CN:0]), + .cryptodisable_i (CRYPTODISABLE[`MAIA_CN:0]), + .dbgack_cpu0_i (dbgack_cpu0_i), + .dbgack_cpu1_i (dbgack_cpu1_i), + .dbgack_cpu2_i (dbgack_cpu2_i), + .dbgack_cpu3_i (dbgack_cpu3_i), + .dbgen_i (DBGEN[`MAIA_CN:0]), + .dbgl1rstdisable_i (DBGL1RSTDISABLE), + .dbgromaddr_i (DBGROMADDR[43:12]), + .dbgromaddrv_i (DBGROMADDRV), + .dftcrclkdisable_i (DFTCRCLKDISABLE[`MAIA_CN:0]), + .dftramhold_i (DFTRAMHOLD), + .dftrstdisable_i (DFTRSTDISABLE), + .dftse_i (DFTSE), + .ds_cpu0_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_cpu0_sev_req (ds_cpu0_sev_req), + .ds_cpu1_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_cpu1_sev_req (ds_cpu1_sev_req), + .ds_cpu2_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_cpu2_sev_req (ds_cpu2_sev_req), + .ds_cpu3_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_cpu3_sev_req (ds_cpu3_sev_req), + .eventi_i (EVENTI), + .giccdisable_i (GICCDISABLE), + .l2_reset3 (l2_reset3), + .ncorereset_i (nCORERESET[`MAIA_CN:0]), + .ncpuporeset_i (nCPUPORESET[`MAIA_CN:0]), + .niden_i (NIDEN[`MAIA_CN:0]), + .nmbistreset_i (nMBISTRESET), + .pm_export_cpu0_i (pm_export_cpu0_i), + .pm_export_cpu1_i (pm_export_cpu1_i), + .pm_export_cpu2_i (pm_export_cpu2_i), + .pm_export_cpu3_i (pm_export_cpu3_i), + .pmuevent_cpu0_i (pmuevent_cpu0_i[24:0]), + .pmuevent_cpu1_i (pmuevent_cpu1_i[24:0]), + .pmuevent_cpu2_i (pmuevent_cpu2_i[24:0]), + .pmuevent_cpu3_i (pmuevent_cpu3_i[24:0]), + .rvbaraddr0_i (RVBARADDR0[43:2]), + .rvbaraddr1_i (RVBARADDR1[43:2]), + .rvbaraddr2_i (RVBARADDR2[43:2]), + .rvbaraddr3_i (RVBARADDR3[43:2]), + .spiden_i (SPIDEN[`MAIA_CN:0]), + .spniden_i (SPNIDEN[`MAIA_CN:0]), + .vinithi_i (VINITHI[`MAIA_CN:0]) + ); // ucpu_io + + maia_dt_sb udt_sb( // outputs + .afreadym0_o (AFREADYM0), + .afreadym1_o (AFREADYM1), + .afreadym2_o (AFREADYM2), + .afreadym3_o (AFREADYM3), + .afvalidm_cpu0_o (afvalidm_cpu0_o), + .afvalidm_cpu1_o (afvalidm_cpu1_o), + .afvalidm_cpu2_o (afvalidm_cpu2_o), + .afvalidm_cpu3_o (afvalidm_cpu3_o), + .atbytesm0_o (ATBYTESM0[1:0]), + .atbytesm1_o (ATBYTESM1[1:0]), + .atbytesm2_o (ATBYTESM2[1:0]), + .atbytesm3_o (ATBYTESM3[1:0]), + .atclken_cpu0_o (atclken_cpu0_o), + .atclken_cpu1_o (atclken_cpu1_o), + .atclken_cpu2_o (atclken_cpu2_o), + .atclken_cpu3_o (atclken_cpu3_o), + .atdatam0_o (ATDATAM0[31:0]), + .atdatam1_o (ATDATAM1[31:0]), + .atdatam2_o (ATDATAM2[31:0]), + .atdatam3_o (ATDATAM3[31:0]), + .atidm0_o (ATIDM0[6:0]), + .atidm1_o (ATIDM1[6:0]), + .atidm2_o (ATIDM2[6:0]), + .atidm3_o (ATIDM3[6:0]), + .atreadym_cpu0_o (atreadym_cpu0_o), + .atreadym_cpu1_o (atreadym_cpu1_o), + .atreadym_cpu2_o (atreadym_cpu2_o), + .atreadym_cpu3_o (atreadym_cpu3_o), + .atvalidm0_o (ATVALIDM0), + .atvalidm1_o (ATVALIDM1), + .atvalidm2_o (ATVALIDM2), + .atvalidm3_o (ATVALIDM3), + .syncreqm_cpu0_o (syncreqm_cpu0_o), + .syncreqm_cpu1_o (syncreqm_cpu1_o), + .syncreqm_cpu2_o (syncreqm_cpu2_o), + .syncreqm_cpu3_o (syncreqm_cpu3_o), + .tsvalueb_cpu0_o (tsvalueb_cpu0_o[63:0]), + .tsvalueb_cpu1_o (tsvalueb_cpu1_o[63:0]), + .tsvalueb_cpu2_o (tsvalueb_cpu2_o[63:0]), + .tsvalueb_cpu3_o (tsvalueb_cpu3_o[63:0]), + + // inputs + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .TSVALUEB (TSVALUEB[63:0]), + .afreadym_cpu0_i (afreadym_cpu0_i), + .afreadym_cpu1_i (afreadym_cpu1_i), + .afreadym_cpu2_i (afreadym_cpu2_i), + .afreadym_cpu3_i (afreadym_cpu3_i), + .afvalidm0_i (AFVALIDM0), + .afvalidm1_i (AFVALIDM1), + .afvalidm2_i (AFVALIDM2), + .afvalidm3_i (AFVALIDM3), + .atbytesm_cpu0_i (atbytesm_cpu0_i[1:0]), + .atbytesm_cpu1_i (atbytesm_cpu1_i[1:0]), + .atbytesm_cpu2_i (atbytesm_cpu2_i[1:0]), + .atbytesm_cpu3_i (atbytesm_cpu3_i[1:0]), + .atclken_i (ATCLKEN), + .atdatam_cpu0_i (atdatam_cpu0_i[31:0]), + .atdatam_cpu1_i (atdatam_cpu1_i[31:0]), + .atdatam_cpu2_i (atdatam_cpu2_i[31:0]), + .atdatam_cpu3_i (atdatam_cpu3_i[31:0]), + .atidm_cpu0_i (atidm_cpu0_i[6:0]), + .atidm_cpu1_i (atidm_cpu1_i[6:0]), + .atidm_cpu2_i (atidm_cpu2_i[6:0]), + .atidm_cpu3_i (atidm_cpu3_i[6:0]), + .atreadym0_i (ATREADYM0), + .atreadym1_i (ATREADYM1), + .atreadym2_i (ATREADYM2), + .atreadym3_i (ATREADYM3), + .atvalidm_cpu0_i (atvalidm_cpu0_i), + .atvalidm_cpu1_i (atvalidm_cpu1_i), + .atvalidm_cpu2_i (atvalidm_cpu2_i), + .atvalidm_cpu3_i (atvalidm_cpu3_i), + .ck_gclkfr (ck_gclkfr), + .dt_cpu0_trcauxctlr_sb_rcg_disable_pclk (dt_cpu0_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu1_trcauxctlr_sb_rcg_disable_pclk (dt_cpu1_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu2_trcauxctlr_sb_rcg_disable_pclk (dt_cpu2_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu3_trcauxctlr_sb_rcg_disable_pclk (dt_cpu3_trcauxctlr_sb_rcg_disable_pclk), + .etclken_cpu0_i (etclken_cpu0_i), + .etclken_cpu1_i (etclken_cpu1_i), + .etclken_cpu2_i (etclken_cpu2_i), + .etclken_cpu3_i (etclken_cpu3_i), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nMBISTRESET (nMBISTRESET), + .syncreqm0_i (SYNCREQM0), + .syncreqm1_i (SYNCREQM1), + .syncreqm2_i (SYNCREQM2), + .syncreqm3_i (SYNCREQM3) + ); // udt_sb + + maia_ncpu_reg_rep uncpu_reg_rep( // outputs + .ds_cpu0_ic_aa64naa32_reg_o (ds_cpu0_ic_aa64naa32_i), + .ds_cpu0_ic_cpsr_mode_reg_o (ds_cpu0_ic_cpsr_mode_i[4:0]), + .ds_cpu0_ic_hcr_change_reg_o (ds_cpu0_ic_hcr_change_i), + .ds_cpu0_ic_sample_spr_reg_o (ds_cpu0_ic_sample_spr_i), + .ds_cpu0_ic_scr_change_reg_o (ds_cpu0_ic_scr_change_i), + .ds_cpu1_ic_aa64naa32_reg_o (ds_cpu1_ic_aa64naa32_i), + .ds_cpu1_ic_cpsr_mode_reg_o (ds_cpu1_ic_cpsr_mode_i[4:0]), + .ds_cpu1_ic_hcr_change_reg_o (ds_cpu1_ic_hcr_change_i), + .ds_cpu1_ic_sample_spr_reg_o (ds_cpu1_ic_sample_spr_i), + .ds_cpu1_ic_scr_change_reg_o (ds_cpu1_ic_scr_change_i), + .ds_cpu2_ic_aa64naa32_reg_o (ds_cpu2_ic_aa64naa32_i), + .ds_cpu2_ic_cpsr_mode_reg_o (ds_cpu2_ic_cpsr_mode_i[4:0]), + .ds_cpu2_ic_hcr_change_reg_o (ds_cpu2_ic_hcr_change_i), + .ds_cpu2_ic_sample_spr_reg_o (ds_cpu2_ic_sample_spr_i), + .ds_cpu2_ic_scr_change_reg_o (ds_cpu2_ic_scr_change_i), + .ds_cpu3_ic_aa64naa32_reg_o (ds_cpu3_ic_aa64naa32_i), + .ds_cpu3_ic_cpsr_mode_reg_o (ds_cpu3_ic_cpsr_mode_i[4:0]), + .ds_cpu3_ic_hcr_change_reg_o (ds_cpu3_ic_hcr_change_i), + .ds_cpu3_ic_sample_spr_reg_o (ds_cpu3_ic_sample_spr_i), + .ds_cpu3_ic_scr_change_reg_o (ds_cpu3_ic_scr_change_i), + .ic_block_eoi_sgi_wr_reg_o (ic_block_eoi_sgi_wr[`MAIA_CN:0]), + .ic_el_change_complete_reg_o (ic_el_change_complete[`MAIA_CN:0]), + .ic_hcr_change_complete_reg_o (ic_hcr_change_complete[`MAIA_CN:0]), + .ic_ich_el2_tall0_reg_o (ic_ich_el2_tall0[`MAIA_CN:0]), + .ic_ich_el2_tall1_reg_o (ic_ich_el2_tall1[`MAIA_CN:0]), + .ic_ich_el2_tc_reg_o (ic_ich_el2_tc[`MAIA_CN:0]), + .ic_nfiq_reg_o (ic_nfiq[`MAIA_CN:0]), + .ic_nirq_reg_o (ic_nirq[`MAIA_CN:0]), + .ic_nsei_reg_o (ic_nsei[`MAIA_CN:0]), + .ic_nvfiq_reg_o (ic_nvfiq[`MAIA_CN:0]), + .ic_nvirq_reg_o (ic_nvirq[`MAIA_CN:0]), + .ic_nvsei_reg_o (ic_nvsei[`MAIA_CN:0]), + .ic_sample_spr_reg_o (ic_sample_spr[`MAIA_CN:0]), + .ic_scr_change_complete_reg_o (ic_scr_change_complete[`MAIA_CN:0]), + .ic_sra_el1ns_en_reg_o (ic_sra_el1ns_en[`MAIA_CN:0]), + .ic_sra_el1s_en_reg_o (ic_sra_el1s_en[`MAIA_CN:0]), + .ic_sra_el2_en_reg_o (ic_sra_el2_en[`MAIA_CN:0]), + .ic_sra_el3_en_reg_o (ic_sra_el3_en[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap_reg_o (ic_sre_el1ns_hyp_trap[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap_reg_o (ic_sre_el1ns_mon_trap[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap_reg_o (ic_sre_el1s_mon_trap[`MAIA_CN:0]), + .ic_sre_el2_mon_trap_reg_o (ic_sre_el2_mon_trap[`MAIA_CN:0]), + + // inputs + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_cpu0_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_cpu0_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_cpu0_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_cpu0_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_cpu1_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_cpu1_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_cpu1_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_cpu1_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_cpu1_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_cpu2_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_cpu2_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_cpu2_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_cpu2_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_cpu2_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_cpu3_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_cpu3_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_cpu3_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_cpu3_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_cpu3_ic_scr_change (ds_cpu3_ic_scr_change), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr_o[`MAIA_CN:0]), + .ic_el_change_complete (ic_el_change_complete_o[`MAIA_CN:0]), + .ic_hcr_change_complete (ic_hcr_change_complete_o[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0_o[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1_o[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc_o[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .ic_sample_spr (ic_sample_spr_o[`MAIA_CN:0]), + .ic_scr_change_complete (ic_scr_change_complete_o[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en_o[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en_o[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en_o[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en_o[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap_o[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap_o[`MAIA_CN:0]) + ); // uncpu_reg_rep + +//----------------------------------------------------------------------------- +// OVL Assertions +//----------------------------------------------------------------------------- +`ifdef ARM_ASSERT_ON + `include "maia_noncpu_feq28_s_val.v" +`endif + +endmodule // maia_noncpu_feq28_s + +//ARMAUTO UNDEF START +`define MAIA_UNDEFINE +`include "maia_header.v" +`undef MAIA_UNDEFINE +//ARMAUTO UNDEF END diff --git a/Security Algo Accelerator/logical/maia/verilog/maia_noncpu_s.v b/Security Algo Accelerator/logical/maia/verilog/maia_noncpu_s.v new file mode 100644 index 0000000000..431c8f5de9 --- /dev/null +++ b/Security Algo Accelerator/logical/maia/verilog/maia_noncpu_s.v @@ -0,0 +1,7952 @@ +//----------------------------------------------------------------------------- +// The confidential and proprietary information contained in this file may +// only be used by a person authorised under and to the extent permitted +// by a subsisting licensing agreement from ARM Limited. +// +// (C) COPYRIGHT 2013-2014 ARM Limited. +// ALL RIGHTS RESERVED +// +// This entire notice must be reproduced on all copies of this file +// and copies of this file may only be made by a person if such person is +// permitted to do so under the terms of a subsisting license agreement +// from ARM Limited. +// +// Filename : $RCSfile: maia_noncpu.v $ +// Checked In : $Date: 2015-05-06 10:47:09 -0500 (Wed, 06 May 2015) $ +// Revision : $Revision: 73443 $ +// Release Information : Cortex-A72-r1p0-00rel0 +// +//----------------------------------------------------------------------------- +// Verilog-2001 (IEEE Std 1364-2001) +//----------------------------------------------------------------------------- + +//# +//# Overview +//# ======== +//# + +// +// This is top-level interconnect layer for the non-CPU blocks at the Maia top-level. +// + +//# +//# Module Declaration +//# ================== +//# + +`include "maia_header.v" + +`define MAIA_CN 3 + +module maia_noncpu_s ( + CLK, + CLKEN, + nCPUPORESET, + nCORERESET, + nL2RESET, + L2RSTDISABLE, + WARMRSTREQ, + CFGEND, + VINITHI, + CFGTE, + CP15SDISABLE, + CLUSTERIDAFF1, + CLUSTERIDAFF2, + AA64nAA32, + RVBARADDR0, +// BEGIN INCLUDE FOR CPU1 + RVBARADDR1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + RVBARADDR2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + RVBARADDR3, +// END INCLUDE FOR CPU3 + CRYPTODISABLE, + nFIQ, + nIRQ, + nSEI, + nREI, + nVFIQ, + nVIRQ, + nVSEI, +// BEGIN NO-GIC pins + nVCPUMNTIRQ, +// END NO-GIC pins + PERIPHBASE, +// BEGIN NO-GIC pins + GICCDISABLE, + ICDTVALID, + ICDTREADY, + ICDTDATA, + ICDTLAST, + ICDTDEST, + ICCTVALID, + ICCTREADY, + ICCTDATA, + ICCTLAST, + ICCTID, +// END NO-GIC pins + CNTVALUEB, + CNTCLKEN, + nCNTPNSIRQ, + nCNTPSIRQ, + nCNTVIRQ, + nCNTHPIRQ, + CLREXMONREQ, + CLREXMONACK, + EVENTI, + EVENTO, + STANDBYWFI, + STANDBYWFE, + STANDBYWFIL2, + SMPEN, + CPUQACTIVE, + CPUQREQn, + CPUQACCEPTn, + CPUQDENY, + L2QACTIVE, + L2QREQn, + L2QACCEPTn, + L2QDENY, + L2FLUSHREQ, + L2FLUSHDONE, + nINTERRIRQ, + nEXTERRIRQ, + SYSBARDISABLE, + BROADCASTINNER, + BROADCASTOUTER, + BROADCASTCACHEMAINT, + SCLKEN, + SINACT, + NODEID, + TXSACTIVE, + RXSACTIVE, + TXLINKACTIVEREQ, + TXLINKACTIVEACK, + RXLINKACTIVEREQ, + RXLINKACTIVEACK, + TXREQFLITPEND, + TXREQFLITV, + TXREQFLIT, + REQMEMATTR, + TXREQLCRDV, + TXRSPFLITPEND, + TXRSPFLITV, + TXRSPFLIT, + TXRSPLCRDV, + TXDATFLITPEND, + TXDATFLITV, + TXDATFLIT, + TXDATLCRDV, + RXSNPFLITPEND, + RXSNPFLITV, + RXSNPFLIT, + RXSNPLCRDV, + RXRSPFLITPEND, + RXRSPFLITV, + RXRSPFLIT, + RXRSPLCRDV, + RXDATFLITPEND, + RXDATFLITV, + RXDATFLIT, + RXDATLCRDV, + SAMMNBASE, + SAMADDRMAP0, + SAMADDRMAP1, + SAMADDRMAP2, + SAMADDRMAP3, + SAMADDRMAP4, + SAMADDRMAP5, + SAMADDRMAP6, + SAMADDRMAP7, + SAMADDRMAP8, + SAMADDRMAP9, + SAMADDRMAP10, + SAMADDRMAP11, + SAMADDRMAP12, + SAMADDRMAP13, + SAMADDRMAP14, + SAMADDRMAP15, + SAMADDRMAP16, + SAMADDRMAP17, + SAMADDRMAP18, + SAMADDRMAP19, + SAMMNNODEID, + SAMHNI0NODEID, + SAMHNI1NODEID, + SAMHNF0NODEID, + SAMHNF1NODEID, + SAMHNF2NODEID, + SAMHNF3NODEID, + SAMHNF4NODEID, + SAMHNF5NODEID, + SAMHNF6NODEID, + SAMHNF7NODEID, + SAMHNFMODE, +// BEGIN NO-ACP pins + ACLKENS, + AINACTS, + AWREADYS, + AWVALIDS, + AWIDS, + AWADDRS, + AWLENS, + AWCACHES, + AWUSERS, + AWPROTS, + WREADYS, + WVALIDS, + WDATAS, + WSTRBS, + WLASTS, + BREADYS, + BVALIDS, + BIDS, + BRESPS, + ARREADYS, + ARVALIDS, + ARIDS, + ARADDRS, + ARLENS, + ARCACHES, + ARUSERS, + ARPROTS, + RREADYS, + RVALIDS, + RIDS, + RDATAS, + RRESPS, + RLASTS, +// END NO-ACP pins + DBGROMADDR, + DBGROMADDRV, + DBGACK, + nCOMMIRQ, + COMMRX, + COMMTX, + DBGRSTREQ, + DBGNOPWRDWN, + DBGL1RSTDISABLE, + nPMUIRQ, + PMUEVENT0, +// BEGIN INCLUDE FOR CPU1 + PMUEVENT1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + PMUEVENT2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + PMUEVENT3, +// END INCLUDE FOR CPU3 + ATCLKEN, + TSVALUEB, + ATREADYM0, + AFVALIDM0, + ATDATAM0, + ATVALIDM0, + ATBYTESM0, + AFREADYM0, + ATIDM0, + SYNCREQM0, +// BEGIN INCLUDE FOR CPU1 + ATREADYM1, + AFVALIDM1, + ATDATAM1, + ATVALIDM1, + ATBYTESM1, + AFREADYM1, + ATIDM1, + SYNCREQM1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ATREADYM2, + AFVALIDM2, + ATDATAM2, + ATVALIDM2, + ATBYTESM2, + AFREADYM2, + ATIDM2, + SYNCREQM2, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ATREADYM3, + AFVALIDM3, + ATDATAM3, + ATVALIDM3, + ATBYTESM3, + AFREADYM3, + ATIDM3, + SYNCREQM3, +// END INCLUDE FOR CPU3 + PCLKDBG, + PCLKENDBG, + nPRESETDBG, + PSELDBG, + PADDRDBG, + PADDRDBG31, + PENABLEDBG, + PWRITEDBG, + PWDATADBG, + PRDATADBG, + PREADYDBG, + PSLVERRDBG, + EDBGRQ, + PMUSNAPSHOTREQ, + PMUSNAPSHOTACK, + DBGPWRDUP, + DBGPWRUPREQ, + CTICHIN, + CTICHOUTACK, + CTICHOUT, + CTICHINACK, + CISBYPASS, + CIHSBYPASS, + CTIIRQ, + CTIIRQACK, + DBGEN, + NIDEN, + SPIDEN, + SPNIDEN, + DFTSE, + DFTRSTDISABLE, + DFTCRCLKDISABLE, + DFTL2CLKDISABLE, + DFTRAMHOLD, + DFTCLKBYPASS, + DFTMCPHOLD, + nMBISTRESET, + MBISTREQ, + +//----------------------------------------------------------------------------- +// Signals from maia -> maia_cpu_io -> maia_cpu +//----------------------------------------------------------------------------- +// Outputs to maia_cpu + ncpuporeset_cpu0_o, + ncorereset_cpu0_o, + + cfgend_cpu0_o, + cfgte_cpu0_o, + cp15sdisable_cpu0_o, + vinithi_cpu0_o, + clusteridaff1_cpu0_o, + clusteridaff2_cpu0_o, + cpuid_cpu0_o, + aa64naa32_cpu0_o, + rvbaraddr_cpu0_o, + cryptodisable_cpu0_o, + giccdisable_cpu0_o, + + dbgromaddr_cpu0_o, + dbgromaddrv_cpu0_o, + dbgl1rstdisable_cpu0_o, + + dbgen_cpu0_o, + niden_cpu0_o, + spiden_cpu0_o, + spniden_cpu0_o, + + tsvalueb_cpu0_o, + + atclken_cpu0_o, + afvalidm_cpu0_o, + atreadym_cpu0_o, + syncreqm_cpu0_o, + + dftse_cpu0_o, + dftrstdisable_cpu0_o, + dftcrclkdisable_cpu0_o, + dftramhold_cpu0_o, + + nmbistreset_cpu0_o, + +// BEGIN INCLUDE FOR CPU1 + ncpuporeset_cpu1_o, + ncorereset_cpu1_o, + + cfgend_cpu1_o, + cfgte_cpu1_o, + cp15sdisable_cpu1_o, + vinithi_cpu1_o, + clusteridaff1_cpu1_o, + clusteridaff2_cpu1_o, + cpuid_cpu1_o, + aa64naa32_cpu1_o, + rvbaraddr_cpu1_o, + cryptodisable_cpu1_o, + giccdisable_cpu1_o, + + dbgromaddr_cpu1_o, + dbgromaddrv_cpu1_o, + dbgl1rstdisable_cpu1_o, + + dbgen_cpu1_o, + niden_cpu1_o, + spiden_cpu1_o, + spniden_cpu1_o, + + tsvalueb_cpu1_o, + + atclken_cpu1_o, + afvalidm_cpu1_o, + atreadym_cpu1_o, + syncreqm_cpu1_o, + + dftse_cpu1_o, + dftrstdisable_cpu1_o, + dftcrclkdisable_cpu1_o, + dftramhold_cpu1_o, + + nmbistreset_cpu1_o, +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + ncpuporeset_cpu2_o, + ncorereset_cpu2_o, + + cfgend_cpu2_o, + cfgte_cpu2_o, + cp15sdisable_cpu2_o, + vinithi_cpu2_o, + clusteridaff1_cpu2_o, + clusteridaff2_cpu2_o, + cpuid_cpu2_o, + aa64naa32_cpu2_o, + rvbaraddr_cpu2_o, + cryptodisable_cpu2_o, + giccdisable_cpu2_o, + + dbgromaddr_cpu2_o, + dbgromaddrv_cpu2_o, + dbgl1rstdisable_cpu2_o, + + dbgen_cpu2_o, + niden_cpu2_o, + spiden_cpu2_o, + spniden_cpu2_o, + + tsvalueb_cpu2_o, + + atclken_cpu2_o, + afvalidm_cpu2_o, + atreadym_cpu2_o, + syncreqm_cpu2_o, + + dftse_cpu2_o, + dftrstdisable_cpu2_o, + dftcrclkdisable_cpu2_o, + dftramhold_cpu2_o, + + nmbistreset_cpu2_o, +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + ncpuporeset_cpu3_o, + ncorereset_cpu3_o, + + cfgend_cpu3_o, + cfgte_cpu3_o, + cp15sdisable_cpu3_o, + vinithi_cpu3_o, + clusteridaff1_cpu3_o, + clusteridaff2_cpu3_o, + cpuid_cpu3_o, + aa64naa32_cpu3_o, + rvbaraddr_cpu3_o, + cryptodisable_cpu3_o, + giccdisable_cpu3_o, + + dbgromaddr_cpu3_o, + dbgromaddrv_cpu3_o, + dbgl1rstdisable_cpu3_o, + + dbgen_cpu3_o, + niden_cpu3_o, + spiden_cpu3_o, + spniden_cpu3_o, + + tsvalueb_cpu3_o, + + atclken_cpu3_o, + afvalidm_cpu3_o, + atreadym_cpu3_o, + syncreqm_cpu3_o, + + dftse_cpu3_o, + dftrstdisable_cpu3_o, + dftcrclkdisable_cpu3_o, + dftramhold_cpu3_o, + + nmbistreset_cpu3_o, +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Signals from maia_cpu -> maia_cpu_io -> maia +//----------------------------------------------------------------------------- +// Inputs from maia_cpu + ds_cpu0_sev_req, + ds_cpu0_sevl_req, + ds_cpu0_cpuectlr_smp, + + ncommirq_cpu0_i, + commrx_cpu0_i, + commtx_cpu0_i, + dbgack_cpu0_i, + dbgrstreq_cpu0_i, + dbgnopwrdwn_cpu0_i, + + npmuirq_cpu0_i, + pmuevent_cpu0_i, + pm_export_cpu0_i, + + etclken_cpu0_i, + afreadym_cpu0_i, + atbytesm_cpu0_i, + atdatam_cpu0_i, + atidm_cpu0_i, + atvalidm_cpu0_i, + +// BEGIN INCLUDE FOR CPU1 + ds_cpu1_sev_req, + ds_cpu1_sevl_req, + ds_cpu1_cpuectlr_smp, + + ncommirq_cpu1_i, + commrx_cpu1_i, + commtx_cpu1_i, + dbgack_cpu1_i, + dbgrstreq_cpu1_i, + dbgnopwrdwn_cpu1_i, + + npmuirq_cpu1_i, + pmuevent_cpu1_i, + pm_export_cpu1_i, + + etclken_cpu1_i, + afreadym_cpu1_i, + atbytesm_cpu1_i, + atdatam_cpu1_i, + atidm_cpu1_i, + atvalidm_cpu1_i, +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + ds_cpu2_sev_req, + ds_cpu2_sevl_req, + ds_cpu2_cpuectlr_smp, + + ncommirq_cpu2_i, + commrx_cpu2_i, + commtx_cpu2_i, + dbgack_cpu2_i, + dbgrstreq_cpu2_i, + dbgnopwrdwn_cpu2_i, + + npmuirq_cpu2_i, + pmuevent_cpu2_i, + pm_export_cpu2_i, + + etclken_cpu2_i, + afreadym_cpu2_i, + atbytesm_cpu2_i, + atdatam_cpu2_i, + atidm_cpu2_i, + atvalidm_cpu2_i, +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + ds_cpu3_sev_req, + ds_cpu3_sevl_req, + ds_cpu3_cpuectlr_smp, + + ncommirq_cpu3_i, + commrx_cpu3_i, + commtx_cpu3_i, + dbgack_cpu3_i, + dbgrstreq_cpu3_i, + dbgnopwrdwn_cpu3_i, + + npmuirq_cpu3_i, + pmuevent_cpu3_i, + pm_export_cpu3_i, + + etclken_cpu3_i, + afreadym_cpu3_i, + atbytesm_cpu3_i, + atdatam_cpu3_i, + atidm_cpu3_i, + atvalidm_cpu3_i, +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// L2 interface +//----------------------------------------------------------------------------- + l2_cpu0_mbist1_addr_b1, + l2_cpu0_mbist1_array_b1, + l2_cpu0_mbist1_be_b1, + l2_cpu0_mbist1_en_b1, + l2_cpu0_mbist1_rd_en_b1, + l2_cpu0_mbist1_wr_en_b1, + l2_cpu0_mbist1_all_b1, +// BEGIN INCLUDE FOR CPU1 + l2_cpu1_mbist1_addr_b1, + l2_cpu1_mbist1_array_b1, + l2_cpu1_mbist1_be_b1, + l2_cpu1_mbist1_en_b1, + l2_cpu1_mbist1_rd_en_b1, + l2_cpu1_mbist1_wr_en_b1, + l2_cpu1_mbist1_all_b1, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + l2_cpu2_mbist1_addr_b1, + l2_cpu2_mbist1_array_b1, + l2_cpu2_mbist1_be_b1, + l2_cpu2_mbist1_en_b1, + l2_cpu2_mbist1_rd_en_b1, + l2_cpu2_mbist1_wr_en_b1, + l2_cpu2_mbist1_all_b1, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + l2_cpu3_mbist1_addr_b1, + l2_cpu3_mbist1_array_b1, + l2_cpu3_mbist1_be_b1, + l2_cpu3_mbist1_en_b1, + l2_cpu3_mbist1_rd_en_b1, + l2_cpu3_mbist1_wr_en_b1, + l2_cpu3_mbist1_all_b1, +// END INCLUDE FOR CPU3 + +// BEGIN L2-CPU interface + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + l2_cpu0_cfg_ecc_en, + l2_cpu0_arb_thrshld_timeout_en, + l2_cpu0_disable_clean_evict_opt, + l2_cpu0_dext_err_r2, + l2_cpu0_dext_err_type_r2, + l2_cpu0_dsngl_ecc_err_r3, + l2_cpu0_ddbl_ecc_err_r3, + l2_cpu0_ddata_r2, + l2_cpu0_barrier_done, + l2_cpu0_spec_valid, + l2_cpu0_spec_bufid, + l2_cpu0_rvalid, + l2_cpu0_rstate, + l2_cpu0_rexfail, + l2_cpu0_rbufid, + l2_cpu0_dvalid_r1, + l2_cpu0_dlast_r1, + l2_cpu0_dbufid_r1, + l2_cpu0_iext_err_r2, + l2_cpu0_iext_err_type_r2, + l2_cpu0_isngl_ecc_err_r3, + l2_cpu0_idbl_ecc_err_r3, + l2_cpu0_idata_r2, + l2_cpu0_ivalid_r1, + l2_cpu0_ibufid_r1, + l2_cpu0_ls_sync_req, + l2_cpu0_ccb_req_addr_c3, + l2_cpu0_ccb_dbg_req_c3, + l2_cpu0_ls_ccb_clken_c3, + l2_cpu0_ls_ccb_req_c3, + l2_cpu0_ccb_req_id_c3, + l2_cpu0_ccb_req_type_c3, + l2_cpu0_ccb_req_info_c3, + l2_cpu0_if_ccb_clken_c3, + l2_cpu0_if_ccb_req_c3, + l2_cpu0_if_sync_req, + l2_cpu0_tlb_ccb_clken_c3, + l2_cpu0_tlb_ccb_req_c3, + l2_cpu0_tlb_sync_req, + l2_cpu0_tlb_sync_complete, + l2_cpu0_tbw_desc_vld, + l2_cpu0_tbw_ext_err, + l2_cpu0_tbw_ext_err_type, + l2_cpu0_tbw_dbl_ecc_err, + l2_cpu0_tbw_desc_data, + l2_cpu0_spr_rd_data, + l2_cpu0_l2_cache_size, + l2_cpu0_pf_throttle_q, + + l2_cpu0_wr_ex_resp, + l2_cpu0_wr_ex_fail, + + l2_cpu0_ic_base, + l2_cpu0_no_intctrl, + + + l2_cpu0_pmu_events, + + ds_cpu0_l2_spr_en, + ds_cpu0_l2_spr_rd, + ds_cpu0_l2_spr_wr, + ds_cpu0_l2_spr_addr, + ds_cpu0_l2_spr_dw, + ds_cpu0_l2_spr_wr_data, + + l2_cpu0_wr_data_vld_x1_q, + l2_cpu0_wr_evict_x1_q, + l2_cpu0_wr_data, + l2_cpu0_ls_rd_haz_vld_arb_q, + l2_cpu0_ls_wr_haz_vld_arb_q, + l2_cpu0_dt_pmu_evt_en, + + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + l2_cpu1_cfg_ecc_en, + l2_cpu1_arb_thrshld_timeout_en, + l2_cpu1_disable_clean_evict_opt, + l2_cpu1_dext_err_r2, + l2_cpu1_dext_err_type_r2, + l2_cpu1_dsngl_ecc_err_r3, + l2_cpu1_ddbl_ecc_err_r3, + l2_cpu1_ddata_r2, + l2_cpu1_barrier_done, + l2_cpu1_spec_valid, + l2_cpu1_spec_bufid, + l2_cpu1_rvalid, + l2_cpu1_rstate, + l2_cpu1_rexfail, + l2_cpu1_rbufid, + l2_cpu1_dvalid_r1, + l2_cpu1_dlast_r1, + l2_cpu1_dbufid_r1, + l2_cpu1_iext_err_r2, + l2_cpu1_iext_err_type_r2, + l2_cpu1_isngl_ecc_err_r3, + l2_cpu1_idbl_ecc_err_r3, + l2_cpu1_idata_r2, + l2_cpu1_ivalid_r1, + l2_cpu1_ibufid_r1, + l2_cpu1_ls_sync_req, + l2_cpu1_ccb_req_addr_c3, + l2_cpu1_ccb_dbg_req_c3, + l2_cpu1_ls_ccb_clken_c3, + l2_cpu1_ls_ccb_req_c3, + l2_cpu1_ccb_req_id_c3, + l2_cpu1_ccb_req_type_c3, + l2_cpu1_ccb_req_info_c3, + l2_cpu1_if_ccb_clken_c3, + l2_cpu1_if_ccb_req_c3, + l2_cpu1_if_sync_req, + l2_cpu1_tlb_ccb_clken_c3, + l2_cpu1_tlb_ccb_req_c3, + l2_cpu1_tlb_sync_req, + l2_cpu1_tlb_sync_complete, + l2_cpu1_tbw_desc_vld, + l2_cpu1_tbw_ext_err, + l2_cpu1_tbw_ext_err_type, + l2_cpu1_tbw_dbl_ecc_err, + l2_cpu1_tbw_desc_data, + l2_cpu1_spr_rd_data, + l2_cpu1_l2_cache_size, + l2_cpu1_pf_throttle_q, + + l2_cpu1_wr_ex_resp, + l2_cpu1_wr_ex_fail, + + l2_cpu1_ic_base, + l2_cpu1_no_intctrl, + + l2_cpu1_pmu_events, + + ds_cpu1_l2_spr_en, + ds_cpu1_l2_spr_rd, + ds_cpu1_l2_spr_wr, + ds_cpu1_l2_spr_addr, + ds_cpu1_l2_spr_dw, + ds_cpu1_l2_spr_wr_data, + + l2_cpu1_wr_data_vld_x1_q, + l2_cpu1_wr_evict_x1_q, + l2_cpu1_wr_data, + l2_cpu1_ls_rd_haz_vld_arb_q, + l2_cpu1_ls_wr_haz_vld_arb_q, + l2_cpu1_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + l2_cpu2_cfg_ecc_en, + l2_cpu2_arb_thrshld_timeout_en, + l2_cpu2_disable_clean_evict_opt, + l2_cpu2_dext_err_r2, + l2_cpu2_dext_err_type_r2, + l2_cpu2_dsngl_ecc_err_r3, + l2_cpu2_ddbl_ecc_err_r3, + l2_cpu2_ddata_r2, + l2_cpu2_barrier_done, + l2_cpu2_spec_valid, + l2_cpu2_spec_bufid, + l2_cpu2_rvalid, + l2_cpu2_rstate, + l2_cpu2_rexfail, + l2_cpu2_rbufid, + l2_cpu2_dvalid_r1, + l2_cpu2_dlast_r1, + l2_cpu2_dbufid_r1, + l2_cpu2_iext_err_r2, + l2_cpu2_iext_err_type_r2, + l2_cpu2_isngl_ecc_err_r3, + l2_cpu2_idbl_ecc_err_r3, + l2_cpu2_idata_r2, + l2_cpu2_ivalid_r1, + l2_cpu2_ibufid_r1, + l2_cpu2_ls_sync_req, + l2_cpu2_ccb_req_addr_c3, + l2_cpu2_ccb_dbg_req_c3, + l2_cpu2_ls_ccb_clken_c3, + l2_cpu2_ls_ccb_req_c3, + l2_cpu2_ccb_req_id_c3, + l2_cpu2_ccb_req_type_c3, + l2_cpu2_ccb_req_info_c3, + l2_cpu2_if_ccb_clken_c3, + l2_cpu2_if_ccb_req_c3, + l2_cpu2_if_sync_req, + l2_cpu2_tlb_ccb_clken_c3, + l2_cpu2_tlb_ccb_req_c3, + l2_cpu2_tlb_sync_req, + l2_cpu2_tlb_sync_complete, + l2_cpu2_tbw_desc_vld, + l2_cpu2_tbw_ext_err, + l2_cpu2_tbw_ext_err_type, + l2_cpu2_tbw_dbl_ecc_err, + l2_cpu2_tbw_desc_data, + l2_cpu2_spr_rd_data, + l2_cpu2_l2_cache_size, + l2_cpu2_pf_throttle_q, + + l2_cpu2_wr_ex_resp, + l2_cpu2_wr_ex_fail, + + l2_cpu2_ic_base, + l2_cpu2_no_intctrl, + + l2_cpu2_pmu_events, + + ds_cpu2_l2_spr_en, + ds_cpu2_l2_spr_rd, + ds_cpu2_l2_spr_wr, + ds_cpu2_l2_spr_addr, + ds_cpu2_l2_spr_dw, + ds_cpu2_l2_spr_wr_data, + + l2_cpu2_wr_data_vld_x1_q, + l2_cpu2_wr_evict_x1_q, + l2_cpu2_wr_data, + l2_cpu2_ls_rd_haz_vld_arb_q, + l2_cpu2_ls_wr_haz_vld_arb_q, + l2_cpu2_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + l2_cpu3_cfg_ecc_en, + l2_cpu3_arb_thrshld_timeout_en, + l2_cpu3_disable_clean_evict_opt, + l2_cpu3_dext_err_r2, + l2_cpu3_dext_err_type_r2, + l2_cpu3_dsngl_ecc_err_r3, + l2_cpu3_ddbl_ecc_err_r3, + l2_cpu3_ddata_r2, + l2_cpu3_barrier_done, + l2_cpu3_spec_valid, + l2_cpu3_spec_bufid, + l2_cpu3_rvalid, + l2_cpu3_rstate, + l2_cpu3_rexfail, + l2_cpu3_rbufid, + l2_cpu3_dvalid_r1, + l2_cpu3_dlast_r1, + l2_cpu3_dbufid_r1, + l2_cpu3_iext_err_r2, + l2_cpu3_iext_err_type_r2, + l2_cpu3_isngl_ecc_err_r3, + l2_cpu3_idbl_ecc_err_r3, + l2_cpu3_idata_r2, + l2_cpu3_ivalid_r1, + l2_cpu3_ibufid_r1, + l2_cpu3_ls_sync_req, + l2_cpu3_ccb_req_addr_c3, + l2_cpu3_ccb_dbg_req_c3, + l2_cpu3_ls_ccb_clken_c3, + l2_cpu3_ls_ccb_req_c3, + l2_cpu3_ccb_req_id_c3, + l2_cpu3_ccb_req_type_c3, + l2_cpu3_ccb_req_info_c3, + l2_cpu3_if_ccb_clken_c3, + l2_cpu3_if_ccb_req_c3, + l2_cpu3_if_sync_req, + l2_cpu3_tlb_ccb_clken_c3, + l2_cpu3_tlb_ccb_req_c3, + l2_cpu3_tlb_sync_req, + l2_cpu3_tlb_sync_complete, + l2_cpu3_tbw_desc_vld, + l2_cpu3_tbw_ext_err, + l2_cpu3_tbw_ext_err_type, + l2_cpu3_tbw_dbl_ecc_err, + l2_cpu3_tbw_desc_data, + l2_cpu3_spr_rd_data, + l2_cpu3_l2_cache_size, + l2_cpu3_pf_throttle_q, + + l2_cpu3_wr_ex_resp, + l2_cpu3_wr_ex_fail, + + l2_cpu3_ic_base, + l2_cpu3_no_intctrl, + + l2_cpu3_pmu_events, + + ds_cpu3_l2_spr_en, + ds_cpu3_l2_spr_rd, + ds_cpu3_l2_spr_wr, + ds_cpu3_l2_spr_addr, + ds_cpu3_l2_spr_dw, + ds_cpu3_l2_spr_wr_data, + + l2_cpu3_wr_data_vld_x1_q, + l2_cpu3_wr_evict_x1_q, + l2_cpu3_wr_data, + l2_cpu3_ls_rd_haz_vld_arb_q, + l2_cpu3_ls_wr_haz_vld_arb_q, + l2_cpu3_dt_pmu_evt_en, + +//----------------------------------------------------------------------------- +// tag_pipe / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_flsh_ls_rd_l2_dly, + l2_cpu0_flsh_ls_wr_l2_dly, + + l2_cpu0_wr_data_stall, + + l2_cpu1_flsh_ls_rd_l2_dly, + l2_cpu1_flsh_ls_wr_l2_dly, + + l2_cpu1_wr_data_stall, + + l2_cpu2_flsh_ls_rd_l2_dly, + l2_cpu2_flsh_ls_wr_l2_dly, + + l2_cpu2_wr_data_stall, + + l2_cpu3_flsh_ls_rd_l2_dly, + l2_cpu3_flsh_ls_wr_l2_dly, + + l2_cpu3_wr_data_stall, + + l2_cpu0_flsh_ls_rd_id_l2_dly, + l2_cpu0_flsh_ls_wr_id_l2_dly, + + l2_cpu1_flsh_ls_rd_id_l2_dly, + l2_cpu1_flsh_ls_wr_id_l2_dly, + + l2_cpu2_flsh_ls_rd_id_l2_dly, + l2_cpu2_flsh_ls_wr_id_l2_dly, + + l2_cpu3_flsh_ls_rd_id_l2_dly, + l2_cpu3_flsh_ls_wr_id_l2_dly, + + l2_cpu0_flsh_ls_rd_l4_dly, + l2_cpu0_flsh_if_rd_l4_dly, + l2_cpu0_flsh_tw_rd_l4_dly, + l2_cpu0_flsh_ls_wr_l4_dly, + + l2_cpu1_flsh_ls_rd_l4_dly, + l2_cpu1_flsh_if_rd_l4_dly, + l2_cpu1_flsh_tw_rd_l4_dly, + l2_cpu1_flsh_ls_wr_l4_dly, + + l2_cpu2_flsh_ls_rd_l4_dly, + l2_cpu2_flsh_if_rd_l4_dly, + l2_cpu2_flsh_tw_rd_l4_dly, + l2_cpu2_flsh_ls_wr_l4_dly, + + l2_cpu3_flsh_ls_rd_l4_dly, + l2_cpu3_flsh_if_rd_l4_dly, + l2_cpu3_flsh_tw_rd_l4_dly, + l2_cpu3_flsh_ls_wr_l4_dly, + + l2_cpu0_flsh_ls_rd_id_l4_dly, + l2_cpu0_flsh_if_rd_id_l4_dly, + l2_cpu0_flsh_ls_wr_id_l4_dly, + l2_cpu0_flsh_ls_wr_evict_l4_dly, + + l2_cpu1_flsh_ls_rd_id_l4_dly, + l2_cpu1_flsh_if_rd_id_l4_dly, + l2_cpu1_flsh_ls_wr_id_l4_dly, + l2_cpu1_flsh_ls_wr_evict_l4_dly, + + l2_cpu2_flsh_ls_rd_id_l4_dly, + l2_cpu2_flsh_if_rd_id_l4_dly, + l2_cpu2_flsh_ls_wr_id_l4_dly, + l2_cpu2_flsh_ls_wr_evict_l4_dly, + + l2_cpu3_flsh_ls_rd_id_l4_dly, + l2_cpu3_flsh_if_rd_id_l4_dly, + l2_cpu3_flsh_ls_wr_id_l4_dly, + l2_cpu3_flsh_ls_wr_evict_l4_dly, + + l2_cpu0_lrq_haz_pending, + l2_cpu1_lrq_haz_pending, + l2_cpu2_lrq_haz_pending, + l2_cpu3_lrq_haz_pending, + + l2_cpu0_ifq_haz_pending, + l2_cpu1_ifq_haz_pending, + l2_cpu2_ifq_haz_pending, + l2_cpu3_ifq_haz_pending, + + l2_cpu0_trq_haz_pending, + l2_cpu1_trq_haz_pending, + l2_cpu2_trq_haz_pending, + l2_cpu3_trq_haz_pending, + + l2_cpu0_wrq_haz_pending, + l2_cpu1_wrq_haz_pending, + l2_cpu2_wrq_haz_pending, + l2_cpu3_wrq_haz_pending, + + l2_cpu0_idle_block_reqs_q, + l2_cpu1_idle_block_reqs_q, + l2_cpu2_idle_block_reqs_q, + l2_cpu3_idle_block_reqs_q, + + l2_cpu0_ls_peq_coll_l4_dly, + l2_cpu1_ls_peq_coll_l4_dly, + l2_cpu2_ls_peq_coll_l4_dly, + l2_cpu3_ls_peq_coll_l4_dly, + +//----------------------------------------------------------------------------- +// tag_pipe +//----------------------------------------------------------------------------- + l2_tbnk0_cpu0_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu1_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu2_lrq_clr_l4_dly2_q, + l2_tbnk0_cpu3_lrq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu1_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu2_lrq_clr_l4_dly2_q, + l2_tbnk1_cpu3_lrq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu1_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu2_ifq_clr_l4_dly2_q, + l2_tbnk0_cpu3_ifq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu1_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu2_ifq_clr_l4_dly2_q, + l2_tbnk1_cpu3_ifq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_trq_clr_l4_dly2_q, + l2_tbnk0_cpu1_trq_clr_l4_dly2_q, + l2_tbnk0_cpu2_trq_clr_l4_dly2_q, + l2_tbnk0_cpu3_trq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_trq_clr_l4_dly2_q, + l2_tbnk1_cpu1_trq_clr_l4_dly2_q, + l2_tbnk1_cpu2_trq_clr_l4_dly2_q, + l2_tbnk1_cpu3_trq_clr_l4_dly2_q, + + l2_tbnk0_cpu0_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu1_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu2_wrq_clr_l4_dly2_q, + l2_tbnk0_cpu3_wrq_clr_l4_dly2_q, + + l2_tbnk1_cpu0_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu1_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu2_wrq_clr_l4_dly2_q, + l2_tbnk1_cpu3_wrq_clr_l4_dly2_q, + + +//----------------------------------------------------------------------------- +// cpu_logic / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly, + + l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly, + l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly, + + +//----------------------------------------------------------------------------- +// feq / cpu slave +//----------------------------------------------------------------------------- + l2_cpu0_dsq_rd_data_q, + l2_cpu0_dsq_rd_byte_strb_q, + l2_cpu1_dsq_rd_data_q, + l2_cpu1_dsq_rd_byte_strb_q, + l2_cpu2_dsq_rd_data_q, + l2_cpu2_dsq_rd_byte_strb_q, + l2_cpu3_dsq_rd_data_q, + l2_cpu3_dsq_rd_byte_strb_q, + + l2_cpu0_dsq_clr_vld_q, + l2_cpu0_dsq_clr_id_q, + l2_cpu0_dsq_rd_en, + l2_cpu0_dsq_rd_en_x2, + l2_cpu0_dsq_rd_buf_id, + l2_cpu1_dsq_clr_vld_q, + l2_cpu1_dsq_clr_id_q, + l2_cpu1_dsq_rd_en, + l2_cpu1_dsq_rd_en_x2, + l2_cpu1_dsq_rd_buf_id, + l2_cpu2_dsq_clr_vld_q, + l2_cpu2_dsq_clr_id_q, + l2_cpu2_dsq_rd_en, + l2_cpu2_dsq_rd_en_x2, + l2_cpu2_dsq_rd_buf_id, + l2_cpu3_dsq_clr_vld_q, + l2_cpu3_dsq_rd_en, + l2_cpu3_dsq_rd_en_x2, + l2_cpu3_dsq_clr_id_q, + l2_cpu3_dsq_rd_buf_id, + +//----------------------------------------------------------------------------- +// arbitration +//----------------------------------------------------------------------------- + l2_cpu0_rd_vld_skid, + l2_cpu1_rd_vld_skid, + l2_cpu2_rd_vld_skid, + l2_cpu3_rd_vld_skid, + + l2_cpu0_pf_rd_vld_skid_popped, + l2_cpu1_pf_rd_vld_skid_popped, + l2_cpu2_pf_rd_vld_skid_popped, + l2_cpu3_pf_rd_vld_skid_popped, + + l2_cpu0_rd_arb, + l2_cpu1_rd_arb, + l2_cpu2_rd_arb, + l2_cpu3_rd_arb, + + l2_cpu0_wr_vld_skid, + l2_cpu1_wr_vld_skid, + l2_cpu2_wr_vld_skid, + l2_cpu3_wr_vld_skid, + + l2_cpu0_wr_arb, + l2_cpu1_wr_arb, + l2_cpu2_wr_arb, + l2_cpu3_wr_arb, + + l2_cpu0_ic_vld_skid, + l2_cpu1_ic_vld_skid, + l2_cpu2_ic_vld_skid, + l2_cpu3_ic_vld_skid, + + l2_cpu0_ic_barrier_stall_q, + l2_cpu1_ic_barrier_stall_q, + l2_cpu2_ic_barrier_stall_q, + l2_cpu3_ic_barrier_stall_q, + + l2_cpu0_blk_non_evict_wr, + l2_cpu1_blk_non_evict_wr, + l2_cpu2_blk_non_evict_wr, + l2_cpu3_blk_non_evict_wr, + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + l2_cpu0_idle_wakeup_q, + l2_cpu0_rd_arb_fast, + l2_cpu0_rd_id_arb_set, + l2_cpu0_rd_lrq_id_arb_set, + l2_cpu0_rd_type_arb_set, + l2_cpu0_rd_cache_attr_arb_set, + l2_cpu0_rd_page_attr_arb_set, + l2_cpu0_rd_elem_size_arb_set, + l2_cpu0_rd_way_arb_set, + l2_cpu0_rd_replayed_arb_set, + l2_cpu0_rd_excl_arb_set, + l2_cpu0_rd_priv_arb_set, + l2_cpu0_rd_shared_arb_set, + l2_cpu0_rd_va48_arb_set, + l2_cpu0_rd_aarch64_arb_set, + l2_cpu0_rd_asid_arb_set, + l2_cpu0_rd_prfm_arb_set, + l2_cpu0_rd_addr_arb_set, + l2_cpu0_rd_bypass_arb_set, + l2_cpu0_rd_bypass_req_can_e5, + l2_cpu0_early_rd_reqe4_e5_q, + l2_cpu0_rd_bypass_way_e5, + l2_cpu0_rd_bypass_bufid_e5, + l2_cpu0_rd_bypass_lrq_id_e5, + + l2_cpu0_wr_arb_fast, + l2_cpu0_wr_id_arb_set, + l2_cpu0_wr_partial_dw_arb_set, + l2_cpu0_wr_cache_attr_arb_set, + l2_cpu0_wr_page_attr_arb_set, + l2_cpu0_wr_elem_size_arb_set, + l2_cpu0_wr_type_arb_set, + l2_cpu0_wr_cl_id_arb_set, + l2_cpu0_wr_priv_arb_set, + l2_cpu0_wr_shared_arb_set, + l2_cpu0_wr_last_arb_set, + l2_cpu0_wr_clean_evict_arb_set, + l2_cpu0_wr_err_arb_set, + l2_cpu0_wr_way_arb_set, + l2_cpu0_wr_dirty_arb_set, + l2_cpu0_wr_1st_replayed_arb_set, + l2_cpu0_wr_addr_arb_set, + l2_cpu0_ic_arb_fast, + l2_cpu0_ic_id_arb_set, + l2_cpu0_ic_write_arb_set, + l2_cpu0_ic_excl_arb_set, + l2_cpu0_ic_elem_size_arb_set, + l2_cpu0_ic_ns_arb_set, + l2_cpu0_ic_addr_arb_set, + l2_cpu0_ic_data_arb_set, + + l2_cpu0_wrq_almost_full, + + l2_cpu0_ls_wr_req_w2a, + l2_cpu0_ls_wr_last_w2a, + l2_cpu0_ls_wr_dirty_w2a, + l2_cpu0_ls_wr_err_w2a, + l2_cpu0_ls_wr_type_w2a, + l2_cpu0_ls_wr_ccb_id_w2a, + l2_cpu0_ls_wr_data_w2a, + + l2_cpu0_ls_ccb_resp, + l2_cpu0_ls_ccb_resp_id, + l2_cpu0_ls_ccb_data_wr, + + l2_cpu0_if_ccb_resp, + l2_cpu0_if_ccb_resp_id, + + l2_cpu0_tw_ccb_resp, + l2_cpu0_tw_ccb_resp_id, + + l2_cpu0_if_sync_done_q, + l2_cpu0_tlb_sync_done_q, + + l2_cpu0_lrq_haz_clr_id_dcd_q, + l2_cpu0_wrq_haz_clr_id_dcd_q, + l2_cpu0_ls_rd_haz_id_arb_q, + l2_cpu0_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + l2_cpu1_idle_wakeup_q, + l2_cpu1_rd_arb_fast, + l2_cpu1_rd_id_arb_set, + l2_cpu1_rd_lrq_id_arb_set, + l2_cpu1_rd_type_arb_set, + l2_cpu1_rd_cache_attr_arb_set, + l2_cpu1_rd_page_attr_arb_set, + l2_cpu1_rd_elem_size_arb_set, + l2_cpu1_rd_way_arb_set, + l2_cpu1_rd_replayed_arb_set, + l2_cpu1_rd_excl_arb_set, + l2_cpu1_rd_priv_arb_set, + l2_cpu1_rd_shared_arb_set, + l2_cpu1_rd_va48_arb_set, + l2_cpu1_rd_aarch64_arb_set, + l2_cpu1_rd_asid_arb_set, + l2_cpu1_rd_prfm_arb_set, + l2_cpu1_rd_addr_arb_set, + l2_cpu1_rd_bypass_arb_set, + l2_cpu1_rd_bypass_req_can_e5, + l2_cpu1_early_rd_reqe4_e5_q, + l2_cpu1_rd_bypass_way_e5, + l2_cpu1_rd_bypass_bufid_e5, + l2_cpu1_rd_bypass_lrq_id_e5, + + l2_cpu1_wr_arb_fast, + l2_cpu1_wr_id_arb_set, + l2_cpu1_wr_partial_dw_arb_set, + l2_cpu1_wr_cache_attr_arb_set, + l2_cpu1_wr_page_attr_arb_set, + l2_cpu1_wr_elem_size_arb_set, + l2_cpu1_wr_type_arb_set, + l2_cpu1_wr_cl_id_arb_set, + l2_cpu1_wr_priv_arb_set, + l2_cpu1_wr_shared_arb_set, + l2_cpu1_wr_last_arb_set, + l2_cpu1_wr_clean_evict_arb_set, + l2_cpu1_wr_err_arb_set, + l2_cpu1_wr_way_arb_set, + l2_cpu1_wr_dirty_arb_set, + l2_cpu1_wr_1st_replayed_arb_set, + l2_cpu1_wr_addr_arb_set, + l2_cpu1_ic_arb_fast, + l2_cpu1_ic_id_arb_set, + l2_cpu1_ic_write_arb_set, + l2_cpu1_ic_excl_arb_set, + l2_cpu1_ic_elem_size_arb_set, + l2_cpu1_ic_ns_arb_set, + l2_cpu1_ic_addr_arb_set, + l2_cpu1_ic_data_arb_set, + + l2_cpu1_wrq_almost_full, + + l2_cpu1_ls_wr_req_w2a, + l2_cpu1_ls_wr_last_w2a, + l2_cpu1_ls_wr_dirty_w2a, + l2_cpu1_ls_wr_err_w2a, + l2_cpu1_ls_wr_type_w2a, + l2_cpu1_ls_wr_ccb_id_w2a, + l2_cpu1_ls_wr_data_w2a, + + l2_cpu1_ls_ccb_resp, + l2_cpu1_ls_ccb_resp_id, + l2_cpu1_ls_ccb_data_wr, + + l2_cpu1_if_ccb_resp, + l2_cpu1_if_ccb_resp_id, + + l2_cpu1_tw_ccb_resp, + l2_cpu1_tw_ccb_resp_id, + + l2_cpu1_if_sync_done_q, + l2_cpu1_tlb_sync_done_q, + + l2_cpu1_lrq_haz_clr_id_dcd_q, + l2_cpu1_wrq_haz_clr_id_dcd_q, + l2_cpu1_ls_rd_haz_id_arb_q, + l2_cpu1_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + l2_cpu2_idle_wakeup_q, + l2_cpu2_rd_arb_fast, + l2_cpu2_rd_id_arb_set, + l2_cpu2_rd_lrq_id_arb_set, + l2_cpu2_rd_type_arb_set, + l2_cpu2_rd_cache_attr_arb_set, + l2_cpu2_rd_page_attr_arb_set, + l2_cpu2_rd_elem_size_arb_set, + l2_cpu2_rd_way_arb_set, + l2_cpu2_rd_replayed_arb_set, + l2_cpu2_rd_excl_arb_set, + l2_cpu2_rd_priv_arb_set, + l2_cpu2_rd_shared_arb_set, + l2_cpu2_rd_va48_arb_set, + l2_cpu2_rd_aarch64_arb_set, + l2_cpu2_rd_asid_arb_set, + l2_cpu2_rd_prfm_arb_set, + l2_cpu2_rd_addr_arb_set, + l2_cpu2_rd_bypass_arb_set, + l2_cpu2_rd_bypass_req_can_e5, + l2_cpu2_early_rd_reqe4_e5_q, + l2_cpu2_rd_bypass_way_e5, + l2_cpu2_rd_bypass_bufid_e5, + l2_cpu2_rd_bypass_lrq_id_e5, + + l2_cpu2_wr_arb_fast, + l2_cpu2_wr_id_arb_set, + l2_cpu2_wr_partial_dw_arb_set, + l2_cpu2_wr_cache_attr_arb_set, + l2_cpu2_wr_page_attr_arb_set, + l2_cpu2_wr_elem_size_arb_set, + l2_cpu2_wr_type_arb_set, + l2_cpu2_wr_cl_id_arb_set, + l2_cpu2_wr_priv_arb_set, + l2_cpu2_wr_shared_arb_set, + l2_cpu2_wr_last_arb_set, + l2_cpu2_wr_clean_evict_arb_set, + l2_cpu2_wr_err_arb_set, + l2_cpu2_wr_way_arb_set, + l2_cpu2_wr_dirty_arb_set, + l2_cpu2_wr_1st_replayed_arb_set, + l2_cpu2_wr_addr_arb_set, + l2_cpu2_ic_arb_fast, + l2_cpu2_ic_id_arb_set, + l2_cpu2_ic_write_arb_set, + l2_cpu2_ic_excl_arb_set, + l2_cpu2_ic_elem_size_arb_set, + l2_cpu2_ic_ns_arb_set, + l2_cpu2_ic_addr_arb_set, + l2_cpu2_ic_data_arb_set, + + l2_cpu2_wrq_almost_full, + + l2_cpu2_ls_wr_req_w2a, + l2_cpu2_ls_wr_last_w2a, + l2_cpu2_ls_wr_dirty_w2a, + l2_cpu2_ls_wr_err_w2a, + l2_cpu2_ls_wr_type_w2a, + l2_cpu2_ls_wr_ccb_id_w2a, + l2_cpu2_ls_wr_data_w2a, + + l2_cpu2_ls_ccb_resp, + l2_cpu2_ls_ccb_resp_id, + l2_cpu2_ls_ccb_data_wr, + + l2_cpu2_if_ccb_resp, + l2_cpu2_if_ccb_resp_id, + + l2_cpu2_tw_ccb_resp, + l2_cpu2_tw_ccb_resp_id, + + l2_cpu2_if_sync_done_q, + l2_cpu2_tlb_sync_done_q, + + l2_cpu2_lrq_haz_clr_id_dcd_q, + l2_cpu2_wrq_haz_clr_id_dcd_q, + l2_cpu2_ls_rd_haz_id_arb_q, + l2_cpu2_ls_wr_haz_id_arb_q, + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + l2_cpu3_idle_wakeup_q, + l2_cpu3_rd_arb_fast, + l2_cpu3_rd_id_arb_set, + l2_cpu3_rd_lrq_id_arb_set, + l2_cpu3_rd_type_arb_set, + l2_cpu3_rd_cache_attr_arb_set, + l2_cpu3_rd_page_attr_arb_set, + l2_cpu3_rd_elem_size_arb_set, + l2_cpu3_rd_way_arb_set, + l2_cpu3_rd_replayed_arb_set, + l2_cpu3_rd_excl_arb_set, + l2_cpu3_rd_priv_arb_set, + l2_cpu3_rd_shared_arb_set, + l2_cpu3_rd_va48_arb_set, + l2_cpu3_rd_aarch64_arb_set, + l2_cpu3_rd_asid_arb_set, + l2_cpu3_rd_prfm_arb_set, + l2_cpu3_rd_addr_arb_set, + l2_cpu3_rd_bypass_arb_set, + l2_cpu3_rd_bypass_req_can_e5, + l2_cpu3_early_rd_reqe4_e5_q, + l2_cpu3_rd_bypass_way_e5, + l2_cpu3_rd_bypass_bufid_e5, + l2_cpu3_rd_bypass_lrq_id_e5, + + l2_cpu3_wr_arb_fast, + l2_cpu3_wr_id_arb_set, + l2_cpu3_wr_partial_dw_arb_set, + l2_cpu3_wr_cache_attr_arb_set, + l2_cpu3_wr_page_attr_arb_set, + l2_cpu3_wr_elem_size_arb_set, + l2_cpu3_wr_type_arb_set, + l2_cpu3_wr_cl_id_arb_set, + l2_cpu3_wr_priv_arb_set, + l2_cpu3_wr_shared_arb_set, + l2_cpu3_wr_last_arb_set, + l2_cpu3_wr_clean_evict_arb_set, + l2_cpu3_wr_err_arb_set, + l2_cpu3_wr_way_arb_set, + l2_cpu3_wr_dirty_arb_set, + l2_cpu3_wr_1st_replayed_arb_set, + l2_cpu3_wr_addr_arb_set, + l2_cpu3_ic_arb_fast, + l2_cpu3_ic_id_arb_set, + l2_cpu3_ic_write_arb_set, + l2_cpu3_ic_excl_arb_set, + l2_cpu3_ic_elem_size_arb_set, + l2_cpu3_ic_ns_arb_set, + l2_cpu3_ic_addr_arb_set, + l2_cpu3_ic_data_arb_set, + + l2_cpu3_wrq_almost_full, + + l2_cpu3_ls_wr_req_w2a, + l2_cpu3_ls_wr_last_w2a, + l2_cpu3_ls_wr_dirty_w2a, + l2_cpu3_ls_wr_err_w2a, + l2_cpu3_ls_wr_type_w2a, + l2_cpu3_ls_wr_ccb_id_w2a, + l2_cpu3_ls_wr_data_w2a, + + l2_cpu3_ls_ccb_resp, + l2_cpu3_ls_ccb_resp_id, + l2_cpu3_ls_ccb_data_wr, + + l2_cpu3_if_ccb_resp, + l2_cpu3_if_ccb_resp_id, + + l2_cpu3_tw_ccb_resp, + l2_cpu3_tw_ccb_resp_id, + + l2_cpu3_if_sync_done_q, + l2_cpu3_tlb_sync_done_q, + + l2_cpu3_lrq_haz_clr_id_dcd_q, + l2_cpu3_wrq_haz_clr_id_dcd_q, + l2_cpu3_ls_rd_haz_id_arb_q, + l2_cpu3_ls_wr_haz_id_arb_q, + +// END L2-CPU interface + +//------------------------------------------------------------------- +// TM interface +//------------------------------------------------------------------- +// BEGIN TIMER-CPU interface + tm_cpu0_cntkctl_usr, + tm_cpu0_cnthctl_kernel, + + tm_cpu1_cntkctl_usr, + tm_cpu1_cnthctl_kernel, + + tm_cpu2_cntkctl_usr, + tm_cpu2_cnthctl_kernel, + + tm_cpu3_cntkctl_usr, + tm_cpu3_cnthctl_kernel, +// END TIMER-CPU interface + +//----------------------------------------------------------------------------- +// IC interface +//----------------------------------------------------------------------------- + ls_cpu0_imp_abort_slv, + ls_cpu0_imp_abort_ecc, + ls_cpu0_imp_abort_dec, + ls_cpu0_imp_abort_containable, + ls_cpu0_raw_eae_nonsec, + ls_cpu0_raw_eae_secure, + + ds_cpu0_ic_cpsr_mode, + ds_cpu0_ic_sample_spr, + ds_cpu0_ic_aa64naa32, + ds_cpu0_ic_hcr_change, + ds_cpu0_ic_scr_change, +// BEGIN INCLUDE FOR CPU1 + ds_cpu1_ic_cpsr_mode, + ds_cpu1_ic_sample_spr, + ds_cpu1_ic_aa64naa32, + ds_cpu1_ic_hcr_change, + ds_cpu1_ic_scr_change, + ls_cpu1_imp_abort_slv, + ls_cpu1_imp_abort_ecc, + ls_cpu1_imp_abort_dec, + ls_cpu1_imp_abort_containable, + ls_cpu1_raw_eae_nonsec, + ls_cpu1_raw_eae_secure, +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + ds_cpu2_ic_cpsr_mode, + ds_cpu2_ic_sample_spr, + ds_cpu2_ic_aa64naa32, + ds_cpu2_ic_hcr_change, + ds_cpu2_ic_scr_change, + ls_cpu2_imp_abort_slv, + ls_cpu2_imp_abort_ecc, + ls_cpu2_imp_abort_dec, + ls_cpu2_imp_abort_containable, + ls_cpu2_raw_eae_nonsec, + ls_cpu2_raw_eae_secure, +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + ds_cpu3_ic_cpsr_mode, + ds_cpu3_ic_sample_spr, + ds_cpu3_ic_aa64naa32, + ds_cpu3_ic_hcr_change, + ds_cpu3_ic_scr_change, + ls_cpu3_imp_abort_slv, + ls_cpu3_imp_abort_ecc, + ls_cpu3_imp_abort_dec, + ls_cpu3_imp_abort_containable, + ls_cpu3_raw_eae_nonsec, + ls_cpu3_raw_eae_secure, +// END INCLUDE FOR CPU3 + + ic_nfiq, + ic_nirq, + ic_nsei, + ic_nvfiq, + ic_nvirq, + ic_nvsei, + ic_p_valid, + + ic_sample_spr, + ic_hcr_change_complete, + ic_scr_change_complete, + ic_el_change_complete, + ic_ich_el2_tc, + ic_ich_el2_tall0, + ic_ich_el2_tall1, + ic_sra_el3_en, + ic_sra_el1s_en, + ic_sra_el2_en, + ic_sra_el1ns_en, + ic_sre_el1ns_hyp_trap, + ic_sre_el1ns_mon_trap, + ic_sre_el1s_mon_trap, + ic_sre_el2_mon_trap, + ic_block_eoi_sgi_wr, + +//----------------------------------------------------------------------------- +// DT interface +//----------------------------------------------------------------------------- +// BEGIN DT-CPU interface +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + dt_cpu0_et_oslock_gclk, + dt_cpu0_os_double_lock_gclk, + dt_cpu0_halt_ack_gclk, + dt_cpu0_coredbg_in_reset_gclk, + dt_cpu0_wfx_dbg_req_gclk, + dt_cpu0_hlt_dbgevt_ok_gclk, + dt_cpu0_dbif_ack_gclk, + dt_cpu0_dbif_err_gclk, + dt_cpu0_dbif_rddata_gclk, + + dt_cpu0_dbif_addr_pclk, + dt_cpu0_dbif_locked_pclk, + dt_cpu0_dbif_req_pclk, + dt_cpu0_dbif_wrdata_pclk, + dt_cpu0_dbif_write_pclk, + dt_cpu0_edecr_osuce_pclk, + dt_cpu0_edecr_rce_pclk, + dt_cpu0_edecr_ss_pclk, + dt_cpu0_edbgrq_pclk, + dt_cpu0_edacr_frc_idleack_pclk, + dt_cpu0_edprcr_corepurq_pclk, + + dt_cpu0_pmusnapshot_ack_gclk, + dt_cpu0_pmusnapshot_req_pclk, + + dt_cpu0_cti_trigin_7to4_gclk, + dt_cpu0_cti_trigin_1to0_gclk, + dt_cpu0_cti_trigoutack_7to4_gclk, + dt_cpu0_cti_trigoutack_bit1_gclk, + + dt_cpu0_cti_trigout_7to4_pclk, + dt_cpu0_cti_trigout_1to0_pclk, + dt_cpu0_cti_triginack_7to4_pclk, + dt_cpu0_cti_triginack_1to0_pclk, + + dt_cpu0_wfx_wakeup_pclk, + dt_cpu0_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + dt_cpu1_et_oslock_gclk, + dt_cpu1_os_double_lock_gclk, + dt_cpu1_halt_ack_gclk, + dt_cpu1_coredbg_in_reset_gclk, + dt_cpu1_wfx_dbg_req_gclk, + dt_cpu1_hlt_dbgevt_ok_gclk, + dt_cpu1_dbif_ack_gclk, + dt_cpu1_dbif_err_gclk, + dt_cpu1_dbif_rddata_gclk, + + dt_cpu1_dbif_addr_pclk, + dt_cpu1_dbif_locked_pclk, + dt_cpu1_dbif_req_pclk, + dt_cpu1_dbif_wrdata_pclk, + dt_cpu1_dbif_write_pclk, + dt_cpu1_edecr_osuce_pclk, + dt_cpu1_edecr_rce_pclk, + dt_cpu1_edecr_ss_pclk, + dt_cpu1_edbgrq_pclk, + dt_cpu1_edacr_frc_idleack_pclk, + dt_cpu1_edprcr_corepurq_pclk, + + dt_cpu1_pmusnapshot_ack_gclk, + dt_cpu1_pmusnapshot_req_pclk, + + dt_cpu1_cti_trigin_7to4_gclk, + dt_cpu1_cti_trigin_1to0_gclk, + dt_cpu1_cti_trigoutack_7to4_gclk, + dt_cpu1_cti_trigoutack_bit1_gclk, + + dt_cpu1_cti_trigout_7to4_pclk, + dt_cpu1_cti_trigout_1to0_pclk, + dt_cpu1_cti_triginack_7to4_pclk, + dt_cpu1_cti_triginack_1to0_pclk, + + dt_cpu1_wfx_wakeup_pclk, + dt_cpu1_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + dt_cpu2_et_oslock_gclk, + dt_cpu2_os_double_lock_gclk, + dt_cpu2_halt_ack_gclk, + dt_cpu2_coredbg_in_reset_gclk, + dt_cpu2_wfx_dbg_req_gclk, + dt_cpu2_hlt_dbgevt_ok_gclk, + dt_cpu2_dbif_ack_gclk, + dt_cpu2_dbif_err_gclk, + dt_cpu2_dbif_rddata_gclk, + + dt_cpu2_dbif_addr_pclk, + dt_cpu2_dbif_locked_pclk, + dt_cpu2_dbif_req_pclk, + dt_cpu2_dbif_wrdata_pclk, + dt_cpu2_dbif_write_pclk, + dt_cpu2_edecr_osuce_pclk, + dt_cpu2_edecr_rce_pclk, + dt_cpu2_edecr_ss_pclk, + dt_cpu2_edbgrq_pclk, + dt_cpu2_edacr_frc_idleack_pclk, + dt_cpu2_edprcr_corepurq_pclk, + + dt_cpu2_pmusnapshot_ack_gclk, + dt_cpu2_pmusnapshot_req_pclk, + + dt_cpu2_cti_trigin_7to4_gclk, + dt_cpu2_cti_trigin_1to0_gclk, + dt_cpu2_cti_trigoutack_7to4_gclk, + dt_cpu2_cti_trigoutack_bit1_gclk, + + dt_cpu2_cti_trigout_7to4_pclk, + dt_cpu2_cti_trigout_1to0_pclk, + dt_cpu2_cti_triginack_7to4_pclk, + dt_cpu2_cti_triginack_1to0_pclk, + + dt_cpu2_wfx_wakeup_pclk, + dt_cpu2_noclkstop_pclk, +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + dt_cpu3_et_oslock_gclk, + dt_cpu3_os_double_lock_gclk, + dt_cpu3_halt_ack_gclk, + dt_cpu3_coredbg_in_reset_gclk, + dt_cpu3_wfx_dbg_req_gclk, + dt_cpu3_hlt_dbgevt_ok_gclk, + dt_cpu3_dbif_ack_gclk, + dt_cpu3_dbif_err_gclk, + dt_cpu3_dbif_rddata_gclk, + + dt_cpu3_dbif_addr_pclk, + dt_cpu3_dbif_locked_pclk, + dt_cpu3_dbif_req_pclk, + dt_cpu3_dbif_wrdata_pclk, + dt_cpu3_dbif_write_pclk, + dt_cpu3_edecr_osuce_pclk, + dt_cpu3_edecr_rce_pclk, + dt_cpu3_edecr_ss_pclk, + dt_cpu3_edbgrq_pclk, + dt_cpu3_edacr_frc_idleack_pclk, + dt_cpu3_edprcr_corepurq_pclk, + + dt_cpu3_pmusnapshot_ack_gclk, + dt_cpu3_pmusnapshot_req_pclk, + + dt_cpu3_cti_trigin_7to4_gclk, + dt_cpu3_cti_trigin_1to0_gclk, + dt_cpu3_cti_trigoutack_7to4_gclk, + dt_cpu3_cti_trigoutack_bit1_gclk, + + dt_cpu3_cti_trigout_7to4_pclk, + dt_cpu3_cti_trigout_1to0_pclk, + dt_cpu3_cti_triginack_7to4_pclk, + dt_cpu3_cti_triginack_1to0_pclk, + + dt_cpu3_wfx_wakeup_pclk, + dt_cpu3_noclkstop_pclk, +// END DT-CPU interface + +//----------------------------------------------------------------------------- +// CK interface +//----------------------------------------------------------------------------- +// BEGIN CK-CPU interface + ds_cpu0_reset_req, + ds_cpu0_wfi_req, + ds_cpu0_wfe_req, + ds_cpu0_flush, + ds_cpu0_flush_type, + ds_cpu0_imp_abrt_wfi_qual, + ds_cpu0_irq_wfi_qual, + ds_cpu0_fiq_wfi_qual, + ds_cpu0_vimp_abrt_wfi_qual, + ds_cpu0_virq_wfi_qual, + ds_cpu0_vfiq_wfi_qual, + ds_cpu0_imp_abrt_wfe_qual, + ds_cpu0_irq_wfe_qual, + ds_cpu0_fiq_wfe_qual, + ds_cpu0_vimp_abrt_wfe_qual, + ds_cpu0_virq_wfe_qual, + ds_cpu0_vfiq_wfe_qual, + ds_cpu0_hcr_va, + ds_cpu0_hcr_vi, + ds_cpu0_hcr_vf, + ds_cpu0_cpuectlr_ret, + ck_cpu0_event_reg, + ck_cpu0_wfi_ack, + ck_cpu0_wfe_ack, + ck_cpu0_crcx_clk_en_n, + + ds_cpu1_reset_req, + ds_cpu1_wfi_req, + ds_cpu1_wfe_req, + ds_cpu1_flush, + ds_cpu1_flush_type, + ds_cpu1_imp_abrt_wfi_qual, + ds_cpu1_irq_wfi_qual, + ds_cpu1_fiq_wfi_qual, + ds_cpu1_vimp_abrt_wfi_qual, + ds_cpu1_virq_wfi_qual, + ds_cpu1_vfiq_wfi_qual, + ds_cpu1_imp_abrt_wfe_qual, + ds_cpu1_irq_wfe_qual, + ds_cpu1_fiq_wfe_qual, + ds_cpu1_vimp_abrt_wfe_qual, + ds_cpu1_virq_wfe_qual, + ds_cpu1_vfiq_wfe_qual, + ds_cpu1_hcr_va, + ds_cpu1_hcr_vi, + ds_cpu1_hcr_vf, + ds_cpu1_cpuectlr_ret, + ck_cpu1_event_reg, + ck_cpu1_wfi_ack, + ck_cpu1_wfe_ack, + ck_cpu1_crcx_clk_en_n, + + ds_cpu2_reset_req, + ds_cpu2_wfi_req, + ds_cpu2_wfe_req, + ds_cpu2_flush, + ds_cpu2_flush_type, + ds_cpu2_imp_abrt_wfi_qual, + ds_cpu2_irq_wfi_qual, + ds_cpu2_fiq_wfi_qual, + ds_cpu2_vimp_abrt_wfi_qual, + ds_cpu2_virq_wfi_qual, + ds_cpu2_vfiq_wfi_qual, + ds_cpu2_imp_abrt_wfe_qual, + ds_cpu2_irq_wfe_qual, + ds_cpu2_fiq_wfe_qual, + ds_cpu2_vimp_abrt_wfe_qual, + ds_cpu2_virq_wfe_qual, + ds_cpu2_vfiq_wfe_qual, + ds_cpu2_hcr_va, + ds_cpu2_hcr_vi, + ds_cpu2_hcr_vf, + ds_cpu2_cpuectlr_ret, + ck_cpu2_event_reg, + ck_cpu2_wfi_ack, + ck_cpu2_wfe_ack, + ck_cpu2_crcx_clk_en_n, + + ds_cpu3_reset_req, + ds_cpu3_wfi_req, + ds_cpu3_wfe_req, + ds_cpu3_flush, + ds_cpu3_flush_type, + ds_cpu3_imp_abrt_wfi_qual, + ds_cpu3_irq_wfi_qual, + ds_cpu3_fiq_wfi_qual, + ds_cpu3_vimp_abrt_wfi_qual, + ds_cpu3_virq_wfi_qual, + ds_cpu3_vfiq_wfi_qual, + ds_cpu3_imp_abrt_wfe_qual, + ds_cpu3_irq_wfe_qual, + ds_cpu3_fiq_wfe_qual, + ds_cpu3_vimp_abrt_wfe_qual, + ds_cpu3_virq_wfe_qual, + ds_cpu3_vfiq_wfe_qual, + ds_cpu3_hcr_va, + ds_cpu3_hcr_vi, + ds_cpu3_hcr_vf, + ds_cpu3_cpuectlr_ret, + ck_cpu3_event_reg, + ck_cpu3_wfi_ack, + ck_cpu3_wfe_ack, + ck_cpu3_crcx_clk_en_n, + + ls_cpu0_clrexmon, + ls_cpu1_clrexmon, + ls_cpu2_clrexmon, + ls_cpu3_clrexmon, +// END CK-CPU interface + + ck_gclkt +); + +//# +//# Interface Signals +//# ================= +//# + +//----------------------------------------------------------------------------- +// Clock and Reset Signals +//----------------------------------------------------------------------------- + input CLK; // Fast Clock + input CLKEN; // Fast Clock Enable + + input [`MAIA_CN:0] nCPUPORESET; // CPU Power-on reset + input [`MAIA_CN:0] nCORERESET; // CPU reset (excluding DBG & ETM) + input nL2RESET; // L2 reset + input L2RSTDISABLE; // L2 RAMs hardware reset disable + output [`MAIA_CN:0] WARMRSTREQ; // CPU Warm reset request +//See also nPRESETDBG; // Debug APB reset (PCLK) + +//----------------------------------------------------------------------------- +// Static Configuration Signals +//----------------------------------------------------------------------------- +// Static configuration signals that should be tied off and not change dynamically. +// Many of the initial values specified by these inputs +// may be overridden in software using CP15 registers. + + input [`MAIA_CN:0] CFGEND; // Endianness EE bit (1:big endian) + input [`MAIA_CN:0] VINITHI; // 1: start up using high vectors + input [`MAIA_CN:0] CFGTE; // Exception handling state (0:ARM/1:Thumb) + input [`MAIA_CN:0] CP15SDISABLE; // Disable write access to some secure CP15 registers + + input [7:0] CLUSTERIDAFF1; // Value read in ClusterID Affinity1 field, MPIDR bits[15:8] + input [7:0] CLUSTERIDAFF2; // Value read in ClusterID Affinity2 field, MPIDR bits[23:16] + + input [`MAIA_CN:0] AA64nAA32; // Register Width (1:AArch64/0:AArch32) + input [43:2] RVBARADDR0; // RVBAR address +// BEGIN INCLUDE FOR CPU1 + input [43:2] RVBARADDR1; // RVBAR address +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input [43:2] RVBARADDR2; // RVBAR address +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input [43:2] RVBARADDR3; // RVBAR address +// END INCLUDE FOR CPU3 + input [`MAIA_CN:0] CRYPTODISABLE; // Disable Cryptography Extension + +//----------------------------------------------------------------------------- +// Interrupt Controller Signals +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] nFIQ; // Fast Interrupt request + input [`MAIA_CN:0] nIRQ; // Interrupt request + input [`MAIA_CN:0] nSEI; // System Error Interrupt + input [`MAIA_CN:0] nREI; // RAM Error Interrupt + input [`MAIA_CN:0] nVFIQ; // Virtual Fast Interrupt request + input [`MAIA_CN:0] nVIRQ; // Virtual Interrupt request + input [`MAIA_CN:0] nVSEI; // Virtual System Error Interrupt + +// BEGIN NO-GIC pins + output [`MAIA_CN:0] nVCPUMNTIRQ; // Virtual Maintenance Interrupt output +// END NO-GIC pins + + input [43:18] PERIPHBASE; // Base address for IC memory-mapped registers +// BEGIN NO-GIC pins + input GICCDISABLE; // Put GIC into bypass mode + + input ICDTVALID; // Distrubuter AXI4 SP Message Valid + output ICDTREADY; // GIC Ready for Distrubuter AXI4 SP Message + input [15:0] ICDTDATA; // Distrubuter AXI4 SP Message Data + input ICDTLAST; // Distrubuter AXI4 SP Message Last Packet + input [1:0] ICDTDEST; // Distrubuter AXI4 SP Message CPU ID + + output ICCTVALID; // GIC to Distributer AXI4 SP Message Valid + input ICCTREADY; // Distributer Ready for GIC AXI4 SP Message + output [15:0] ICCTDATA; // GIC to Distributer AXI4 SP Message Data + output ICCTLAST; // GIC to Distributer AXI4 SP Message Last Packet + output [1:0] ICCTID; // GIC to Distributer AXI4 SP Message CPU ID +// END NO-GIC pins + +//----------------------------------------------------------------------------- +// Timer Signals +//----------------------------------------------------------------------------- + input [63:0] CNTVALUEB; // Counter value in binary + input CNTCLKEN; // Counter clock enable + output [`MAIA_CN:0] nCNTPNSIRQ; // NS Physical Timer event + output [`MAIA_CN:0] nCNTPSIRQ; // S Physical Timer event + output [`MAIA_CN:0] nCNTVIRQ; // Virtual Timer event + output [`MAIA_CN:0] nCNTHPIRQ; // Hyp Physical Timer event + +//----------------------------------------------------------------------------- +// Power Management Signals +//----------------------------------------------------------------------------- + input CLREXMONREQ; // Clearing of external global exclusive monitor (REQ) + output CLREXMONACK; // Clearing of external global exclusive monitor (ACK) + input EVENTI; // Event input for processor wake-up from WFE state + output EVENTO; // Event output, signal is active when SEV instruction is executed + output [`MAIA_CN:0] STANDBYWFI; // WFI mode + output [`MAIA_CN:0] STANDBYWFE; // WFE mode + output STANDBYWFIL2; // WFI mode for L2 + output [`MAIA_CN:0] SMPEN; // CPU SMP bit + + output [`MAIA_CN:0] CPUQACTIVE; // CPU Q-channel QACTIVE + input [`MAIA_CN:0] CPUQREQn; // CPU Q-channel QREQn + output [`MAIA_CN:0] CPUQACCEPTn; // CPU Q-channel QACCEPTn + output [`MAIA_CN:0] CPUQDENY; // CPU Q-channel QDENY + + output L2QACTIVE; // L2 Q-channel QACTIVE + input L2QREQn; // L2 Q-channel QREQn + output L2QACCEPTn; // L2 Q-channel QACCEPTn + output L2QDENY; // L2 Q-channel QDENY + + input L2FLUSHREQ; // L2 hardware flush request + output L2FLUSHDONE; // L2 hardware flush done + +//----------------------------------------------------------------------------- +// Asynchronous Error Signals +//----------------------------------------------------------------------------- + output nINTERRIRQ; // L2 RAM dbl-bit ECC error + output nEXTERRIRQ; // Write transaction error + +//----------------------------------------------------------------------------- +// Bus Configuration Signals +//----------------------------------------------------------------------------- + input SYSBARDISABLE; // Disable broadcast of barriers + input BROADCASTINNER; // Extend Inner Shared Domain + input BROADCASTOUTER; // Extend Outer Shared Domain + input BROADCASTCACHEMAINT; // Broadcast cache maint ops + +//----------------------------------------------------------------------------- +// Skyros RN-F Interface +//----------------------------------------------------------------------------- + input SCLKEN; // Skyros clock enable + input SINACT; // Skyros snoop inactive + + input [6:0] NODEID; // Skyros requestor NodeID + + output TXSACTIVE; // Skyros active - indicates pending activity on pins + input RXSACTIVE; // Skyros active - indicates pending activity on pins + + output TXLINKACTIVEREQ; // Skyros transmit link active request + input TXLINKACTIVEACK; // SKyros transmit link active acknowledge + + input RXLINKACTIVEREQ; // SKyros receive link active request + output RXLINKACTIVEACK; // Skyros receive link active acknowledge + +// TXREQ - outbound requests + output TXREQFLITPEND; // Skyros TXREQ FLIT pending + output TXREQFLITV; // Skyros TXREQ FLIT valid + output [99:0] TXREQFLIT; // Skyros TXREQ FLIT payload + output [7:0] REQMEMATTR; // Skyros TXREQ raw memory attributes + input TXREQLCRDV; // Skyros TXREQ link-layer credit valid + +// TXRSP - outbound response + output TXRSPFLITPEND; // Skyros TXRSP FLIT pending + output TXRSPFLITV; // Skyros TXRSP FLIT valid + output [44:0] TXRSPFLIT; // Skyros TXRSP FLIT payload + input TXRSPLCRDV; // Skyros TXRSP link-layer credit valid + +// TXDAT - outbound data + output TXDATFLITPEND; // Skyros TXDAT FLIT pending + output TXDATFLITV; // Skyros TXDAT FLIT valid + output [193:0] TXDATFLIT; // Skyros TXDAT FLIT payload + input TXDATLCRDV; // Skyros TXDAT link-layer credit valid + +// RXSNP - inbound snoops + input RXSNPFLITPEND; // Skyros RXSNP FLIT pending + input RXSNPFLITV; // Skyros RXSNP FLIT valid + input [64:0] RXSNPFLIT; // Skyros RXSNP FLIT payload + output RXSNPLCRDV; // Skyros RXSNP link-layer credit valid + +// RXRSP - inbound response + input RXRSPFLITPEND; // Skyros RXRSP FLIT pending + input RXRSPFLITV; // Skyros RXRSP FLIT valid + input [44:0] RXRSPFLIT; // Skyros RXRSP FLIT payload + output RXRSPLCRDV; // Skyros RXRSP link-layer credit valid + +// RXDAT - inbound data + input RXDATFLITPEND; // Skyros RXDAT FLIT pending + input RXDATFLITV; // Skyros RXDAT FLIT valid + input [193:0] RXDATFLIT; // Skyros RXDAT FLIT payload + output RXDATLCRDV; // Skyros RXDAT link-layer credit valid + + input [43:24] SAMMNBASE; // Skyros SAM MN base address + input [1:0] SAMADDRMAP0; // Skyros SAM address region 0 mapping + input [1:0] SAMADDRMAP1; // Skyros SAM address region 1 mapping + input [1:0] SAMADDRMAP2; // Skyros SAM address region 2 mapping + input [1:0] SAMADDRMAP3; // Skyros SAM address region 3 mapping + input [1:0] SAMADDRMAP4; // Skyros SAM address region 4 mapping + input [1:0] SAMADDRMAP5; // Skyros SAM address region 5 mapping + input [1:0] SAMADDRMAP6; // Skyros SAM address region 6 mapping + input [1:0] SAMADDRMAP7; // Skyros SAM address region 7 mapping + input [1:0] SAMADDRMAP8; // Skyros SAM address region 8 mapping + input [1:0] SAMADDRMAP9; // Skyros SAM address region 9 mapping + input [1:0] SAMADDRMAP10; // Skyros SAM address region 10 mapping + input [1:0] SAMADDRMAP11; // Skyros SAM address region 11 mapping + input [1:0] SAMADDRMAP12; // Skyros SAM address region 12 mapping + input [1:0] SAMADDRMAP13; // Skyros SAM address region 13 mapping + input [1:0] SAMADDRMAP14; // Skyros SAM address region 14 mapping + input [1:0] SAMADDRMAP15; // Skyros SAM address region 15 mapping + input [1:0] SAMADDRMAP16; // Skyros SAM address region 16 mapping + input [1:0] SAMADDRMAP17; // Skyros SAM address region 17 mapping + input [1:0] SAMADDRMAP18; // Skyros SAM address region 18 mapping + input [1:0] SAMADDRMAP19; // Skyros SAM address region 19 mapping + input [6:0] SAMMNNODEID; // Skyros SAM MN target ID + input [6:0] SAMHNI0NODEID; // Skyros SAM HNI0 target ID + input [6:0] SAMHNI1NODEID; // Skyros SAM HNI1 target ID + input [6:0] SAMHNF0NODEID; // Skyros SAM HNF0 target ID + input [6:0] SAMHNF1NODEID; // Skyros SAM HNF1 target ID + input [6:0] SAMHNF2NODEID; // Skyros SAM HNF2 target ID + input [6:0] SAMHNF3NODEID; // Skyros SAM HNF3 target ID + input [6:0] SAMHNF4NODEID; // Skyros SAM HNF4 target ID + input [6:0] SAMHNF5NODEID; // Skyros SAM HNF5 target ID + input [6:0] SAMHNF6NODEID; // Skyros SAM HNF6 target ID + input [6:0] SAMHNF7NODEID; // Skyros SAM HNF7 target ID + input [2:0] SAMHNFMODE; // Skyros SAM HNF interleaving mode + +// BEGIN NO-ACP pins +//----------------------------------------------------------------------------- +// ACP AXI Slave +//----------------------------------------------------------------------------- + input ACLKENS; // AXI slave clock enable + input AINACTS; // AXI slave interface no longer active or accepting requests +// Write Address channel signals + output AWREADYS; // Write Address ready (slave ready to accept write address) + input AWVALIDS; // Write Address valid + input [4:0] AWIDS; // Write Address ID + input [43:0] AWADDRS; // Write Address + input [7:0] AWLENS; // Write Burst Length + input [3:0] AWCACHES; // Write Cache type + input [1:0] AWUSERS; // Write inner & outer shareability + input [2:0] AWPROTS; // Write Protection type + +// Write Data channel signals + output WREADYS; // Write Data ready (slave ready to accept data) + input WVALIDS; // Write Data valid + input [127:0] WDATAS; // Write Data + input [15:0] WSTRBS; // Write byte-lane strobes + input WLASTS; // Write Data last transfer indicator + +// Write Response channel signals + input BREADYS; // Write Response ready (master ready to accept response) + output BVALIDS; // Write Response Valid + output [4:0] BIDS; // Write Response ID tag + output [1:0] BRESPS; // Write Response + +// Read Address channel signals + output ARREADYS; // Read Address ready (slave ready to accept read address) + input ARVALIDS; // Read Address valid + input [4:0] ARIDS; // Read Address ID + input [43:0] ARADDRS; // Read Address + input [7:0] ARLENS; // Read Burst Length + input [3:0] ARCACHES; // Read Cache type + input [1:0] ARUSERS; // Read inner & outer shareability + input [2:0] ARPROTS; // Read Protection type + +// Read Data channel signals + input RREADYS; // Read Data ready (master ready to accept data) + output RVALIDS; // Read Data valid + output [4:0] RIDS; // Read Data ID + output [127:0] RDATAS; // Read Data + output [1:0] RRESPS; // Read Data response + output RLASTS; // Read Data last transfer indicator +// END NO-ACP pins + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (CLK) +//----------------------------------------------------------------------------- +// Debug CLK interface + input [43:12] DBGROMADDR; // Debug ROM base address + input DBGROMADDRV; // Debug ROM base address valid + + output [`MAIA_CN:0] DBGACK; // Debug acknowledge + output [`MAIA_CN:0] nCOMMIRQ; // Comms channel receive/transmit interrupt + output [`MAIA_CN:0] COMMRX; // Comms channel receive + output [`MAIA_CN:0] COMMTX; // Comms channel transmit + + output [`MAIA_CN:0] DBGRSTREQ; // Warm reset request + output [`MAIA_CN:0] DBGNOPWRDWN; // No power-down request + + input DBGL1RSTDISABLE; // L1 DCache hardware reset disable + +// PMU CLK interface + output [`MAIA_CN:0] nPMUIRQ; // PMU IRQ request + output [24:0] PMUEVENT0; // PMU Event bus +// BEGIN INCLUDE FOR CPU1 + output [24:0] PMUEVENT1; // PMU Event bus +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + output [24:0] PMUEVENT2; // PMU Event bus +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + output [24:0] PMUEVENT3; // PMU Event bus +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (ATCLK) +//----------------------------------------------------------------------------- +// ETM ATB interface and Misc signals + input ATCLKEN; // ATB Clock Enable + input [63:0] TSVALUEB; // ATB Timestamp in binary + + input ATREADYM0; // ATDATA can be accepted + input AFVALIDM0; // ATB Fifo Flush Request + output [31:0] ATDATAM0; // ATB Data + output ATVALIDM0; // ATB Data Valid + output [1:0] ATBYTESM0; // ATB Data Size + output AFREADYM0; // ATB Fifo Flush Finished + output [6:0] ATIDM0; // ATB Trace Source ID + input SYNCREQM0; // ATB External synchronization request + +// BEGIN INCLUDE FOR CPU1 + input ATREADYM1; // ATDATA can be accepted + input AFVALIDM1; // ATB Fifo Flush Request + output [31:0] ATDATAM1; // ATB Data + output ATVALIDM1; // ATB Data Valid + output [1:0] ATBYTESM1; // ATB Data Size + output AFREADYM1; // ATB Fifo Flush Finished + output [6:0] ATIDM1; // ATB Trace Source ID + input SYNCREQM1; // ATB External synchronization request +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ATREADYM2; // ATDATA can be accepted + input AFVALIDM2; // ATB Fifo Flush Request + output [31:0] ATDATAM2; // ATB Data + output ATVALIDM2; // ATB Data Valid + output [1:0] ATBYTESM2; // ATB Data Size + output AFREADYM2; // ATB Fifo Flush Finished + output [6:0] ATIDM2; // ATB Trace Source ID + input SYNCREQM2; // ATB External synchronization request +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ATREADYM3; // ATDATA can be accepted + input AFVALIDM3; // ATB Fifo Flush Request + output [31:0] ATDATAM3; // ATB Data + output ATVALIDM3; // ATB Data Valid + output [1:0] ATBYTESM3; // ATB Data Size + output AFREADYM3; // ATB Fifo Flush Finished + output [6:0] ATIDM3; // ATB Trace Source ID + input SYNCREQM3; // ATB External synchronization request +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Debug/ETM/PMU Interface (PCLK) +//----------------------------------------------------------------------------- +// Debug-APBv3 port (APB) + input PCLKDBG; // APB Clock + input PCLKENDBG; // APB Clock Enable + input nPRESETDBG; // APB Reset + input PSELDBG; // Debug bus access + input [21:2] PADDRDBG; // APB address + input PADDRDBG31; // APB address bit[31] + input PENABLEDBG; // APB transfer complete flag + input PWRITEDBG; // APB read/write indicator + input [31:0] PWDATADBG; // APB write data + output [31:0] PRDATADBG; // APB read data + output PREADYDBG; // APB slave ready, used to extend a transfer + output PSLVERRDBG; // APB slave transfer error + +// Misc interface + input [`MAIA_CN:0] EDBGRQ; // External debug request + +// PMU Snapshot interface + input [`MAIA_CN:0] PMUSNAPSHOTREQ; // PMU snapshot trigger request + output [`MAIA_CN:0] PMUSNAPSHOTACK; // PMU snapshot trigger acknowledge + +// Power-related interface + input [`MAIA_CN:0] DBGPWRDUP; // Processor power-up status + output [`MAIA_CN:0] DBGPWRUPREQ; // Processor power-up request + +// CTI interface + input [3:0] CTICHIN; // Channel In + input [3:0] CTICHOUTACK; // Channel Out acknowledge + output [3:0] CTICHOUT; // Channel Out + output [3:0] CTICHINACK; // Channel In acknowledge + input CISBYPASS; // Channel interface sync bypass + input [3:0] CIHSBYPASS; // Channel interface H/S bypass + output [`MAIA_CN:0] CTIIRQ; // CTI Interrupt + input [`MAIA_CN:0] CTIIRQACK; // CTI Interrupt acknowledge + +//----------------------------------------------------------------------------- +// Debug Authentication Interface (CLK & PCLK) +//----------------------------------------------------------------------------- + input [`MAIA_CN:0] DBGEN; // Invasive debug enable + input [`MAIA_CN:0] NIDEN; // Non-invasive debug enable + input [`MAIA_CN:0] SPIDEN; // Secure Priviledge invasive debug enable + input [`MAIA_CN:0] SPNIDEN; // Secure Priviledge non-invasive debug enable + +//----------------------------------------------------------------------------- +// DFT Signals +//----------------------------------------------------------------------------- + input DFTSE; // Scan enable + input DFTRSTDISABLE; // Disable reset to cells during scan shift + input [`MAIA_CN:0] DFTCRCLKDISABLE; // Clock grid control for ck_gclkcr + input DFTL2CLKDISABLE; // Clock grid control for ck_gclkl2 + input DFTRAMHOLD; // Holds data in RAMs + input DFTCLKBYPASS; // L2 RAM strobe clock bypass + input DFTMCPHOLD; // Disable multi-cycle RAM paths + +//----------------------------------------------------------------------------- +// MBIST Interface +//----------------------------------------------------------------------------- + input nMBISTRESET; // MBIST reset + input MBISTREQ; // MBIST mode request + +//----------------------------------------------------------------------------- +// Signals from maia -> maia_cpu_io -> maia_cpu +//----------------------------------------------------------------------------- +// Outputs to maia_cpu + output ncpuporeset_cpu0_o; + output ncorereset_cpu0_o; + + output cfgend_cpu0_o; + output cfgte_cpu0_o; + output cp15sdisable_cpu0_o; + output vinithi_cpu0_o; + output [7:0] clusteridaff1_cpu0_o; + output [7:0] clusteridaff2_cpu0_o; + output [1:0] cpuid_cpu0_o; + output aa64naa32_cpu0_o; + output [43:2] rvbaraddr_cpu0_o; + output cryptodisable_cpu0_o; + output giccdisable_cpu0_o; + + output [43:12] dbgromaddr_cpu0_o; + output dbgromaddrv_cpu0_o; + output dbgl1rstdisable_cpu0_o; + + output dbgen_cpu0_o; + output niden_cpu0_o; + output spiden_cpu0_o; + output spniden_cpu0_o; + + output [63:0] tsvalueb_cpu0_o; + + output atclken_cpu0_o; + output afvalidm_cpu0_o; + output atreadym_cpu0_o; + output syncreqm_cpu0_o; + + output dftse_cpu0_o; + output dftrstdisable_cpu0_o; + output dftcrclkdisable_cpu0_o; + output dftramhold_cpu0_o; + output nmbistreset_cpu0_o; + +// BEGIN INCLUDE FOR CPU1 + output ncpuporeset_cpu1_o; + output ncorereset_cpu1_o; + + output cfgend_cpu1_o; + output cfgte_cpu1_o; + output cp15sdisable_cpu1_o; + output vinithi_cpu1_o; + output [7:0] clusteridaff1_cpu1_o; + output [7:0] clusteridaff2_cpu1_o; + output [1:0] cpuid_cpu1_o; + output aa64naa32_cpu1_o; + output [43:2] rvbaraddr_cpu1_o; + output cryptodisable_cpu1_o; + output giccdisable_cpu1_o; + + output [43:12] dbgromaddr_cpu1_o; + output dbgromaddrv_cpu1_o; + output dbgl1rstdisable_cpu1_o; + + output dbgen_cpu1_o; + output niden_cpu1_o; + output spiden_cpu1_o; + output spniden_cpu1_o; + + output [63:0] tsvalueb_cpu1_o; + + output atclken_cpu1_o; + output afvalidm_cpu1_o; + output atreadym_cpu1_o; + output syncreqm_cpu1_o; + + output dftse_cpu1_o; + output dftrstdisable_cpu1_o; + output dftcrclkdisable_cpu1_o; + output dftramhold_cpu1_o; + output nmbistreset_cpu1_o; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + output ncpuporeset_cpu2_o; + output ncorereset_cpu2_o; + + output cfgend_cpu2_o; + output cfgte_cpu2_o; + output cp15sdisable_cpu2_o; + output vinithi_cpu2_o; + output [7:0] clusteridaff1_cpu2_o; + output [7:0] clusteridaff2_cpu2_o; + output [1:0] cpuid_cpu2_o; + output aa64naa32_cpu2_o; + output [43:2] rvbaraddr_cpu2_o; + output cryptodisable_cpu2_o; + output giccdisable_cpu2_o; + + output [43:12] dbgromaddr_cpu2_o; + output dbgromaddrv_cpu2_o; + output dbgl1rstdisable_cpu2_o; + + output dbgen_cpu2_o; + output niden_cpu2_o; + output spiden_cpu2_o; + output spniden_cpu2_o; + + output [63:0] tsvalueb_cpu2_o; + + output atclken_cpu2_o; + output afvalidm_cpu2_o; + output atreadym_cpu2_o; + output syncreqm_cpu2_o; + + output dftse_cpu2_o; + output dftrstdisable_cpu2_o; + output dftcrclkdisable_cpu2_o; + output dftramhold_cpu2_o; + output nmbistreset_cpu2_o; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + output ncpuporeset_cpu3_o; + output ncorereset_cpu3_o; + + output cfgend_cpu3_o; + output cfgte_cpu3_o; + output cp15sdisable_cpu3_o; + output vinithi_cpu3_o; + output [7:0] clusteridaff1_cpu3_o; + output [7:0] clusteridaff2_cpu3_o; + output [1:0] cpuid_cpu3_o; + output aa64naa32_cpu3_o; + output [43:2] rvbaraddr_cpu3_o; + output cryptodisable_cpu3_o; + output giccdisable_cpu3_o; + + output [43:12] dbgromaddr_cpu3_o; + output dbgromaddrv_cpu3_o; + output dbgl1rstdisable_cpu3_o; + + output dbgen_cpu3_o; + output niden_cpu3_o; + output spiden_cpu3_o; + output spniden_cpu3_o; + + output [63:0] tsvalueb_cpu3_o; + + output atclken_cpu3_o; + output afvalidm_cpu3_o; + output atreadym_cpu3_o; + output syncreqm_cpu3_o; + + output dftse_cpu3_o; + output dftrstdisable_cpu3_o; + output dftcrclkdisable_cpu3_o; + output dftramhold_cpu3_o; + output nmbistreset_cpu3_o; +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// Signals from maia_cpu -> maia_cpu_io -> maia +//----------------------------------------------------------------------------- +// Inputs from maia_cpu + input ds_cpu0_sev_req; + input ds_cpu0_sevl_req; + input ds_cpu0_cpuectlr_smp; + + input ncommirq_cpu0_i; + input commrx_cpu0_i; + input commtx_cpu0_i; + input dbgack_cpu0_i; + input dbgrstreq_cpu0_i; + input dbgnopwrdwn_cpu0_i; + + input npmuirq_cpu0_i; + input [24:0] pmuevent_cpu0_i; + input pm_export_cpu0_i; + + input etclken_cpu0_i; + input afreadym_cpu0_i; + input [1:0] atbytesm_cpu0_i; + input [31:0] atdatam_cpu0_i; + input [6:0] atidm_cpu0_i; + input atvalidm_cpu0_i; + +// BEGIN INCLUDE FOR CPU1 + input ds_cpu1_sev_req; + input ds_cpu1_sevl_req; + input ds_cpu1_cpuectlr_smp; + + input ncommirq_cpu1_i; + input commrx_cpu1_i; + input commtx_cpu1_i; + input dbgack_cpu1_i; + input dbgrstreq_cpu1_i; + input dbgnopwrdwn_cpu1_i; + + input npmuirq_cpu1_i; + input [24:0] pmuevent_cpu1_i; + input pm_export_cpu1_i; + + input etclken_cpu1_i; + input afreadym_cpu1_i; + input [1:0] atbytesm_cpu1_i; + input [31:0] atdatam_cpu1_i; + input [6:0] atidm_cpu1_i; + input atvalidm_cpu1_i; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + input ds_cpu2_sev_req; + input ds_cpu2_sevl_req; + input ds_cpu2_cpuectlr_smp; + + input ncommirq_cpu2_i; + input commrx_cpu2_i; + input commtx_cpu2_i; + input dbgack_cpu2_i; + input dbgrstreq_cpu2_i; + input dbgnopwrdwn_cpu2_i; + + input npmuirq_cpu2_i; + input [24:0] pmuevent_cpu2_i; + input pm_export_cpu2_i; + + input etclken_cpu2_i; + input afreadym_cpu2_i; + input [1:0] atbytesm_cpu2_i; + input [31:0] atdatam_cpu2_i; + input [6:0] atidm_cpu2_i; + input atvalidm_cpu2_i; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + input ds_cpu3_sev_req; + input ds_cpu3_sevl_req; + input ds_cpu3_cpuectlr_smp; + + input ncommirq_cpu3_i; + input commrx_cpu3_i; + input commtx_cpu3_i; + input dbgack_cpu3_i; + input dbgrstreq_cpu3_i; + input dbgnopwrdwn_cpu3_i; + + input npmuirq_cpu3_i; + input [24:0] pmuevent_cpu3_i; + input pm_export_cpu3_i; + + input etclken_cpu3_i; + input afreadym_cpu3_i; + input [1:0] atbytesm_cpu3_i; + input [31:0] atdatam_cpu3_i; + input [6:0] atidm_cpu3_i; + input atvalidm_cpu3_i; +// END INCLUDE FOR CPU3 + +//----------------------------------------------------------------------------- +// L2 interface +//----------------------------------------------------------------------------- + output [12:0] l2_cpu0_mbist1_addr_b1; + output [3:0] l2_cpu0_mbist1_array_b1; + output [7:0] l2_cpu0_mbist1_be_b1; + output l2_cpu0_mbist1_en_b1; + output l2_cpu0_mbist1_rd_en_b1; + output l2_cpu0_mbist1_wr_en_b1; + output l2_cpu0_mbist1_all_b1; + +// BEGIN INCLUDE FOR CPU1 + output [12:0] l2_cpu1_mbist1_addr_b1; + output [3:0] l2_cpu1_mbist1_array_b1; + output [7:0] l2_cpu1_mbist1_be_b1; + output l2_cpu1_mbist1_en_b1; + output l2_cpu1_mbist1_rd_en_b1; + output l2_cpu1_mbist1_wr_en_b1; + output l2_cpu1_mbist1_all_b1; +// END INCLUDE FOR CPU1 + +// BEGIN INCLUDE FOR CPU2 + output [12:0] l2_cpu2_mbist1_addr_b1; + output [3:0] l2_cpu2_mbist1_array_b1; + output [7:0] l2_cpu2_mbist1_be_b1; + output l2_cpu2_mbist1_en_b1; + output l2_cpu2_mbist1_rd_en_b1; + output l2_cpu2_mbist1_wr_en_b1; + output l2_cpu2_mbist1_all_b1; +// END INCLUDE FOR CPU2 + +// BEGIN INCLUDE FOR CPU3 + output [12:0] l2_cpu3_mbist1_addr_b1; + output [3:0] l2_cpu3_mbist1_array_b1; + output [7:0] l2_cpu3_mbist1_be_b1; + output l2_cpu3_mbist1_en_b1; + output l2_cpu3_mbist1_rd_en_b1; + output l2_cpu3_mbist1_wr_en_b1; + output l2_cpu3_mbist1_all_b1; +// END INCLUDE FOR CPU3 + +// BEGIN L2-CPU interface + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + output l2_cpu0_cfg_ecc_en; + output l2_cpu0_arb_thrshld_timeout_en; + output l2_cpu0_disable_clean_evict_opt; + output l2_cpu0_dext_err_r2; // LS external error + output l2_cpu0_dext_err_type_r2; // LS external error type + output l2_cpu0_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu0_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu0_ddata_r2; // LS read data + output l2_cpu0_barrier_done; // LS barrier complete + output l2_cpu0_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu0_spec_bufid; // LS read speculative response buffer id + output l2_cpu0_rvalid; // LS read response valid + output [1:0] l2_cpu0_rstate; // LS read response state + output l2_cpu0_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu0_rbufid; // LS read response buffer id + output l2_cpu0_dvalid_r1; // LS read data valid + output l2_cpu0_dlast_r1; // LS read last indicator + output [2:0] l2_cpu0_dbufid_r1; // LS read data fill buffer id + output l2_cpu0_iext_err_r2; // IF external error + output l2_cpu0_iext_err_type_r2; // IF external error type + output l2_cpu0_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu0_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu0_idata_r2; // IF read data + output l2_cpu0_ivalid_r1; // IF read data valid + output [1:0] l2_cpu0_ibufid_r1; // IF read data fill buffer id + output l2_cpu0_ls_sync_req; // LS sync req + output [48:0] l2_cpu0_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu0_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu0_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu0_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu0_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu0_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu0_ccb_req_info_c3; // LS ccb req info + output l2_cpu0_if_ccb_clken_c3; // IF ccb clken + output l2_cpu0_if_ccb_req_c3; // IF ccb req + output l2_cpu0_if_sync_req; // IF sync req + output l2_cpu0_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu0_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu0_tlb_sync_req; // TLB sync req + output l2_cpu0_tlb_sync_complete; // TLB sync complete + output l2_cpu0_tbw_desc_vld; // TBW descriptor valid + output l2_cpu0_tbw_ext_err; // TBW descriptor external error + output l2_cpu0_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu0_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu0_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu0_spr_rd_data; // DS spr read data + output [1:0] l2_cpu0_l2_cache_size; // DS L2 cache size + output l2_cpu0_pf_throttle_q; // PF throttling + + output l2_cpu0_wr_ex_resp; // store exclusive response + output l2_cpu0_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu0_ic_base; // PERIPHBASE + output l2_cpu0_no_intctrl; // INTCTLR not present + + + output [33:0] l2_cpu0_pmu_events; // L2 PMU events + + input ds_cpu0_l2_spr_en; // cpu0 early spr req for clk enables + input ds_cpu0_l2_spr_rd; // cpu0 spr read op + input ds_cpu0_l2_spr_wr; // cpu0 spr write op + input [8:0] ds_cpu0_l2_spr_addr; // cpu0 spr address + input ds_cpu0_l2_spr_dw; // cpu0 spr access dw + input [63:0] ds_cpu0_l2_spr_wr_data; // cpu0 spr write data + + input l2_cpu0_wr_data_vld_x1_q; // cpu0 write data vld x1 stage + input l2_cpu0_wr_evict_x1_q; // cpu0 write evict x1 stage + input [143:0] l2_cpu0_wr_data; + input l2_cpu0_ls_rd_haz_vld_arb_q; + input l2_cpu0_ls_wr_haz_vld_arb_q; + input l2_cpu0_dt_pmu_evt_en; // PMU enabled. + + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + output l2_cpu1_cfg_ecc_en; + output l2_cpu1_arb_thrshld_timeout_en; + output l2_cpu1_disable_clean_evict_opt; + output l2_cpu1_dext_err_r2; // LS external error + output l2_cpu1_dext_err_type_r2; // LS external error type + output l2_cpu1_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu1_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu1_ddata_r2; // LS read data + output l2_cpu1_barrier_done; // LS barrier complete + output l2_cpu1_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu1_spec_bufid; // LS read speculative response buffer id + output l2_cpu1_rvalid; // LS read response valid + output [1:0] l2_cpu1_rstate; // LS read response state + output l2_cpu1_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu1_rbufid; // LS read response buffer id + output l2_cpu1_dvalid_r1; // LS read data valid + output l2_cpu1_dlast_r1; // LS read last indicator + output [2:0] l2_cpu1_dbufid_r1; // LS read data fill buffer id + output l2_cpu1_iext_err_r2; // IF external error + output l2_cpu1_iext_err_type_r2; // IF external error type + output l2_cpu1_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu1_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu1_idata_r2; // IF read data + output l2_cpu1_ivalid_r1; // IF read data valid + output [1:0] l2_cpu1_ibufid_r1; // IF read data fill buffer id + output l2_cpu1_ls_sync_req; // LS sync req + output [48:0] l2_cpu1_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu1_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu1_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu1_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu1_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu1_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu1_ccb_req_info_c3; // LS ccb req info + output l2_cpu1_if_ccb_clken_c3; // IF ccb clken + output l2_cpu1_if_ccb_req_c3; // IF ccb req + output l2_cpu1_if_sync_req; // IF sync req + output l2_cpu1_tlb_ccb_clken_c3; // IF ccb clken + output l2_cpu1_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu1_tlb_sync_req; // TLB sync req + output l2_cpu1_tlb_sync_complete; // TLB sync complete + output l2_cpu1_tbw_desc_vld; // TBW descriptor valid + output l2_cpu1_tbw_ext_err; // TBW descriptor external error + output l2_cpu1_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu1_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu1_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu1_spr_rd_data; // DS spr read data + output [1:0] l2_cpu1_l2_cache_size; // DS L2 cache size + output l2_cpu1_pf_throttle_q; // PF throttling + + output l2_cpu1_wr_ex_resp; // store exclusive response + output l2_cpu1_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu1_ic_base; // PERIPHBASE + output l2_cpu1_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu1_pmu_events; // L2 PMU events + + input ds_cpu1_l2_spr_en; // cpu1 early spr req for clk enables + input ds_cpu1_l2_spr_rd; // cpu1 spr read op + input ds_cpu1_l2_spr_wr; // cpu1 spr write op + input [8:0] ds_cpu1_l2_spr_addr; // cpu1 spr address + input ds_cpu1_l2_spr_dw; // cpu1 spr access dw + input [63:0] ds_cpu1_l2_spr_wr_data; // cpu1 spr write data + + input l2_cpu1_wr_data_vld_x1_q; // cpu1 write data vld x1 stage + input l2_cpu1_wr_evict_x1_q; // cpu1 write evict x1 stage + input [143:0] l2_cpu1_wr_data; + input l2_cpu1_ls_rd_haz_vld_arb_q; + input l2_cpu1_ls_wr_haz_vld_arb_q; + input l2_cpu1_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + output l2_cpu2_cfg_ecc_en; + output l2_cpu2_arb_thrshld_timeout_en; + output l2_cpu2_disable_clean_evict_opt; + output l2_cpu2_dext_err_r2; // LS external error + output l2_cpu2_dext_err_type_r2; // LS external error type + output l2_cpu2_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu2_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu2_ddata_r2; // LS read data + output l2_cpu2_barrier_done; // LS barrier complete + output l2_cpu2_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu2_spec_bufid; // LS read speculative response buffer id + output l2_cpu2_rvalid; // LS read response valid + output [1:0] l2_cpu2_rstate; // LS read response state + output l2_cpu2_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu2_rbufid; // LS read response buffer id + output l2_cpu2_dvalid_r1; // LS read data valid + output l2_cpu2_dlast_r1; // LS read last indicator + output [2:0] l2_cpu2_dbufid_r1; // LS read data fill buffer id + output l2_cpu2_iext_err_r2; // IF external error + output l2_cpu2_iext_err_type_r2; // IF external error type + output l2_cpu2_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu2_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu2_idata_r2; // IF read data + output l2_cpu2_ivalid_r1; // IF read data valid + output [1:0] l2_cpu2_ibufid_r1; // IF read data fill buffer id + output l2_cpu2_ls_sync_req; // LS sync req + output [48:0] l2_cpu2_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu2_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu2_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu2_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu2_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu2_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu2_ccb_req_info_c3; // LS ccb req info + output l2_cpu2_if_ccb_clken_c3; // IF ccb clken + output l2_cpu2_if_ccb_req_c3; // IF ccb req + output l2_cpu2_if_sync_req; // IF sync req + output l2_cpu2_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu2_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu2_tlb_sync_req; // TLB sync req + output l2_cpu2_tlb_sync_complete; // TLB sync complete + output l2_cpu2_tbw_desc_vld; // TBW descriptor valid + output l2_cpu2_tbw_ext_err; // TBW descriptor external error + output l2_cpu2_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu2_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu2_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu2_spr_rd_data; // DS spr read data + output [1:0] l2_cpu2_l2_cache_size; // DS L2 cache size + output l2_cpu2_pf_throttle_q; // PF throttling + + output l2_cpu2_wr_ex_resp; // store exclusive response + output l2_cpu2_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu2_ic_base; // PERIPHBASE + output l2_cpu2_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu2_pmu_events; // L2 PMU events + + input ds_cpu2_l2_spr_en; // cpu2 early spr req for clk enables + input ds_cpu2_l2_spr_rd; // cpu2 spr read op + input ds_cpu2_l2_spr_wr; // cpu2 spr write op + input [8:0] ds_cpu2_l2_spr_addr; // cpu2 spr address + input ds_cpu2_l2_spr_dw; // cpu2 spr access dw + input [63:0] ds_cpu2_l2_spr_wr_data; // cpu2 spr write data + + input l2_cpu2_wr_data_vld_x1_q; // cpu2 write data vld x1 stage + input l2_cpu2_wr_evict_x1_q; // cpu2 write evict x1 stage + input [143:0] l2_cpu2_wr_data; + input l2_cpu2_ls_rd_haz_vld_arb_q; + input l2_cpu2_ls_wr_haz_vld_arb_q; + input l2_cpu2_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + output l2_cpu3_cfg_ecc_en; + output l2_cpu3_arb_thrshld_timeout_en; + output l2_cpu3_disable_clean_evict_opt; + output l2_cpu3_dext_err_r2; // LS external error + output l2_cpu3_dext_err_type_r2; // LS external error type + output l2_cpu3_dsngl_ecc_err_r3; // LS single-bit ecc error + output l2_cpu3_ddbl_ecc_err_r3; // LS double-bit ecc error + output [129:0] l2_cpu3_ddata_r2; // LS read data + output l2_cpu3_barrier_done; // LS barrier complete + output l2_cpu3_spec_valid; // LS read speculative response valid + output [2:0] l2_cpu3_spec_bufid; // LS read speculative response buffer id + output l2_cpu3_rvalid; // LS read response valid + output [1:0] l2_cpu3_rstate; // LS read response state + output l2_cpu3_rexfail; // LS read response exclusive fail + output [2:0] l2_cpu3_rbufid; // LS read response buffer id + output l2_cpu3_dvalid_r1; // LS read data valid + output l2_cpu3_dlast_r1; // LS read last indicator + output [2:0] l2_cpu3_dbufid_r1; // LS read data fill buffer id + output l2_cpu3_iext_err_r2; // IF external error + output l2_cpu3_iext_err_type_r2; // IF external error type + output l2_cpu3_isngl_ecc_err_r3; // IF single-bit ecc error + output l2_cpu3_idbl_ecc_err_r3; // IF double-bit ecc error + output [127:0] l2_cpu3_idata_r2; // IF read data + output l2_cpu3_ivalid_r1; // IF read data valid + output [1:0] l2_cpu3_ibufid_r1; // IF read data fill buffer id + output l2_cpu3_ls_sync_req; // LS sync req + output [48:0] l2_cpu3_ccb_req_addr_c3; // LS/IF/TLB ccb req addr + output l2_cpu3_ccb_dbg_req_c3; // CCB req is a dbg array rd + output l2_cpu3_ls_ccb_clken_c3; // LS ccb clken + output l2_cpu3_ls_ccb_req_c3; // LS ccb req + output [4:0] l2_cpu3_ccb_req_id_c3; // LS ccb req id + output [8:0] l2_cpu3_ccb_req_type_c3; // LS ccb req type + output [23:0] l2_cpu3_ccb_req_info_c3; // LS ccb req info + output l2_cpu3_if_ccb_clken_c3; // IF ccb clken + output l2_cpu3_if_ccb_req_c3; // IF ccb req + output l2_cpu3_if_sync_req; // IF sync req + output l2_cpu3_tlb_ccb_clken_c3; // TLB ccb clken + output l2_cpu3_tlb_ccb_req_c3; // TLB ccb req + output l2_cpu3_tlb_sync_req; // TLB sync req + output l2_cpu3_tlb_sync_complete; // TLB sync complete + output l2_cpu3_tbw_desc_vld; // TBW descriptor valid + output l2_cpu3_tbw_ext_err; // TBW descriptor external error + output l2_cpu3_tbw_ext_err_type; // TBW descriptor external error type + output l2_cpu3_tbw_dbl_ecc_err; // TBW descriptor double-bit ecc error + output [63:0] l2_cpu3_tbw_desc_data; // TBW descriptor data + output [63:0] l2_cpu3_spr_rd_data; // DS spr read data + output [1:0] l2_cpu3_l2_cache_size; // DS L2 cache size + output l2_cpu3_pf_throttle_q; // PF throttling + + output l2_cpu3_wr_ex_resp; // store exclusive response + output l2_cpu3_wr_ex_fail; // store exclusive failed + + output [43:18] l2_cpu3_ic_base; // PERIPHBASE + output l2_cpu3_no_intctrl; // INTCTLR not present + + output [33:0] l2_cpu3_pmu_events; // L2 PMU events + + input ds_cpu3_l2_spr_en; // cpu3 early spr req for clk enables + input ds_cpu3_l2_spr_rd; // cpu3 spr read op + input ds_cpu3_l2_spr_wr; // cpu3 spr write op + input [8:0] ds_cpu3_l2_spr_addr; // cpu3 spr address + input ds_cpu3_l2_spr_dw; // cpu3 spr access dw + input [63:0] ds_cpu3_l2_spr_wr_data; // cpu3 spr write data + + input l2_cpu3_wr_data_vld_x1_q; // cpu3 write data vld x1 stage + input l2_cpu3_wr_evict_x1_q; // cpu3 write evict x1 stage + input [143:0] l2_cpu3_wr_data; + input l2_cpu3_ls_rd_haz_vld_arb_q; + input l2_cpu3_ls_wr_haz_vld_arb_q; + input l2_cpu3_dt_pmu_evt_en; // PMU enabled. + +//----------------------------------------------------------------------------- +// tag_pipe / cpu slave +//----------------------------------------------------------------------------- + output l2_cpu0_flsh_ls_rd_l2_dly; // cpu0 ls local hazard flush + output l2_cpu0_flsh_ls_wr_l2_dly; // cpu0 ls local hazard flush + + output l2_cpu0_wr_data_stall; // cpu0 write data stall + + output l2_cpu1_flsh_ls_rd_l2_dly; // cpu1 ls local hazard flush + output l2_cpu1_flsh_ls_wr_l2_dly; // cpu1 ls local hazard flush + + output l2_cpu1_wr_data_stall; // cpu1 write data stall + + output l2_cpu2_flsh_ls_rd_l2_dly; // cpu2 ls local hazard flush + output l2_cpu2_flsh_ls_wr_l2_dly; // cpu2 ls local hazard flush + + output l2_cpu2_wr_data_stall; // cpu2 write data stall + + output l2_cpu3_flsh_ls_rd_l2_dly; // cpu3 ls local hazard flush + output l2_cpu3_flsh_ls_wr_l2_dly; // cpu3 ls local hazard flush + + output l2_cpu3_wr_data_stall; // cpu3 write data stall + + output [2:0] l2_cpu0_flsh_ls_rd_id_l2_dly; // cpu0 ls id local hazard flush + output [3:0] l2_cpu0_flsh_ls_wr_id_l2_dly; // cpu0 ls id local hazard flush + + output [2:0] l2_cpu1_flsh_ls_rd_id_l2_dly; // cpu1 ls id local hazard flush + output [3:0] l2_cpu1_flsh_ls_wr_id_l2_dly; // cpu1 ls id local hazard flush + + output [2:0] l2_cpu2_flsh_ls_rd_id_l2_dly; // cpu2 ls id local hazard flush + output [3:0] l2_cpu2_flsh_ls_wr_id_l2_dly; // cpu2 ls id local hazard flush + + output [2:0] l2_cpu3_flsh_ls_rd_id_l2_dly; // cpu3 ls id local hazard flush + output [3:0] l2_cpu3_flsh_ls_wr_id_l2_dly; // cpu3 ls id local hazard flush + + output l2_cpu0_flsh_ls_rd_l4_dly; // cpu0 ls global hazard flush + output l2_cpu0_flsh_if_rd_l4_dly; // cpu0 if global hazard flush + output l2_cpu0_flsh_tw_rd_l4_dly; // cpu0 tw global hazard flush + output l2_cpu0_flsh_ls_wr_l4_dly; // cpu0 ls global hazard flush + + output l2_cpu1_flsh_ls_rd_l4_dly; // cpu1 ls global hazard flush + output l2_cpu1_flsh_if_rd_l4_dly; // cpu1 if global hazard flush + output l2_cpu1_flsh_tw_rd_l4_dly; // cpu1 tw global hazard flush + output l2_cpu1_flsh_ls_wr_l4_dly; // cpu1 ls global hazard flush + + output l2_cpu2_flsh_ls_rd_l4_dly; // cpu2 ls global hazard flush + output l2_cpu2_flsh_if_rd_l4_dly; // cpu2 if global hazard flush + output l2_cpu2_flsh_tw_rd_l4_dly; // cpu2 tw global hazard flush + output l2_cpu2_flsh_ls_wr_l4_dly; // cpu2 ls global hazard flush + + output l2_cpu3_flsh_ls_rd_l4_dly; // cpu3 ls global hazard flush + output l2_cpu3_flsh_if_rd_l4_dly; // cpu3 if global hazard flush + output l2_cpu3_flsh_tw_rd_l4_dly; // cpu3 tw global hazard flush + output l2_cpu3_flsh_ls_wr_l4_dly; // cpu3 ls global hazard flush + + output [2:0] l2_cpu0_flsh_ls_rd_id_l4_dly; // cpu0 ls id global hazard flush + output [1:0] l2_cpu0_flsh_if_rd_id_l4_dly; // cpu0 if id global hazard flush + output [3:0] l2_cpu0_flsh_ls_wr_id_l4_dly; // cpu0 ls id global hazard flush + output l2_cpu0_flsh_ls_wr_evict_l4_dly; // cpu0 ls evict hazard + + output [2:0] l2_cpu1_flsh_ls_rd_id_l4_dly; // cpu1 ls id global hazard flush + output [1:0] l2_cpu1_flsh_if_rd_id_l4_dly; // cpu1 if id global hazard flush + output [3:0] l2_cpu1_flsh_ls_wr_id_l4_dly; // cpu1 ls id global hazard flush + output l2_cpu1_flsh_ls_wr_evict_l4_dly; // cpu1 ls evict hazard + + output [2:0] l2_cpu2_flsh_ls_rd_id_l4_dly; // cpu2 ls id global hazard flush + output [1:0] l2_cpu2_flsh_if_rd_id_l4_dly; // cpu2 if id global hazard flush + output [3:0] l2_cpu2_flsh_ls_wr_id_l4_dly; // cpu2 ls id global hazard flush + output l2_cpu2_flsh_ls_wr_evict_l4_dly; // cpu2 ls evict hazard + + output [2:0] l2_cpu3_flsh_ls_rd_id_l4_dly; // cpu3 ls id global hazard flush + output [1:0] l2_cpu3_flsh_if_rd_id_l4_dly; // cpu3 if id global hazard flush + output [3:0] l2_cpu3_flsh_ls_wr_id_l4_dly; // cpu3 ls id global hazard flush + output l2_cpu3_flsh_ls_wr_evict_l4_dly; // cpu3 ls evict hazard + + output l2_cpu0_lrq_haz_pending; // cpu0 lrq hazard pending + output l2_cpu1_lrq_haz_pending; // cpu1 lrq hazard pending + output l2_cpu2_lrq_haz_pending; // cpu2 lrq hazard pending + output l2_cpu3_lrq_haz_pending; // cpu3 lrq hazard pending + + output l2_cpu0_ifq_haz_pending; // cpu0 ifq hazard pending + output l2_cpu1_ifq_haz_pending; // cpu1 ifq hazard pending + output l2_cpu2_ifq_haz_pending; // cpu2 ifq hazard pending + output l2_cpu3_ifq_haz_pending; // cpu3 ifq hazard pending + + output l2_cpu0_trq_haz_pending; // cpu0 trq hazard pending + output l2_cpu1_trq_haz_pending; // cpu1 trq hazard pending + output l2_cpu2_trq_haz_pending; // cpu2 trq hazard pending + output l2_cpu3_trq_haz_pending; // cpu3 trq hazard pending + + output l2_cpu0_wrq_haz_pending; // cpu0 wrq hazard pending + output l2_cpu1_wrq_haz_pending; // cpu1 wrq hazard pending + output l2_cpu2_wrq_haz_pending; // cpu2 wrq hazard pending + output l2_cpu3_wrq_haz_pending; // cpu3 wrq hazard pending + + output l2_cpu0_idle_block_reqs_q; // cpu0 idle block requests + output l2_cpu1_idle_block_reqs_q; // cpu1 idle block requests + output l2_cpu2_idle_block_reqs_q; // cpu2 idle block requests + output l2_cpu3_idle_block_reqs_q; // cpu3 idle block requests + + output l2_cpu0_ls_peq_coll_l4_dly; // cpu0 peq collision detected + output l2_cpu1_ls_peq_coll_l4_dly; // cpu1 peq collision detected + output l2_cpu2_ls_peq_coll_l4_dly; // cpu2 peq collision detected + output l2_cpu3_ls_peq_coll_l4_dly; // cpu3 peq collision detected + +//----------------------------------------------------------------------------- +// tag_pipe +//----------------------------------------------------------------------------- + output [3:0] l2_tbnk0_cpu0_lrq_clr_l4_dly2_q; // tbnk0 clear cpu0 lrq entry + output [3:0] l2_tbnk0_cpu1_lrq_clr_l4_dly2_q; // tbnk0 clear cpu1 lrq entry + output [3:0] l2_tbnk0_cpu2_lrq_clr_l4_dly2_q; // tbnk0 clear cpu2 lrq entry + output [3:0] l2_tbnk0_cpu3_lrq_clr_l4_dly2_q; // tbnk0 clear cpu3 lrq entry + + output [3:0] l2_tbnk1_cpu0_lrq_clr_l4_dly2_q; // tbnk1 clear cpu0 lrq entry + output [3:0] l2_tbnk1_cpu1_lrq_clr_l4_dly2_q; // tbnk1 clear cpu1 lrq entry + output [3:0] l2_tbnk1_cpu2_lrq_clr_l4_dly2_q; // tbnk1 clear cpu2 lrq entry + output [3:0] l2_tbnk1_cpu3_lrq_clr_l4_dly2_q; // tbnk1 clear cpu3 lrq entry + + output [2:0] l2_tbnk0_cpu0_ifq_clr_l4_dly2_q; // tbnk0 clear cpu0 ifq entry + output [2:0] l2_tbnk0_cpu1_ifq_clr_l4_dly2_q; // tbnk0 clear cpu1 ifq entry + output [2:0] l2_tbnk0_cpu2_ifq_clr_l4_dly2_q; // tbnk0 clear cpu2 ifq entry + output [2:0] l2_tbnk0_cpu3_ifq_clr_l4_dly2_q; // tbnk0 clear cpu3 ifq entry + + output [2:0] l2_tbnk1_cpu0_ifq_clr_l4_dly2_q; // tbnk1 clear cpu0 ifq entry + output [2:0] l2_tbnk1_cpu1_ifq_clr_l4_dly2_q; // tbnk1 clear cpu1 ifq entry + output [2:0] l2_tbnk1_cpu2_ifq_clr_l4_dly2_q; // tbnk1 clear cpu2 ifq entry + output [2:0] l2_tbnk1_cpu3_ifq_clr_l4_dly2_q; // tbnk1 clear cpu3 ifq entry + + output l2_tbnk0_cpu0_trq_clr_l4_dly2_q; // tbnk0 clear cpu0 trq entry + output l2_tbnk0_cpu1_trq_clr_l4_dly2_q; // tbnk0 clear cpu1 trq entry + output l2_tbnk0_cpu2_trq_clr_l4_dly2_q; // tbnk0 clear cpu2 trq entry + output l2_tbnk0_cpu3_trq_clr_l4_dly2_q; // tbnk0 clear cpu3 trq entry + + output l2_tbnk1_cpu0_trq_clr_l4_dly2_q; // tbnk1 clear cpu0 trq entry + output l2_tbnk1_cpu1_trq_clr_l4_dly2_q; // tbnk1 clear cpu1 trq entry + output l2_tbnk1_cpu2_trq_clr_l4_dly2_q; // tbnk1 clear cpu2 trq entry + output l2_tbnk1_cpu3_trq_clr_l4_dly2_q; // tbnk1 clear cpu3 trq entry + + output [5:0] l2_tbnk0_cpu0_wrq_clr_l4_dly2_q; // tbnk0 clear cpu0 wrq entry + output [5:0] l2_tbnk0_cpu1_wrq_clr_l4_dly2_q; // tbnk0 clear cpu1 wrq entry + output [5:0] l2_tbnk0_cpu2_wrq_clr_l4_dly2_q; // tbnk0 clear cpu2 wrq entry + output [5:0] l2_tbnk0_cpu3_wrq_clr_l4_dly2_q; // tbnk0 clear cpu3 wrq entry + + output [5:0] l2_tbnk1_cpu0_wrq_clr_l4_dly2_q; // tbnk1 clear cpu0 wrq entry + output [5:0] l2_tbnk1_cpu1_wrq_clr_l4_dly2_q; // tbnk1 clear cpu1 wrq entry + output [5:0] l2_tbnk1_cpu2_wrq_clr_l4_dly2_q; // tbnk1 clear cpu2 wrq entry + output [5:0] l2_tbnk1_cpu3_wrq_clr_l4_dly2_q; // tbnk1 clear cpu3 wrq entry + + +//----------------------------------------------------------------------------- +// cpu_logic / cpu slave +//----------------------------------------------------------------------------- + output l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu0 ls rd flsh l4 active + output l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu0 wr rd flsh l4 active + + output l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu1 ls rd flsh l4 active + output l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu1 wr rd flsh l4 active + + output l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu2 ls rd flsh l4 active + output l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu2 wr rd flsh l4 active + + output l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly; // cpu3 ls rd flsh l4 active + output l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly; // cpu3 wr rd flsh l4 active + + +//----------------------------------------------------------------------------- +// feq / cpu slave +//----------------------------------------------------------------------------- + input [129:0] l2_cpu0_dsq_rd_data_q; // cpu0 wrq/dsq data + input [15:0] l2_cpu0_dsq_rd_byte_strb_q; // cpu0 wrq/dsq byte strobes + input [129:0] l2_cpu1_dsq_rd_data_q; // cpu1 wrq/dsq data + input [15:0] l2_cpu1_dsq_rd_byte_strb_q; // cpu1 wrq/dsq byte strobes + input [129:0] l2_cpu2_dsq_rd_data_q; // cpu2 wrq/dsq data + input [15:0] l2_cpu2_dsq_rd_byte_strb_q; // cpu2 wrq/dsq byte strobes + input [129:0] l2_cpu3_dsq_rd_data_q; // cpu3 wrq/dsq data + input [15:0] l2_cpu3_dsq_rd_byte_strb_q; // cpu3 wrq/dsq byte strobes + + output l2_cpu0_dsq_clr_vld_q; // cpu0 dsq clear wrq vld entry + output [3:0] l2_cpu0_dsq_clr_id_q; // cpu0 dsq clear wrq buffer id + output l2_cpu0_dsq_rd_en; // cpu0 dsq/wrq data enable + output l2_cpu0_dsq_rd_en_x2; // cpu0 dsq/wrq data enable x2 + output [3:0] l2_cpu0_dsq_rd_buf_id; // cpu0 dsq/wrq data select + output l2_cpu1_dsq_clr_vld_q; // cpu1 dsq clear wrq vld entry + output [3:0] l2_cpu1_dsq_clr_id_q; // cpu1 dsq clear wrq buffer id + output l2_cpu1_dsq_rd_en; // cpu1 dsq/wrq data enable + output l2_cpu1_dsq_rd_en_x2; // cpu1 dsq/wrq data enable x2 + output [3:0] l2_cpu1_dsq_rd_buf_id; // cpu1 dsq/wrq data select + output l2_cpu2_dsq_clr_vld_q; // cpu2 dsq clear wrq vld entry + output [3:0] l2_cpu2_dsq_clr_id_q; // cpu2 dsq clear wrq buffer id + output l2_cpu2_dsq_rd_en; // cpu2 dsq/wrq data enable + output l2_cpu2_dsq_rd_en_x2; // cpu2 dsq/wrq data enable x2 + output [3:0] l2_cpu2_dsq_rd_buf_id; // cpu2 dsq/wrq data select + output l2_cpu3_dsq_clr_vld_q; // cpu3 dsq clear wrq vld entry + output l2_cpu3_dsq_rd_en; // cpu3 dsq/wrq data enable + output l2_cpu3_dsq_rd_en_x2; // cpu3 dsq/wrq data enable x2 + output [3:0] l2_cpu3_dsq_clr_id_q; // cpu3 dsq clear wrq buffer id + output [3:0] l2_cpu3_dsq_rd_buf_id; // cpu3 dsq/wrq data select + +//----------------------------------------------------------------------------- +// arbitration +//----------------------------------------------------------------------------- + output l2_cpu0_rd_vld_skid; // cpu0 read skid buffer valid + output l2_cpu1_rd_vld_skid; // cpu1 read skid buffer valid + output l2_cpu2_rd_vld_skid; // cpu2 read skid buffer valid + output l2_cpu3_rd_vld_skid; // cpu3 read skid buffer valid + + output l2_cpu0_pf_rd_vld_skid_popped; // cpu0 pf read skid buffer popped + output l2_cpu1_pf_rd_vld_skid_popped; // cpu1 pf read skid buffer popped + output l2_cpu2_pf_rd_vld_skid_popped; // cpu2 pf read skid buffer popped + output l2_cpu3_pf_rd_vld_skid_popped; // cpu3 pf read skid buffer popped + + output l2_cpu0_rd_arb; // + output l2_cpu1_rd_arb; // + output l2_cpu2_rd_arb; // + output l2_cpu3_rd_arb; // + + output l2_cpu0_wr_vld_skid; // cpu0 write skid buffer valid + output l2_cpu1_wr_vld_skid; // cpu1 write skid buffer valid + output l2_cpu2_wr_vld_skid; // cpu2 write skid buffer valid + output l2_cpu3_wr_vld_skid; // cpu3 write skid buffer valid + + output l2_cpu0_wr_arb; // + output l2_cpu1_wr_arb; // + output l2_cpu2_wr_arb; // + output l2_cpu3_wr_arb; // + + output l2_cpu0_ic_vld_skid; // cpu0 peripheral (ic) skid buffer valid + output l2_cpu1_ic_vld_skid; // cpu1 peripheral (ic) skid buffer valid + output l2_cpu2_ic_vld_skid; // cpu2 peripheral (ic) skid buffer valid + output l2_cpu3_ic_vld_skid; // cpu3 peripheral (ic) skid buffer valid + + output l2_cpu0_ic_barrier_stall_q; // cpu0 (ic) barrier stall + output l2_cpu1_ic_barrier_stall_q; // cpu1 (ic) barrier stall + output l2_cpu2_ic_barrier_stall_q; // cpu2 (ic) barrier stall + output l2_cpu3_ic_barrier_stall_q; // cpu3 (ic) barrier stall + + output l2_cpu0_blk_non_evict_wr; // cpu0 block non-evict writes from arbitrating + output l2_cpu1_blk_non_evict_wr; // cpu1 block non-evict writes from arbitrating + output l2_cpu2_blk_non_evict_wr; // cpu2 block non-evict writes from arbitrating + output l2_cpu3_blk_non_evict_wr; // cpu3 block non-evict writes from arbitrating + +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + input l2_cpu0_idle_wakeup_q; // cpu0 idle wakeup + input l2_cpu0_rd_arb_fast; // cpu0 read arbitration fast request + input [4:0] l2_cpu0_rd_id_arb_set; // cpu0 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu0_rd_lrq_id_arb_set; // cpu0 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu0_rd_type_arb_set; // cpu0 read arbitration type + input [2:0] l2_cpu0_rd_cache_attr_arb_set; // cpu0 read arbitration cache attributes + input [7:0] l2_cpu0_rd_page_attr_arb_set; // cpu0 read arbitration page attributes + input [2:0] l2_cpu0_rd_elem_size_arb_set; // cpu0 read arbitration element size + input l2_cpu0_rd_way_arb_set; // cpu0 read arbitration way + input l2_cpu0_rd_replayed_arb_set; // cpu0 read arbitration replayed + input l2_cpu0_rd_excl_arb_set; // cpu0 read arbitration exclusive + input l2_cpu0_rd_priv_arb_set; // cpu0 read arbitration priv + input [1:0] l2_cpu0_rd_shared_arb_set; // cpu0 read arbitration shared + input l2_cpu0_rd_va48_arb_set; // cpu0 read arbitration va48 + input l2_cpu0_rd_aarch64_arb_set; // cpu0 read arbitration aarch64 + input [15:8] l2_cpu0_rd_asid_arb_set; // cpu0 read arbitration asid + input l2_cpu0_rd_prfm_arb_set; // cpu0 read arbitration prfm + input [44:0] l2_cpu0_rd_addr_arb_set; // cpu0 read arbitration address + input l2_cpu0_rd_bypass_arb_set; // cpu0 read arbitration bypass + input l2_cpu0_rd_bypass_req_can_e5; // cpu0 read arbitration bypass cancelled request + input l2_cpu0_early_rd_reqe4_e5_q; // cpu0 read arbitration bypass cancelled request + input l2_cpu0_rd_bypass_way_e5; // cpu0 read arbitration bypass way + input [2:0] l2_cpu0_rd_bypass_bufid_e5; // cpu0 read arbitration bypass bufid + input [2:0] l2_cpu0_rd_bypass_lrq_id_e5; // cpu0 read arbitration bypass bufid + + input l2_cpu0_wr_arb_fast; // cpu0 write arbitration fast request + input [3:0] l2_cpu0_wr_id_arb_set; // cpu0 write arbitration id for 1st qw + input [3:0] l2_cpu0_wr_partial_dw_arb_set; // cpu0 write partial qw byte strobe indicator + input [2:0] l2_cpu0_wr_cache_attr_arb_set; // cpu0 write arbitration cache attributes + input [7:0] l2_cpu0_wr_page_attr_arb_set; // cpu0 write arbitration page attributes + input [2:0] l2_cpu0_wr_elem_size_arb_set; // cpu0 write arbitration element size + input [2:0] l2_cpu0_wr_type_arb_set; // cpu0 write arbitration type + input [11:0] l2_cpu0_wr_cl_id_arb_set; // cpu0 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu0_wr_priv_arb_set; // cpu0 write arbitration priv + input [1:0] l2_cpu0_wr_shared_arb_set; // cpu0 write arbitration shared + input l2_cpu0_wr_last_arb_set; // cpu0 write arbitration last + input l2_cpu0_wr_clean_evict_arb_set; // cpu0 write arbitration clean eviction + input l2_cpu0_wr_err_arb_set; // cpu0 write arbitration error + input l2_cpu0_wr_way_arb_set; // cpu0 write arbitration way + input l2_cpu0_wr_dirty_arb_set; // cpu0 write arbitration dirty + input l2_cpu0_wr_1st_replayed_arb_set; // cpu0 write arbitration 1st replay indicator + input [44:0] l2_cpu0_wr_addr_arb_set; // cpu0 write arbitration address + input l2_cpu0_ic_arb_fast; // cpu0 peripheral (ic) arbitration fast request + input [2:0] l2_cpu0_ic_id_arb_set; // cpu0 peripheral (ic) fill buffer id + input l2_cpu0_ic_write_arb_set; // cpu0 peripheral (ic) write indicator + input l2_cpu0_ic_excl_arb_set; // cpu0 peripheral (ic) exclusive indicator + input [2:0] l2_cpu0_ic_elem_size_arb_set; // cpu0 peripheral (ic) element size + input l2_cpu0_ic_ns_arb_set; // cpu0 peripheral (ic) non-secure + input [15:0] l2_cpu0_ic_addr_arb_set; // cpu0 peripheral (ic) address + input [31:0] l2_cpu0_ic_data_arb_set; // cpu0 peripheral (ic) write data + + input l2_cpu0_wrq_almost_full; // cpu0 wrq almost full indicator + + input l2_cpu0_ls_wr_req_w2a; // cpu0 ls write request + input l2_cpu0_ls_wr_last_w2a; // cpu0 ls last indicator + input l2_cpu0_ls_wr_dirty_w2a; // cpu0 ls dirty indicator + input l2_cpu0_ls_wr_err_w2a; // cpu0 ls error indicator + input [2:0] l2_cpu0_ls_wr_type_w2a; // cpu0 ls write type + input [4:0] l2_cpu0_ls_wr_ccb_id_w2a; // cpu0 ls ccb id + input [127:0] l2_cpu0_ls_wr_data_w2a; // cpu0 ls write data + + input l2_cpu0_ls_ccb_resp; // cpu0 ls ccb resp + input [4:0] l2_cpu0_ls_ccb_resp_id; // cpu0 ls ccb id + input l2_cpu0_ls_ccb_data_wr; // cpu0 ls ccb data xfer + + input l2_cpu0_if_ccb_resp; // cpu0 if ccb resp + input [4:0] l2_cpu0_if_ccb_resp_id; // cpu0 if ccb id + + input l2_cpu0_tw_ccb_resp; // cpu0 tw ccb resp + input [4:0] l2_cpu0_tw_ccb_resp_id; // cpu0 tw ccb id + + input l2_cpu0_if_sync_done_q; // cpu0 sync response + input l2_cpu0_tlb_sync_done_q; // cpu0 tlb sync response + + input [5:0] l2_cpu0_lrq_haz_clr_id_dcd_q; // cpu0 lrq clear hazard id + input [15:0] l2_cpu0_wrq_haz_clr_id_dcd_q; // cpu0 wrq clear hazard id + input [3:0] l2_cpu0_ls_rd_haz_id_arb_q; // cpu0 ls rd wrq hazard id + input [2:0] l2_cpu0_ls_wr_haz_id_arb_q; // cpu0 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + input l2_cpu1_idle_wakeup_q; // cpu1 idle wakeup + input l2_cpu1_rd_arb_fast; // cpu1 read arbitration fast request + input [4:0] l2_cpu1_rd_id_arb_set; // cpu1 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu1_rd_lrq_id_arb_set; // cpu1 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu1_rd_type_arb_set; // cpu1 read arbitration type + input [2:0] l2_cpu1_rd_cache_attr_arb_set; // cpu1 read arbitration cache attributes + input [7:0] l2_cpu1_rd_page_attr_arb_set; // cpu1 read arbitration page attributes + input [2:0] l2_cpu1_rd_elem_size_arb_set; // cpu1 read arbitration element size + input l2_cpu1_rd_way_arb_set; // cpu1 read arbitration way + input l2_cpu1_rd_replayed_arb_set; // cpu1 read arbitration replayed + input l2_cpu1_rd_excl_arb_set; // cpu1 read arbitration exclusive + input l2_cpu1_rd_priv_arb_set; // cpu1 read arbitration priv + input [1:0] l2_cpu1_rd_shared_arb_set; // cpu1 read arbitration shared + input l2_cpu1_rd_va48_arb_set; // cpu1 read arbitration va48 + input l2_cpu1_rd_aarch64_arb_set; // cpu1 read arbitration aarch64 + input [15:8] l2_cpu1_rd_asid_arb_set; // cpu1 read arbitration asid + input l2_cpu1_rd_prfm_arb_set; // cpu1 read arbitration prfm + input [44:0] l2_cpu1_rd_addr_arb_set; // cpu1 read arbitration address + input l2_cpu1_rd_bypass_arb_set; // cpu1 read arbitration bypass + input l2_cpu1_rd_bypass_req_can_e5; // cpu1 read arbitration bypass cancelled request + input l2_cpu1_early_rd_reqe4_e5_q; // cpu1 read arbitration bypass cancelled request + input l2_cpu1_rd_bypass_way_e5; // cpu1 read arbitration bypass way + input [2:0] l2_cpu1_rd_bypass_bufid_e5; // cpu1 read arbitration bypass bufid + input [2:0] l2_cpu1_rd_bypass_lrq_id_e5; // cpu1 read arbitration bypass bufid + + input l2_cpu1_wr_arb_fast; // cpu1 write arbitration fast request + input [3:0] l2_cpu1_wr_id_arb_set; // cpu1 write arbitration id for 1st qw + input [3:0] l2_cpu1_wr_partial_dw_arb_set; // cpu1 write partial qw byte strobe indicator + input [2:0] l2_cpu1_wr_cache_attr_arb_set; // cpu1 write arbitration cache attributes + input [7:0] l2_cpu1_wr_page_attr_arb_set; // cpu1 write arbitration page attributes + input [2:0] l2_cpu1_wr_elem_size_arb_set; // cpu1 write arbitration element size + input [2:0] l2_cpu1_wr_type_arb_set; // cpu1 write arbitration type + input [11:0] l2_cpu1_wr_cl_id_arb_set; // cpu1 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu1_wr_priv_arb_set; // cpu1 write arbitration priv + input [1:0] l2_cpu1_wr_shared_arb_set; // cpu1 write arbitration shared + input l2_cpu1_wr_last_arb_set; // cpu1 write arbitration last + input l2_cpu1_wr_clean_evict_arb_set; // cpu1 write arbitration clean eviction + input l2_cpu1_wr_err_arb_set; // cpu1 write arbitration error + input l2_cpu1_wr_way_arb_set; // cpu1 write arbitration way + input l2_cpu1_wr_dirty_arb_set; // cpu1 write arbitration dirty + input l2_cpu1_wr_1st_replayed_arb_set; // cpu1 write arbitration 1st replay indicator + input [44:0] l2_cpu1_wr_addr_arb_set; // cpu1 write arbitration address + input l2_cpu1_ic_arb_fast; // cpu1 peripheral (ic) arbitration fast request + input [2:0] l2_cpu1_ic_id_arb_set; // cpu1 peripheral (ic) fill buffer id + input l2_cpu1_ic_write_arb_set; // cpu1 peripheral (ic) write indicator + input l2_cpu1_ic_excl_arb_set; // cpu1 peripheral (ic) exclusive indicator + input [2:0] l2_cpu1_ic_elem_size_arb_set; // cpu1 peripheral (ic) element size + input l2_cpu1_ic_ns_arb_set; // cpu1 peripheral (ic) non-secure + input [15:0] l2_cpu1_ic_addr_arb_set; // cpu1 peripheral (ic) address + input [31:0] l2_cpu1_ic_data_arb_set; // cpu1 peripheral (ic) write data + + input l2_cpu1_wrq_almost_full; // cpu1 wrq almost full indicator + + input l2_cpu1_ls_wr_req_w2a; // cpu1 ls write request + input l2_cpu1_ls_wr_last_w2a; // cpu1 ls last indicator + input l2_cpu1_ls_wr_dirty_w2a; // cpu1 ls dirty indicator + input l2_cpu1_ls_wr_err_w2a; // cpu1 ls error indicator + input [2:0] l2_cpu1_ls_wr_type_w2a; // cpu1 ls write type + input [4:0] l2_cpu1_ls_wr_ccb_id_w2a; // cpu1 ls ccb id + input [127:0] l2_cpu1_ls_wr_data_w2a; // cpu1 ls write data + + input l2_cpu1_ls_ccb_resp; // cpu1 ls ccb resp + input [4:0] l2_cpu1_ls_ccb_resp_id; // cpu1 ls ccb id + input l2_cpu1_ls_ccb_data_wr; // cpu1 ls ccb data xfer + + input l2_cpu1_if_ccb_resp; // cpu1 if ccb resp + input [4:0] l2_cpu1_if_ccb_resp_id; // cpu1 if ccb id + + input l2_cpu1_tw_ccb_resp; // cpu1 tw ccb resp + input [4:0] l2_cpu1_tw_ccb_resp_id; // cpu1 tw ccb id + + input l2_cpu1_if_sync_done_q; // cpu1 sync response + input l2_cpu1_tlb_sync_done_q; // cpu1 tlb sync response + + input [5:0] l2_cpu1_lrq_haz_clr_id_dcd_q; // cpu1 lrq clear hazard id + input [15:0] l2_cpu1_wrq_haz_clr_id_dcd_q; // cpu1 wrq clear hazard id + input [3:0] l2_cpu1_ls_rd_haz_id_arb_q; // cpu1 ls rd wrq hazard id + input [2:0] l2_cpu1_ls_wr_haz_id_arb_q; // cpu1 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + input l2_cpu2_idle_wakeup_q; // cpu2 idle wakeup + input l2_cpu2_rd_arb_fast; // cpu2 read arbitration fast request + input [4:0] l2_cpu2_rd_id_arb_set; // cpu2 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu2_rd_lrq_id_arb_set; // cpu2 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu2_rd_type_arb_set; // cpu2 read arbitration type + input [2:0] l2_cpu2_rd_cache_attr_arb_set; // cpu2 read arbitration cache attributes + input [7:0] l2_cpu2_rd_page_attr_arb_set; // cpu2 read arbitration page attributes + input [2:0] l2_cpu2_rd_elem_size_arb_set; // cpu2 read arbitration element size + input l2_cpu2_rd_way_arb_set; // cpu2 read arbitration way + input l2_cpu2_rd_replayed_arb_set; // cpu2 read arbitration replayed + input l2_cpu2_rd_excl_arb_set; // cpu2 read arbitration exclusive + input l2_cpu2_rd_priv_arb_set; // cpu2 read arbitration priv + input [1:0] l2_cpu2_rd_shared_arb_set; // cpu2 read arbitration shared + input l2_cpu2_rd_va48_arb_set; // cpu0 read arbitration va48 + input l2_cpu2_rd_aarch64_arb_set; // cpu2 read arbitration aarch64 + input [15:8] l2_cpu2_rd_asid_arb_set; // cpu2 read arbitration asid + input l2_cpu2_rd_prfm_arb_set; // cpu2 read arbitration prfm + input [44:0] l2_cpu2_rd_addr_arb_set; // cpu2 read arbitration address + input l2_cpu2_rd_bypass_arb_set; // cpu2 read arbitration bypass + input l2_cpu2_rd_bypass_req_can_e5; // cpu2 read arbitration bypass cancelled request + input l2_cpu2_early_rd_reqe4_e5_q; // cpu2 read arbitration bypass cancelled request + input l2_cpu2_rd_bypass_way_e5; // cpu2 read arbitration bypass way + input [2:0] l2_cpu2_rd_bypass_bufid_e5; // cpu2 read arbitration bypass bufid + input [2:0] l2_cpu2_rd_bypass_lrq_id_e5; // cpu2 read arbitration bypass bufid + + input l2_cpu2_wr_arb_fast; // cpu2 write arbitration fast request + input [3:0] l2_cpu2_wr_id_arb_set; // cpu2 write arbitration id for 1st qw + input [3:0] l2_cpu2_wr_partial_dw_arb_set; // cpu2 write partial qw byte strobe indicator + input [2:0] l2_cpu2_wr_cache_attr_arb_set; // cpu2 write arbitration cache attributes + input [7:0] l2_cpu2_wr_page_attr_arb_set; // cpu2 write arbitration page attributes + input [2:0] l2_cpu2_wr_elem_size_arb_set; // cpu2 write arbitration element size + input [2:0] l2_cpu2_wr_type_arb_set; // cpu2 write arbitration type + input [11:0] l2_cpu2_wr_cl_id_arb_set; // cpu2 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu2_wr_priv_arb_set; // cpu2 write arbitration priv + input [1:0] l2_cpu2_wr_shared_arb_set; // cpu2 write arbitration shared + input l2_cpu2_wr_last_arb_set; // cpu2 write arbitration last + input l2_cpu2_wr_clean_evict_arb_set; // cpu2 write arbitration clean eviction + input l2_cpu2_wr_err_arb_set; // cpu2 write arbitration error + input l2_cpu2_wr_way_arb_set; // cpu2 write arbitration way + input l2_cpu2_wr_dirty_arb_set; // cpu2 write arbitration dirty + input l2_cpu2_wr_1st_replayed_arb_set; // cpu2 write arbitration 1st replay indicator + input [44:0] l2_cpu2_wr_addr_arb_set; // cpu2 write arbitration address + input l2_cpu2_ic_arb_fast; // cpu2 peripheral (ic) arbitration fast request + input [2:0] l2_cpu2_ic_id_arb_set; // cpu2 peripheral (ic) fill buffer id + input l2_cpu2_ic_write_arb_set; // cpu2 peripheral (ic) write indicator + input l2_cpu2_ic_excl_arb_set; // cpu2 peripheral (ic) exclusive indicator + input [2:0] l2_cpu2_ic_elem_size_arb_set; // cpu2 peripheral (ic) element size + input l2_cpu2_ic_ns_arb_set; // cpu2 peripheral (ic) non-secure + input [15:0] l2_cpu2_ic_addr_arb_set; // cpu2 peripheral (ic) address + input [31:0] l2_cpu2_ic_data_arb_set; // cpu2 peripheral (ic) write data + + input l2_cpu2_wrq_almost_full; // cpu2 wrq almost full indicator + + input l2_cpu2_ls_wr_req_w2a; // cpu2 ls write request + input l2_cpu2_ls_wr_last_w2a; // cpu2 ls last indicator + input l2_cpu2_ls_wr_dirty_w2a; // cpu2 ls dirty indicator + input l2_cpu2_ls_wr_err_w2a; // cpu2 ls error indicator + input [2:0] l2_cpu2_ls_wr_type_w2a; // cpu2 ls write type + input [4:0] l2_cpu2_ls_wr_ccb_id_w2a; // cpu2 ls ccb id + input [127:0] l2_cpu2_ls_wr_data_w2a; // cpu2 ls write data + + input l2_cpu2_ls_ccb_resp; // cpu2 ls ccb resp + input [4:0] l2_cpu2_ls_ccb_resp_id; // cpu2 ls ccb id + input l2_cpu2_ls_ccb_data_wr; // cpu2 ls ccb data xfer + + input l2_cpu2_if_ccb_resp; // cpu2 if ccb resp + input [4:0] l2_cpu2_if_ccb_resp_id; // cpu2 if ccb id + + input l2_cpu2_tw_ccb_resp; // cpu2 tw ccb resp + input [4:0] l2_cpu2_tw_ccb_resp_id; // cpu2 tw ccb id + + input l2_cpu2_if_sync_done_q; // cpu2 sync response + input l2_cpu2_tlb_sync_done_q; // cpu2 tlb sync response + + input [5:0] l2_cpu2_lrq_haz_clr_id_dcd_q; // cpu2 lrq clear hazard id + input [15:0] l2_cpu2_wrq_haz_clr_id_dcd_q; // cpu2 wrq clear hazard id + input [3:0] l2_cpu2_ls_rd_haz_id_arb_q; // cpu2 ls rd wrq hazard id + input [2:0] l2_cpu2_ls_wr_haz_id_arb_q; // cpu2 ls wr lrq hazard id + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + input l2_cpu3_idle_wakeup_q; // cpu3 idle wakeup + input l2_cpu3_rd_arb_fast; // cpu3 read arbitration fast request + input [4:0] l2_cpu3_rd_id_arb_set; // cpu3 read arbitration fill buffer id + I/D indicator + input [2:0] l2_cpu3_rd_lrq_id_arb_set; // cpu3 read arbitration fill buffer id + I/D indicator + input [6:0] l2_cpu3_rd_type_arb_set; // cpu3 read arbitration type + input [2:0] l2_cpu3_rd_cache_attr_arb_set; // cpu3 read arbitration cache attributes + input [7:0] l2_cpu3_rd_page_attr_arb_set; // cpu3 read arbitration page attributes + input [2:0] l2_cpu3_rd_elem_size_arb_set; // cpu3 read arbitration element size + input l2_cpu3_rd_way_arb_set; // cpu3 read arbitration way + input l2_cpu3_rd_replayed_arb_set; // cpu3 read arbitration replayed + input l2_cpu3_rd_excl_arb_set; // cpu3 read arbitration exclusive + input l2_cpu3_rd_priv_arb_set; // cpu3 read arbitration priv + input [1:0] l2_cpu3_rd_shared_arb_set; // cpu3 read arbitration shared + input l2_cpu3_rd_va48_arb_set; // cpu3 read arbitration va48 + input l2_cpu3_rd_aarch64_arb_set; // cpu3 read arbitration aarch64 + input [15:8] l2_cpu3_rd_asid_arb_set; // cpu3 read arbitration asid + input l2_cpu3_rd_prfm_arb_set; // cpu3 read arbitration prfm + input [44:0] l2_cpu3_rd_addr_arb_set; // cpu3 read arbitration address + input l2_cpu3_rd_bypass_arb_set; // cpu3 read arbitration bypass + input l2_cpu3_rd_bypass_req_can_e5; // cpu3 read arbitration bypass cancelled request + input l2_cpu3_early_rd_reqe4_e5_q; // cpu3 read arbitration bypass cancelled request + input l2_cpu3_rd_bypass_way_e5; // cpu3 read arbitration bypass way + input [2:0] l2_cpu3_rd_bypass_bufid_e5; // cpu3 read arbitration bypass bufid + input [2:0] l2_cpu3_rd_bypass_lrq_id_e5; // cpu3 read arbitration bypass bufid + + input l2_cpu3_wr_arb_fast; // cpu3 write arbitration fast request + input [3:0] l2_cpu3_wr_id_arb_set; // cpu3 write arbitration id for 1st qw + input [3:0] l2_cpu3_wr_partial_dw_arb_set; // cpu3 write partial qw byte strobe indicator + input [2:0] l2_cpu3_wr_cache_attr_arb_set; // cpu3 write arbitration cache attributes + input [7:0] l2_cpu3_wr_page_attr_arb_set; // cpu3 write arbitration page attributes + input [2:0] l2_cpu3_wr_elem_size_arb_set; // cpu3 write arbitration element size + input [2:0] l2_cpu3_wr_type_arb_set; // cpu3 write arbitration type + input [11:0] l2_cpu3_wr_cl_id_arb_set; // cpu3 write arbitration cacheline ids for 2nd, 3rd, 4th qws + input l2_cpu3_wr_priv_arb_set; // cpu3 write arbitration priv + input [1:0] l2_cpu3_wr_shared_arb_set; // cpu3 write arbitration shared + input l2_cpu3_wr_last_arb_set; // cpu3 write arbitration last + input l2_cpu3_wr_clean_evict_arb_set; // cpu3 write arbitration clean eviction + input l2_cpu3_wr_err_arb_set; // cpu3 write arbitration error + input l2_cpu3_wr_way_arb_set; // cpu3 write arbitration way + input l2_cpu3_wr_dirty_arb_set; // cpu3 write arbitration dirty + input l2_cpu3_wr_1st_replayed_arb_set; // cpu3 write arbitration 1st replay indicator + input [44:0] l2_cpu3_wr_addr_arb_set; // cpu3 write arbitration address + input l2_cpu3_ic_arb_fast; // cpu3 peripheral (ic) arbitration fast request + input [2:0] l2_cpu3_ic_id_arb_set; // cpu3 peripheral (ic) fill buffer id + input l2_cpu3_ic_write_arb_set; // cpu3 peripheral (ic) write indicator + input l2_cpu3_ic_excl_arb_set; // cpu3 peripheral (ic) exclusive indicator + input [2:0] l2_cpu3_ic_elem_size_arb_set; // cpu3 peripheral (ic) element size + input l2_cpu3_ic_ns_arb_set; // cpu3 peripheral (ic) non-secure + input [15:0] l2_cpu3_ic_addr_arb_set; // cpu3 peripheral (ic) address + input [31:0] l2_cpu3_ic_data_arb_set; // cpu3 peripheral (ic) write data + + input l2_cpu3_wrq_almost_full; // cpu3 wrq almost full indicator + + input l2_cpu3_ls_wr_req_w2a; // cpu3 ls write request + input l2_cpu3_ls_wr_last_w2a; // cpu3 ls last indicator + input l2_cpu3_ls_wr_dirty_w2a; // cpu3 ls dirty indicator + input l2_cpu3_ls_wr_err_w2a; // cpu3 ls error indicator + input [2:0] l2_cpu3_ls_wr_type_w2a; // cpu3 ls write type + input [4:0] l2_cpu3_ls_wr_ccb_id_w2a; // cpu3 ls ccb id + input [127:0] l2_cpu3_ls_wr_data_w2a; // cpu3 ls write data + + input l2_cpu3_ls_ccb_resp; // cpu3 ls ccb resp + input [4:0] l2_cpu3_ls_ccb_resp_id; // cpu3 ls ccb id + input l2_cpu3_ls_ccb_data_wr; // cpu3 ls ccb data xfer + + input l2_cpu3_if_ccb_resp; // cpu3 if ccb resp + input [4:0] l2_cpu3_if_ccb_resp_id; // cpu3 if ccb id + + input l2_cpu3_tw_ccb_resp; // cpu3 tw ccb resp + input [4:0] l2_cpu3_tw_ccb_resp_id; // cpu3 tw ccb id + + input l2_cpu3_if_sync_done_q; // cpu3 sync response + input l2_cpu3_tlb_sync_done_q; // cpu3 tlb sync response + + input [5:0] l2_cpu3_lrq_haz_clr_id_dcd_q; // cpu3 lrq clear hazard id + input [15:0] l2_cpu3_wrq_haz_clr_id_dcd_q; // cpu3 wrq clear hazard id + input [3:0] l2_cpu3_ls_rd_haz_id_arb_q; // cpu3 ls rd wrq hazard id + input [2:0] l2_cpu3_ls_wr_haz_id_arb_q; // cpu3 ls wr lrq hazard id + +// END L2-CPU interface + +//------------------------------------------------------------------- +// TM interface +//------------------------------------------------------------------- +// BEGIN TIMER-CPU interface + output [3:0] tm_cpu0_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu0_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu1_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu1_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu2_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu2_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> + + output [3:0] tm_cpu3_cntkctl_usr; // User accessibility of CNTPCT,CNTVCT,CNTV_<>,CNTP_<> + output [1:0] tm_cpu3_cnthctl_kernel; // NS Kernel access of CNTPCT,CNTP_<> +// END TIMER-CPU interface + +//----------------------------------------------------------------------------- +// IC interface +//----------------------------------------------------------------------------- + input ls_cpu0_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu0_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu0_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu0_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu0_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu0_raw_eae_secure; // LS S LPAE to IC + + input ds_cpu0_ic_sample_spr; + input [4:0] ds_cpu0_ic_cpsr_mode; + input ds_cpu0_ic_aa64naa32; + input ds_cpu0_ic_hcr_change; + input ds_cpu0_ic_scr_change; +// BEGIN INCLUDE FOR CPU1 + input ds_cpu1_ic_sample_spr; + input [4:0] ds_cpu1_ic_cpsr_mode; + input ds_cpu1_ic_aa64naa32; + input ds_cpu1_ic_hcr_change; + input ds_cpu1_ic_scr_change; + input ls_cpu1_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu1_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu1_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu1_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu1_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu1_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU1 +// BEGIN INCLUDE FOR CPU2 + input ds_cpu2_ic_sample_spr; + input [4:0] ds_cpu2_ic_cpsr_mode; + input ds_cpu2_ic_hcr_change; + input ds_cpu2_ic_scr_change; + input ds_cpu2_ic_aa64naa32; + input ls_cpu2_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu2_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu2_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu2_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu2_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu2_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU2 +// BEGIN INCLUDE FOR CPU3 + input ds_cpu3_ic_sample_spr; + input [4:0] ds_cpu3_ic_cpsr_mode; + input ds_cpu3_ic_hcr_change; + input ds_cpu3_ic_scr_change; + input ds_cpu3_ic_aa64naa32; + input ls_cpu3_imp_abort_slv; // LS Imprecise Abort SEI + input ls_cpu3_imp_abort_ecc; // LS Imprecise Abort REI + input ls_cpu3_imp_abort_dec; // LS Imprecise Abort DEC + input ls_cpu3_imp_abort_containable; // LS Imprecise Abort is Containable + input ls_cpu3_raw_eae_nonsec; // LS NS LPAE to IC + input ls_cpu3_raw_eae_secure; // LS S LPAE to IC +// END INCLUDE FOR CPU3 + + output [`MAIA_CN:0] ic_nfiq; // IC physical FIQ + output [`MAIA_CN:0] ic_nirq; // IC physical IRQ + output [`MAIA_CN:0] ic_nsei; // IC physical SEI + output [`MAIA_CN:0] ic_nvfiq; // IC virtual FIQ + output [`MAIA_CN:0] ic_nvirq; // IC virtual IRQ + output [`MAIA_CN:0] ic_nvsei; // IC virtual SEI + output [`MAIA_CN:0] ic_p_valid; // IC is present + + output [`MAIA_CN:0] ic_sample_spr; // IC sample signal for TC, TALL*, EL* signals + output [`MAIA_CN:0] ic_hcr_change_complete; + output [`MAIA_CN:0] ic_scr_change_complete; + output [`MAIA_CN:0] ic_el_change_complete; + output [`MAIA_CN:0] ic_ich_el2_tc; // IC trap common + output [`MAIA_CN:0] ic_ich_el2_tall0; // IC trap all grp0 + output [`MAIA_CN:0] ic_ich_el2_tall1; // IC trap all grp1 + output [`MAIA_CN:0] ic_sra_el3_en; // IC System Registers enabled in EL3 + output [`MAIA_CN:0] ic_sra_el1s_en; // IC System Registers enabled in EL1S + output [`MAIA_CN:0] ic_sra_el2_en; // IC System Registers enabled in EL2 + output [`MAIA_CN:0] ic_sra_el1ns_en; // IC System Registers enabled in EL1NS + output [`MAIA_CN:0] ic_sre_el1ns_hyp_trap; // IC HYP_TRAP EL1NS accesses + output [`MAIA_CN:0] ic_sre_el1ns_mon_trap; // IC MON_TRAP EL1NS accesses + output [`MAIA_CN:0] ic_sre_el1s_mon_trap; // IC MON_TRAP EL1S accesses + output [`MAIA_CN:0] ic_sre_el2_mon_trap; // IC MON_TRAP EL2 accesses + output [`MAIA_CN:0] ic_block_eoi_sgi_wr; // IC Block all EOI and SGI write accesses + +//----------------------------------------------------------------------------- +// DT interface +//----------------------------------------------------------------------------- +// BEGIN DT-CPU interface +//----------------------------------------------------------------------------- +// ucpu0 +//----------------------------------------------------------------------------- + output dt_cpu0_dbif_req_pclk; // Debug Interface Req + output dt_cpu0_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu0_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu0_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu0_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu0_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu0_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu0_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu0_edbgrq_pclk; // External Debug Request + output dt_cpu0_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu0_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu0_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu0_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu0_et_oslock_gclk; // ETM OS Lock + input dt_cpu0_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu0_halt_ack_gclk; // Core Halted + input dt_cpu0_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu0_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu0_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu0_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu0_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu0_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu0_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu0_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu0_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu0_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu0_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu0_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu0_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu0_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu0_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu0_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu1 +//----------------------------------------------------------------------------- + output dt_cpu1_dbif_req_pclk; // Debug Interface Req + output dt_cpu1_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu1_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu1_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu1_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu1_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu1_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu1_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu1_edbgrq_pclk; // External Debug Request + output dt_cpu1_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu1_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu1_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu1_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu1_et_oslock_gclk; // ETM OS Lock + input dt_cpu1_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu1_halt_ack_gclk; // Core Halted + input dt_cpu1_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu1_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu1_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu1_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu1_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu1_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu1_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu1_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu1_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu1_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu1_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu1_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu1_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu1_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu1_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu1_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu2 +//----------------------------------------------------------------------------- + output dt_cpu2_dbif_req_pclk; // Debug Interface Req + output dt_cpu2_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu2_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu2_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu2_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu2_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu2_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu2_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu2_edbgrq_pclk; // External Debug Request + output dt_cpu2_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu2_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu2_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu2_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu2_et_oslock_gclk; // ETM OS Lock + input dt_cpu2_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu2_halt_ack_gclk; // Core Halted + input dt_cpu2_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu2_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu2_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu2_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu2_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu2_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu2_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu2_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu2_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu2_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu2_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu2_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu2_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu2_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu2_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu2_noclkstop_pclk; // force CPU clock on from DT-PCLK + +//----------------------------------------------------------------------------- +// ucpu3 +//----------------------------------------------------------------------------- + output dt_cpu3_dbif_req_pclk; // Debug Interface Req + output dt_cpu3_dbif_write_pclk; // Debug Interface Write/!Read + output dt_cpu3_dbif_locked_pclk; // Debug Interface Lock Value + output [31:0] dt_cpu3_dbif_wrdata_pclk; // Debug Interface Write Data + output [14:2] dt_cpu3_dbif_addr_pclk; // Debug Interface Addr + output dt_cpu3_edecr_osuce_pclk; // OS Unlock Catch Enable Bit + output dt_cpu3_edecr_rce_pclk; // EDECR Reset Catch Enable Bit + output dt_cpu3_edecr_ss_pclk; // EDECR Halting Step Enable Bit + output dt_cpu3_edbgrq_pclk; // External Debug Request + output dt_cpu3_edacr_frc_idleack_pclk; // EDACR Force Debug Idle Ack + output dt_cpu3_edprcr_corepurq_pclk; // PRCR Power Up Request + + input dt_cpu3_pmusnapshot_ack_gclk; // PMU Snapshot Trigger acknowledge + output dt_cpu3_pmusnapshot_req_pclk; // PMU Snapshot Trigger request + + input dt_cpu3_et_oslock_gclk; // ETM OS Lock + input dt_cpu3_os_double_lock_gclk; // Debug OS Double Lock + input dt_cpu3_halt_ack_gclk; // Core Halted + input dt_cpu3_coredbg_in_reset_gclk; // Core debug logic is in reset state + input dt_cpu3_wfx_dbg_req_gclk; // Debug request when core is in stand by mode + input dt_cpu3_hlt_dbgevt_ok_gclk; // Halt debug permitted to wake up the cpu from wfi/wfe + input dt_cpu3_dbif_ack_gclk; // Debug Interface Ack + input dt_cpu3_dbif_err_gclk; // Debug Interface Error + input [31:0] dt_cpu3_dbif_rddata_gclk; // Debug Interface Read Data + + output [3:0] dt_cpu3_cti_trigout_7to4_pclk; // Trigger output bits [7:4] to cpu + output [1:0] dt_cpu3_cti_trigout_1to0_pclk; // Trigger output bits [1:0] to cpu + output [3:0] dt_cpu3_cti_triginack_7to4_pclk; // Trigger input ack bits [7:4] to cpu + output [1:0] dt_cpu3_cti_triginack_1to0_pclk; // Trigger input ack bits [1:0] to cpu + + input [3:0] dt_cpu3_cti_trigin_7to4_gclk; // Trigger input bits [7:4] from cpu + input [1:0] dt_cpu3_cti_trigin_1to0_gclk; // Trigger input bits [1:0] from cpu + input [3:0] dt_cpu3_cti_trigoutack_7to4_gclk; // Trigger output ack bits [7:4] from cpu + input dt_cpu3_cti_trigoutack_bit1_gclk; // Trigger output ack bit 1 from cpu + + output dt_cpu3_wfx_wakeup_pclk; // WFI/WFE wakeup debug event + output dt_cpu3_noclkstop_pclk; // force CPU clock on from DT-PCLK +// END DT-CPU interface + +//----------------------------------------------------------------------------- +// CK interface +//----------------------------------------------------------------------------- +// BEGIN CK-CPU interface + input ds_cpu0_reset_req; // Warm Reset request + input ds_cpu0_wfi_req; // WFI request + input ds_cpu0_wfe_req; // WFI request + input ds_cpu0_flush; // flush for exception rtn + input [5:0] ds_cpu0_flush_type; // flush type + input ds_cpu0_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu0_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu0_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu0_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu0_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu0_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu0_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu0_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu0_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu0_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu0_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu0_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu0_hcr_va; // virtual abort + input ds_cpu0_hcr_vi; // virtual IRQ + input ds_cpu0_hcr_vf; // virtual FIQ + input [2:0] ds_cpu0_cpuectlr_ret; // CPU Retention control + output ck_cpu0_event_reg; // WFE event reg + output ck_cpu0_wfi_ack; // WFI acknowledge to DS + output ck_cpu0_wfe_ack; // WFE acknowledge to DS + output ck_cpu0_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu1_reset_req; // Warm Reset request + input ds_cpu1_wfi_req; // WFI request + input ds_cpu1_wfe_req; // WFI request + input ds_cpu1_flush; // flush for exception rtn + input [5:0] ds_cpu1_flush_type; // flush type + input ds_cpu1_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu1_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu1_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu1_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu1_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu1_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu1_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu1_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu1_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu1_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu1_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu1_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu1_hcr_va; // virtual abort + input ds_cpu1_hcr_vi; // virtual IRQ + input ds_cpu1_hcr_vf; // virtual FIQ + input [2:0] ds_cpu1_cpuectlr_ret; // CPU Retention control + output ck_cpu1_event_reg; // WFE event reg + output ck_cpu1_wfi_ack; // WFI acknowledge to DS + output ck_cpu1_wfe_ack; // WFE acknowledge to DS + output ck_cpu1_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu2_reset_req; // Warm Reset request + input ds_cpu2_wfi_req; // WFI request + input ds_cpu2_wfe_req; // WFI request + input ds_cpu2_flush; // flush for exception rtn + input [5:0] ds_cpu2_flush_type; // flush type + input ds_cpu2_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu2_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu2_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu2_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu2_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu2_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu2_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu2_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu2_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu2_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu2_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu2_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu2_hcr_va; // virtual abort + input ds_cpu2_hcr_vi; // virtual IRQ + input ds_cpu2_hcr_vf; // virtual FIQ + input [2:0] ds_cpu2_cpuectlr_ret; // CPU Retention control + output ck_cpu2_event_reg; // WFE event reg + output ck_cpu2_wfi_ack; // WFI acknowledge to DS + output ck_cpu2_wfe_ack; // WFE acknowledge to DS + output ck_cpu2_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ds_cpu3_reset_req; // Warm Reset request + input ds_cpu3_wfi_req; // WFI request + input ds_cpu3_wfe_req; // WFI request + input ds_cpu3_flush; // flush for exception rtn + input [5:0] ds_cpu3_flush_type; // flush type + input ds_cpu3_imp_abrt_wfi_qual; // physical abort qual for WFI + input ds_cpu3_irq_wfi_qual; // physical IRQ qual for WFI + input ds_cpu3_fiq_wfi_qual; // physical FIQ qual for WFI + input ds_cpu3_vimp_abrt_wfi_qual; // virtual abort qual for WFI + input ds_cpu3_virq_wfi_qual; // virtual IRQ qual for WFI + input ds_cpu3_vfiq_wfi_qual; // virtual FIQ qual for WFI + input ds_cpu3_imp_abrt_wfe_qual; // physical abort qual for WFE + input ds_cpu3_irq_wfe_qual; // physical IRQ qual for WFE + input ds_cpu3_fiq_wfe_qual; // physical FIQ qual for WFE + input ds_cpu3_vimp_abrt_wfe_qual; // virtual abort qual for WFE + input ds_cpu3_virq_wfe_qual; // virtual IRQ qual for WFE + input ds_cpu3_vfiq_wfe_qual; // virtual FIQ qual for WFE + input ds_cpu3_hcr_va; // virtual abort + input ds_cpu3_hcr_vi; // virtual IRQ + input ds_cpu3_hcr_vf; // virtual FIQ + input [2:0] ds_cpu3_cpuectlr_ret; // CPU Retention control + output ck_cpu3_event_reg; // WFE event reg + output ck_cpu3_wfi_ack; // WFI acknowledge to DS + output ck_cpu3_wfe_ack; // WFE acknowledge to DS + output ck_cpu3_crcx_clk_en_n; // 2nd-level CPU clock-gating enable + + input ls_cpu0_clrexmon; // LS global exclusive monitor + input ls_cpu1_clrexmon; // LS global exclusive monitor + input ls_cpu2_clrexmon; // LS global exclusive monitor + input ls_cpu3_clrexmon; // LS global exclusive monitor + +// END CK-CPU interface + + output [`MAIA_CN:0] ck_gclkt; + + + + // wires + wire ck_areset_l2; + wire ck_cpu0_areset_l2cpu; + wire ck_cpu0_areset_l2dt; + wire ck_cpu0_commrx; + wire ck_cpu0_commtx; + wire ck_cpu0_crcx_clk_en_n_ic; + wire ck_cpu0_dbgnopwrdwn; + wire ck_cpu0_dbgrstreq; + wire ck_cpu0_dt_standbywfx; + wire ck_cpu0_dt_wfx_ack; + wire ck_cpu0_l2_standbywfi; + wire ck_cpu0_l2_standbywfx; + wire ck_cpu0_ncommirq; + wire ck_cpu0_npmuirq; + wire ck_cpu0_poreset_status; + wire ck_cpu0_reset1_n_l2cpu; + wire ck_cpu0_reset1_n_l2dt; + wire ck_cpu1_areset_l2cpu; + wire ck_cpu1_areset_l2dt; + wire ck_cpu1_commrx; + wire ck_cpu1_commtx; + wire ck_cpu1_crcx_clk_en_n_ic; + wire ck_cpu1_dbgnopwrdwn; + wire ck_cpu1_dbgrstreq; + wire ck_cpu1_dt_standbywfx; + wire ck_cpu1_dt_wfx_ack; + wire ck_cpu1_l2_standbywfi; + wire ck_cpu1_l2_standbywfx; + wire ck_cpu1_ncommirq; + wire ck_cpu1_npmuirq; + wire ck_cpu1_poreset_status; + wire ck_cpu1_reset1_n_l2cpu; + wire ck_cpu1_reset1_n_l2dt; + wire ck_cpu2_areset_l2cpu; + wire ck_cpu2_areset_l2dt; + wire ck_cpu2_commrx; + wire ck_cpu2_commtx; + wire ck_cpu2_crcx_clk_en_n_ic; + wire ck_cpu2_dbgnopwrdwn; + wire ck_cpu2_dbgrstreq; + wire ck_cpu2_dt_standbywfx; + wire ck_cpu2_dt_wfx_ack; + wire ck_cpu2_l2_standbywfi; + wire ck_cpu2_l2_standbywfx; + wire ck_cpu2_ncommirq; + wire ck_cpu2_npmuirq; + wire ck_cpu2_poreset_status; + wire ck_cpu2_reset1_n_l2cpu; + wire ck_cpu2_reset1_n_l2dt; + wire ck_cpu3_areset_l2cpu; + wire ck_cpu3_areset_l2dt; + wire ck_cpu3_commrx; + wire ck_cpu3_commtx; + wire ck_cpu3_crcx_clk_en_n_ic; + wire ck_cpu3_dbgnopwrdwn; + wire ck_cpu3_dbgrstreq; + wire ck_cpu3_dt_standbywfx; + wire ck_cpu3_dt_wfx_ack; + wire ck_cpu3_l2_standbywfi; + wire ck_cpu3_l2_standbywfx; + wire ck_cpu3_ncommirq; + wire ck_cpu3_npmuirq; + wire ck_cpu3_poreset_status; + wire ck_cpu3_reset1_n_l2cpu; + wire ck_cpu3_reset1_n_l2dt; + wire ck_dt_cpu0_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu0_cti_trigin_1to0_gclk; + wire ck_dt_cpu0_et_oslock_gclk; + wire ck_dt_cpu0_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu0_os_double_lock_gclk; + wire ck_dt_cpu0_pmusnapshot_ack_gclk; + wire ck_dt_cpu0_wfx_dbg_req_gclk; + wire ck_dt_cpu1_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu1_cti_trigin_1to0_gclk; + wire ck_dt_cpu1_et_oslock_gclk; + wire ck_dt_cpu1_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu1_os_double_lock_gclk; + wire ck_dt_cpu1_pmusnapshot_ack_gclk; + wire ck_dt_cpu1_wfx_dbg_req_gclk; + wire ck_dt_cpu2_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu2_cti_trigin_1to0_gclk; + wire ck_dt_cpu2_et_oslock_gclk; + wire ck_dt_cpu2_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu2_os_double_lock_gclk; + wire ck_dt_cpu2_pmusnapshot_ack_gclk; + wire ck_dt_cpu2_wfx_dbg_req_gclk; + wire ck_dt_cpu3_coredbg_in_reset_gclk; + wire [1:0] ck_dt_cpu3_cti_trigin_1to0_gclk; + wire ck_dt_cpu3_et_oslock_gclk; + wire ck_dt_cpu3_hlt_dbgevt_ok_gclk; + wire ck_dt_cpu3_os_double_lock_gclk; + wire ck_dt_cpu3_pmusnapshot_ack_gclk; + wire ck_dt_cpu3_wfx_dbg_req_gclk; + wire ck_gclkb0; + wire ck_gclkb1; + wire ck_gclkfr; + wire ck_gclkl2; + wire ck_gclktl2; + wire ck_l2_ace_inactive; + wire ck_l2_acp_inactive; + wire ck_l2_logic_clk_en; + wire ck_l2_sky_link_deactivate; + wire ck_l2_tbnk0_clk_en; + wire ck_l2_tbnk1_clk_en; + wire ck_reset1_n_l2; + wire clrexmon_c1; + wire ds_cpu0_ic_aa64naa32_i; + wire [4:0] ds_cpu0_ic_cpsr_mode_i; + wire ds_cpu0_ic_hcr_change_i; + wire ds_cpu0_ic_sample_spr_i; + wire ds_cpu0_ic_scr_change_i; + wire ds_cpu1_ic_aa64naa32_i; + wire [4:0] ds_cpu1_ic_cpsr_mode_i; + wire ds_cpu1_ic_hcr_change_i; + wire ds_cpu1_ic_sample_spr_i; + wire ds_cpu1_ic_scr_change_i; + wire ds_cpu2_ic_aa64naa32_i; + wire [4:0] ds_cpu2_ic_cpsr_mode_i; + wire ds_cpu2_ic_hcr_change_i; + wire ds_cpu2_ic_sample_spr_i; + wire ds_cpu2_ic_scr_change_i; + wire ds_cpu3_ic_aa64naa32_i; + wire [4:0] ds_cpu3_ic_cpsr_mode_i; + wire ds_cpu3_ic_hcr_change_i; + wire ds_cpu3_ic_sample_spr_i; + wire ds_cpu3_ic_scr_change_i; + wire dt_cpu0_apb_active_pclk; + wire dt_cpu0_poreset_status_ack_pclk; + wire dt_cpu0_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu0_wfx_wakeup_pclk; + wire dt_cpu1_apb_active_pclk; + wire dt_cpu1_poreset_status_ack_pclk; + wire dt_cpu1_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu1_wfx_wakeup_pclk; + wire dt_cpu2_apb_active_pclk; + wire dt_cpu2_poreset_status_ack_pclk; + wire dt_cpu2_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu2_wfx_wakeup_pclk; + wire dt_cpu3_apb_active_pclk; + wire dt_cpu3_poreset_status_ack_pclk; + wire dt_cpu3_trcauxctlr_sb_rcg_disable_pclk; + wire dt_cpu3_wfx_wakeup_pclk; + wire eventi_sev; + wire [`MAIA_CN:0] ic_block_eoi_sgi_wr_o; + wire ic_cpu0_l2_dsb_block; + wire [63:0] ic_cpu0_spr_rd_data; + wire ic_cpu1_l2_dsb_block; + wire [63:0] ic_cpu1_spr_rd_data; + wire ic_cpu2_l2_dsb_block; + wire [63:0] ic_cpu2_spr_rd_data; + wire ic_cpu3_l2_dsb_block; + wire [63:0] ic_cpu3_spr_rd_data; + wire [`MAIA_CN:0] ic_el_change_complete_o; + wire [`MAIA_CN:0] ic_hcr_change_complete_o; + wire [`MAIA_CN:0] ic_ich_el2_tall0_o; + wire [`MAIA_CN:0] ic_ich_el2_tall1_o; + wire [`MAIA_CN:0] ic_ich_el2_tc_o; + wire [`MAIA_CN:0] ic_nfiq_o; + wire [`MAIA_CN:0] ic_nirq_o; + wire [`MAIA_CN:0] ic_nsei_o; + wire [`MAIA_CN:0] ic_nvfiq_o; + wire [`MAIA_CN:0] ic_nvirq_o; + wire [`MAIA_CN:0] ic_nvsei_o; + wire [31:0] ic_p_rdata; + wire ic_p_rdata_valid; + wire ic_p_ready; + wire [`MAIA_CN:0] ic_sample_spr_o; + wire [`MAIA_CN:0] ic_scr_change_complete_o; + wire [`MAIA_CN:0] ic_sra_el1ns_en_o; + wire [`MAIA_CN:0] ic_sra_el1s_en_o; + wire [`MAIA_CN:0] ic_sra_el2_en_o; + wire [`MAIA_CN:0] ic_sra_el3_en_o; + wire [`MAIA_CN:0] ic_sre_el1ns_hyp_trap_o; + wire [`MAIA_CN:0] ic_sre_el1ns_mon_trap_o; + wire [`MAIA_CN:0] ic_sre_el1s_mon_trap_o; + wire [`MAIA_CN:0] ic_sre_el2_mon_trap_o; + wire l2_acp_flsh_rd_cnt_active_glb_l2_dly; + wire l2_acp_flsh_wr_cnt_active_glb_l2_dly; + wire l2_acp_rd_haz_vld_l2_dly_q; + wire l2_acp_wr_haz_vld_l2_dly_q; + wire l2_actlr_disable_b2b_setway_hzd_opt_x2_ns; + wire l2_actlr_disable_setway_opt; + wire l2_actlr_ncpu_rcg_enable; + wire l2_actlr_plru_dynamic; + wire l2_actlr_plru_en; + wire [1:0] l2_actlr_plru_mode; + wire l2_actlr_writeunique_disable; + wire l2_cfg_broadcastinner; + wire l2_cfg_broadcastouter; + wire l2_cpu0_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu0_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu0_snp_active; + wire l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu0_wr_decerr_q; + wire l2_cpu0_wr_slverr_q; + wire l2_cpu1_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu1_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu1_snp_active; + wire l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu1_wr_decerr_q; + wire l2_cpu1_wr_slverr_q; + wire l2_cpu2_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu2_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu2_snp_active; + wire l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu2_wr_decerr_q; + wire l2_cpu2_wr_slverr_q; + wire l2_cpu3_ls_rd_haz_vld_l2_dly_q; + wire l2_cpu3_ls_wr_haz_vld_l2_dly_q; + wire l2_cpu3_snp_active; + wire l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly; + wire l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly; + wire l2_cpu3_wr_decerr_q; + wire l2_cpu3_wr_slverr_q; + wire l2_ctlr_x1_wr_q; + wire [9:0] l2_ctlr_x2_ns; + wire l2_idle; + wire [`MAIA_CN:0] l2_mbist1_en_b1; + wire [16:0] l2_mbist2_tbnk0_addr_b1; + wire l2_mbist2_tbnk0_all_b1; + wire [2:0] l2_mbist2_tbnk0_array_b1; + wire [17:0] l2_mbist2_tbnk0_be_b1; + wire l2_mbist2_tbnk0_en_b1; + wire [143:0] l2_mbist2_tbnk0_indata_b1; + wire [143:0] l2_mbist2_tbnk0_outdata_b3; + wire l2_mbist2_tbnk0_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp0_outdata_b2; + wire l2_mbist2_tbnk0_snp0_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp0_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp1_outdata_b2; + wire l2_mbist2_tbnk0_snp1_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp1_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp2_outdata_b2; + wire l2_mbist2_tbnk0_snp2_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp2_sel_b1; + wire [79:0] l2_mbist2_tbnk0_snp3_outdata_b2; + wire l2_mbist2_tbnk0_snp3_outdata_vld_b2; + wire l2_mbist2_tbnk0_snp3_sel_b1; + wire l2_mbist2_tbnk0_wr_en_b1; + wire [16:0] l2_mbist2_tbnk1_addr_b1; + wire l2_mbist2_tbnk1_all_b1; + wire [2:0] l2_mbist2_tbnk1_array_b1; + wire [17:0] l2_mbist2_tbnk1_be_b1; + wire l2_mbist2_tbnk1_en_b1; + wire [143:0] l2_mbist2_tbnk1_indata_b1; + wire [143:0] l2_mbist2_tbnk1_outdata_b3; + wire l2_mbist2_tbnk1_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp0_outdata_b2; + wire l2_mbist2_tbnk1_snp0_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp0_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp1_outdata_b2; + wire l2_mbist2_tbnk1_snp1_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp1_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp2_outdata_b2; + wire l2_mbist2_tbnk1_snp2_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp2_sel_b1; + wire [79:0] l2_mbist2_tbnk1_snp3_outdata_b2; + wire l2_mbist2_tbnk1_snp3_outdata_vld_b2; + wire l2_mbist2_tbnk1_snp3_sel_b1; + wire l2_mbist2_tbnk1_wr_en_b1; + wire l2_no_ram_acc_nxt_cycle; + wire [13:0] l2_p_addr; + wire [1:0] l2_p_cpu; + wire l2_p_nsecure; + wire [2:0] l2_p_sel; + wire [31:0] l2_p_wdata; + wire l2_p_write; + wire l2_reset3; + wire l2_rstdisable_x1_q; + wire l2_sky_link_stopped; + wire l2_tbnk0_addr44_l3_q; + wire [44:0] l2_tbnk0_addr_l1; + wire [5:2] l2_tbnk0_addr_l6; + wire l2_tbnk0_all_tag_incl_active_l3; + wire l2_tbnk0_asq_cmp_evict_l3_q; + wire l2_tbnk0_asq_full_flsh; + wire l2_tbnk0_asq_nc_so_dev_limit; + wire [2:0] l2_tbnk0_cache_attr_l1; + wire l2_tbnk0_cfg_ecc_en; + wire l2_tbnk0_cmo_setway_l2_inv_incl_l4; + wire l2_tbnk0_cpu0_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu0_hit_l4; + wire l2_tbnk0_cpu0_l2_inv_l4_dly2; + wire l2_tbnk0_cpu0_l2hit_e_l4; + wire l2_tbnk0_cpu0_l2hit_s_l4; + wire l2_tbnk0_cpu0_peq_full_q; + wire l2_tbnk0_cpu0_peq_hit_q; + wire l2_tbnk0_cpu0_peq_self_evict_l3_q; + wire l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu0_rd_access_l4_dly; + wire l2_tbnk0_cpu0_self_evict_l4_dly_q; + wire l2_tbnk0_cpu0_single_ecc_err_l7_q; + wire l2_tbnk0_cpu0_snp_hit_e_l3; + wire l2_tbnk0_cpu0_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu0_snp_setway_addr_l3; + wire l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu0_vld_nxt_l5; + wire l2_tbnk0_cpu0_wr_access_l4_dly; + wire l2_tbnk0_cpu1_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu1_hit_l4; + wire l2_tbnk0_cpu1_l2_inv_l4_dly2; + wire l2_tbnk0_cpu1_l2hit_e_l4; + wire l2_tbnk0_cpu1_l2hit_s_l4; + wire l2_tbnk0_cpu1_peq_full_q; + wire l2_tbnk0_cpu1_peq_hit_q; + wire l2_tbnk0_cpu1_peq_self_evict_l3_q; + wire l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu1_rd_access_l4_dly; + wire l2_tbnk0_cpu1_self_evict_l4_dly_q; + wire l2_tbnk0_cpu1_single_ecc_err_l7_q; + wire l2_tbnk0_cpu1_snp_hit_e_l3; + wire l2_tbnk0_cpu1_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu1_snp_setway_addr_l3; + wire l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu1_vld_nxt_l5; + wire l2_tbnk0_cpu1_wr_access_l4_dly; + wire l2_tbnk0_cpu2_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu2_hit_l4; + wire l2_tbnk0_cpu2_l2_inv_l4_dly2; + wire l2_tbnk0_cpu2_l2hit_e_l4; + wire l2_tbnk0_cpu2_l2hit_s_l4; + wire l2_tbnk0_cpu2_peq_full_q; + wire l2_tbnk0_cpu2_peq_hit_q; + wire l2_tbnk0_cpu2_peq_self_evict_l3_q; + wire l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu2_rd_access_l4_dly; + wire l2_tbnk0_cpu2_self_evict_l4_dly_q; + wire l2_tbnk0_cpu2_single_ecc_err_l7_q; + wire l2_tbnk0_cpu2_snp_hit_e_l3; + wire l2_tbnk0_cpu2_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu2_snp_setway_addr_l3; + wire l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu2_vld_nxt_l5; + wire l2_tbnk0_cpu2_wr_access_l4_dly; + wire l2_tbnk0_cpu3_ccb_xfer_l4_dly2; + wire l2_tbnk0_cpu3_hit_l4; + wire l2_tbnk0_cpu3_l2_inv_l4_dly2; + wire l2_tbnk0_cpu3_l2hit_e_l4; + wire l2_tbnk0_cpu3_l2hit_s_l4; + wire l2_tbnk0_cpu3_peq_full_q; + wire l2_tbnk0_cpu3_peq_hit_q; + wire l2_tbnk0_cpu3_peq_self_evict_l3_q; + wire l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q; + wire l2_tbnk0_cpu3_rd_access_l4_dly; + wire l2_tbnk0_cpu3_self_evict_l4_dly_q; + wire l2_tbnk0_cpu3_single_ecc_err_l7_q; + wire l2_tbnk0_cpu3_snp_hit_e_l3; + wire l2_tbnk0_cpu3_snp_hit_s_l3; + wire [44:14] l2_tbnk0_cpu3_snp_setway_addr_l3; + wire l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk0_cpu3_vld_nxt_l5; + wire l2_tbnk0_cpu3_wr_access_l4_dly; + wire [3:0] l2_tbnk0_cpu_rvalid_init_nxt_l5; + wire [3:0] l2_tbnk0_cpu_rvalid_nxt_l5; + wire [3:0] l2_tbnk0_cpu_snp_hit_e_l4_q; + wire l2_tbnk0_crit_qw_nxt_l5; + wire [143:0] l2_tbnk0_data_corrected_l7_q; + wire [127:0] l2_tbnk0_data_l6; + wire l2_tbnk0_dbg_ram_acc_l5a; + wire [2:0] l2_tbnk0_dbg_ram_acc_unit_nxt; + wire [7:0] l2_tbnk0_dbg_ram_id_nxt_l5; + wire l2_tbnk0_dirty_l1; + wire l2_tbnk0_dirty_l3_q; + wire l2_tbnk0_dis_ns_dbg_arr_acc_x2; + wire l2_tbnk0_double_ecc_err_l7_q; + wire l2_tbnk0_early_rvalid_l4_q; + wire l2_tbnk0_ecc_fixup_blk_arb; + wire l2_tbnk0_ecc_fixup_inprog_dly_q; + wire l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q; + wire [31:0] l2_tbnk0_ecc_syndrome_reg_q; + wire l2_tbnk0_evict_special_hazard_l3_q; + wire l2_tbnk0_evict_special_hazard_rwvic_l3_q; + wire l2_tbnk0_excl_l1; + wire l2_tbnk0_excl_l4_q; + wire [44:6] l2_tbnk0_feq_addr_upd; + wire l2_tbnk0_feq_alloc_failed_l4; + wire l2_tbnk0_feq_axi_wr_vld_not_popped; + wire l2_tbnk0_feq_clr_l4; + wire [15:0] l2_tbnk0_feq_frc_incl_l3a; + wire l2_tbnk0_feq_kill_l3; + wire [4:0] l2_tbnk0_feq_last_id_q; + wire l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3; + wire l2_tbnk0_feq_tbnk_id_update_or_l3; + wire l2_tbnk0_full_miss_l4_q; + wire l2_tbnk0_hit_l4; + wire l2_tbnk0_hit_l7_q; + wire [3:0] l2_tbnk0_hit_way_l4_q; + wire [9:0] l2_tbnk0_id_l1; + wire [9:0] l2_tbnk0_id_l6_q; + wire [9:0] l2_tbnk0_id_nxt_l5; + wire l2_tbnk0_idle; + wire l2_tbnk0_init_req_l1; + wire l2_tbnk0_kill_l2; + wire l2_tbnk0_l2bb_fake_wr_l1; + wire l2_tbnk0_l2bb_wr_l1; + wire l2_tbnk0_l2hit_e_l4; + wire l2_tbnk0_l2hit_s_l4; + wire l2_tbnk0_l2v_s_q; + wire l2_tbnk0_l2v_vld_q; + wire l2_tbnk0_last_qw_l1; + wire l2_tbnk0_last_qw_l6_q; + wire l2_tbnk0_last_qw_nxt_l5; + wire [2:0] l2_tbnk0_lock_l1; + wire [2:0] l2_tbnk0_lock_l4; + wire [32:0] l2_tbnk0_merrsr_data; + wire [9:0] l2_tbnk0_page_attr_l1; + wire l2_tbnk0_partial_dw_wr_l1; + wire l2_tbnk0_pf_cnt_dec_l4_dly; + wire l2_tbnk0_pf_hazard_l3; + wire l2_tbnk0_pf_req_sel_for_fwd_l4; + wire l2_tbnk0_prfm_l1; + wire l2_tbnk0_prfm_nxt_l5; + wire [3:0] l2_tbnk0_prot_l1; + wire [3:0] l2_tbnk0_prot_l4_q; + wire [1:0] l2_tbnk0_qw_cnt_l1; + wire [1:0] l2_tbnk0_qw_cnt_l3_q; + wire l2_tbnk0_raw_hit_l4_q; + wire [2:0] l2_tbnk0_rbufid_nxt_l5; + wire l2_tbnk0_rd_en_nxt_l5; + wire l2_tbnk0_rd_fail_hazchk_feq_l3; + wire l2_tbnk0_rwvic_axi_read_err_l1; + wire l2_tbnk0_rwvic_axi_read_err_l3_q; + wire l2_tbnk0_rwvic_ccb_dirty_l6_q; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l1; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l3_q; + wire l2_tbnk0_rwvic_ccb_ls_xfer_l6_q; + wire [3:0] l2_tbnk0_rwvic_ccb_way_l1; + wire l2_tbnk0_rwvic_cmo_clean_l1; + wire l2_tbnk0_rwvic_cmo_inv_l1; + wire l2_tbnk0_rwvic_cmo_inv_l7_q; + wire l2_tbnk0_rwvic_cmo_l7_q; + wire l2_tbnk0_rwvic_cmo_pou_l1; + wire l2_tbnk0_rwvic_cmo_pou_l6_q; + wire l2_tbnk0_rwvic_cmo_setway_l1; + wire l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1; + wire l2_tbnk0_rwvic_cmo_setway_ls_l6_q; + wire [2:0] l2_tbnk0_rwvic_cpu_fb_id_l1; + wire [3:0] l2_tbnk0_rwvic_cpu_id_dcd_l1; + wire l2_tbnk0_rwvic_ddi_l6_q; + wire l2_tbnk0_rwvic_feq_cmp_l3_q; + wire l2_tbnk0_rwvic_frc_l2hit_fwd_l1; + wire l2_tbnk0_rwvic_l2hit_e_l1; + wire l2_tbnk0_rwvic_l2hit_e_l3_q; + wire l2_tbnk0_rwvic_l2hit_e_l7_q; + wire l2_tbnk0_rwvic_l2v_dirty_l7_q; + wire [3:0] l2_tbnk0_rwvic_l2v_page_attr_l7_q; + wire l2_tbnk0_rwvic_l2v_vld_l6_q; + wire l2_tbnk0_rwvic_mesi_sh_l1; + wire l2_tbnk0_rwvic_non_snp_fail_hazchk_l3; + wire [2:0] l2_tbnk0_rwvic_owner_l1; + wire [2:0] l2_tbnk0_rwvic_owner_l7_q; + wire l2_tbnk0_rwvic_rd_type_l6_q; + wire l2_tbnk0_rwvic_snp_clr_dirty_l1; + wire l2_tbnk0_rwvic_snp_inv_l1; + wire l2_tbnk0_rwvic_snp_l1; + wire l2_tbnk0_rwvic_snp_l3_q; + wire l2_tbnk0_rwvic_snp_l6_q; + wire l2_tbnk0_rwvic_tag_wr_l0; + wire [3:0] l2_tbnk0_rwvic_type_l1; + wire l2_tbnk0_rwvic_wa_l1; + wire l2_tbnk0_rwvic_wa_l6_q; + wire [13:0] l2_tbnk0_sel_l1; + wire [2:0] l2_tbnk0_size_l1; + wire [2:0] l2_tbnk0_size_l4_q; + wire l2_tbnk0_snp_byp_peq_haz_pending_q; + wire l2_tbnk0_snp_dvm_cmpl_l1; + wire l2_tbnk0_snp_hit_e_l4_q; + wire l2_tbnk0_snp_hit_feq_evict_l4_dly; + wire l2_tbnk0_snp_hit_s_l4_q; + wire [4:0] l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q; + wire [7:0] l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q; + wire [7:0] l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q; + wire [44:7] l2_tbnk0_snp_tag_wr_l2_hit_addr_l1; + wire [1:0] l2_tbnk0_snp_tag_wr_l2_hit_state_l1; + wire l2_tbnk0_snp_tag_wr_l2_hit_way_l1; + wire l2_tbnk0_special_evict_hazard_l3; + wire l2_tbnk0_special_hazard_l3_q; + wire l2_tbnk0_sync_l1; + wire l2_tbnk0_tag_ecc_dbl_rmw_wr_l1; + wire l2_tbnk0_tag_ecc_err_cpu0_l4; + wire l2_tbnk0_tag_ecc_err_cpu1_l4; + wire l2_tbnk0_tag_ecc_err_cpu2_l4; + wire l2_tbnk0_tag_ecc_err_cpu3_l4; + wire l2_tbnk0_tag_ecc_err_l4; + wire [6:0] l2_tbnk0_type_l1; + wire [1:0] l2_tbnk0_ulen_l1; + wire [1:0] l2_tbnk0_ulen_l4_q; + wire l2_tbnk0_vld_init_l6_q; + wire l2_tbnk0_vld_l6_q; + wire l2_tbnk0_way_l1; + wire l2_tbnk0_way_l4_q; + wire l2_tbnk0_way_nxt_l3a; + wire [143:0] l2_tbnk0_wr_data_l3; + wire [127:0] l2_tbnk0_wr_data_l3a_q; + wire l2_tbnk0_wr_data_l4_en; + wire l2_tbnk0_wr_err_l1; + wire l2_tbnk0_wr_fail_feq_full_l3; + wire l2_tbnk0_wr_fail_hazchk_feq_l3; + wire [11:0] l2_tbnk0_wr_non_crit_id_l1; + wire [11:0] l2_tbnk0_wr_non_crit_id_l4_q; + wire [15:0] l2_tbnk0_wr_strb_mask_l3a_q; + wire l2_tbnk1_addr44_l3_q; + wire [44:0] l2_tbnk1_addr_l1; + wire [5:2] l2_tbnk1_addr_l6; + wire l2_tbnk1_all_tag_incl_active_l3; + wire l2_tbnk1_asq_cmp_evict_l3_q; + wire l2_tbnk1_asq_full_flsh; + wire l2_tbnk1_asq_nc_so_dev_limit; + wire [2:0] l2_tbnk1_cache_attr_l1; + wire l2_tbnk1_cfg_ecc_en; + wire l2_tbnk1_cmo_setway_l2_inv_incl_l4; + wire l2_tbnk1_cpu0_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu0_hit_l4; + wire l2_tbnk1_cpu0_l2_inv_l4_dly2; + wire l2_tbnk1_cpu0_l2hit_e_l4; + wire l2_tbnk1_cpu0_l2hit_s_l4; + wire l2_tbnk1_cpu0_peq_full_q; + wire l2_tbnk1_cpu0_peq_hit_q; + wire l2_tbnk1_cpu0_peq_self_evict_l3_q; + wire l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu0_rd_access_l4_dly; + wire l2_tbnk1_cpu0_self_evict_l4_dly_q; + wire l2_tbnk1_cpu0_single_ecc_err_l7_q; + wire l2_tbnk1_cpu0_snp_hit_e_l3; + wire l2_tbnk1_cpu0_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu0_snp_setway_addr_l3; + wire l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu0_vld_nxt_l5; + wire l2_tbnk1_cpu0_wr_access_l4_dly; + wire l2_tbnk1_cpu1_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu1_hit_l4; + wire l2_tbnk1_cpu1_l2_inv_l4_dly2; + wire l2_tbnk1_cpu1_l2hit_e_l4; + wire l2_tbnk1_cpu1_l2hit_s_l4; + wire l2_tbnk1_cpu1_peq_full_q; + wire l2_tbnk1_cpu1_peq_hit_q; + wire l2_tbnk1_cpu1_peq_self_evict_l3_q; + wire l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu1_rd_access_l4_dly; + wire l2_tbnk1_cpu1_self_evict_l4_dly_q; + wire l2_tbnk1_cpu1_single_ecc_err_l7_q; + wire l2_tbnk1_cpu1_snp_hit_e_l3; + wire l2_tbnk1_cpu1_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu1_snp_setway_addr_l3; + wire l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu1_vld_nxt_l5; + wire l2_tbnk1_cpu1_wr_access_l4_dly; + wire l2_tbnk1_cpu2_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu2_hit_l4; + wire l2_tbnk1_cpu2_l2_inv_l4_dly2; + wire l2_tbnk1_cpu2_l2hit_e_l4; + wire l2_tbnk1_cpu2_l2hit_s_l4; + wire l2_tbnk1_cpu2_peq_full_q; + wire l2_tbnk1_cpu2_peq_hit_q; + wire l2_tbnk1_cpu2_peq_self_evict_l3_q; + wire l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu2_rd_access_l4_dly; + wire l2_tbnk1_cpu2_self_evict_l4_dly_q; + wire l2_tbnk1_cpu2_single_ecc_err_l7_q; + wire l2_tbnk1_cpu2_snp_hit_e_l3; + wire l2_tbnk1_cpu2_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu2_snp_setway_addr_l3; + wire l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu2_vld_nxt_l5; + wire l2_tbnk1_cpu2_wr_access_l4_dly; + wire l2_tbnk1_cpu3_ccb_xfer_l4_dly2; + wire l2_tbnk1_cpu3_hit_l4; + wire l2_tbnk1_cpu3_l2_inv_l4_dly2; + wire l2_tbnk1_cpu3_l2hit_e_l4; + wire l2_tbnk1_cpu3_l2hit_s_l4; + wire l2_tbnk1_cpu3_peq_full_q; + wire l2_tbnk1_cpu3_peq_hit_q; + wire l2_tbnk1_cpu3_peq_self_evict_l3_q; + wire l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q; + wire l2_tbnk1_cpu3_rd_access_l4_dly; + wire l2_tbnk1_cpu3_self_evict_l4_dly_q; + wire l2_tbnk1_cpu3_single_ecc_err_l7_q; + wire l2_tbnk1_cpu3_snp_hit_e_l3; + wire l2_tbnk1_cpu3_snp_hit_s_l3; + wire [44:14] l2_tbnk1_cpu3_snp_setway_addr_l3; + wire l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q; + wire [1:0] l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0; + wire [1:0] l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0; + wire l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly; + wire l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly; + wire l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly; + wire l2_tbnk1_cpu3_vld_nxt_l5; + wire l2_tbnk1_cpu3_wr_access_l4_dly; + wire [3:0] l2_tbnk1_cpu_rvalid_init_nxt_l5; + wire [3:0] l2_tbnk1_cpu_rvalid_nxt_l5; + wire [3:0] l2_tbnk1_cpu_snp_hit_e_l4_q; + wire l2_tbnk1_crit_qw_nxt_l5; + wire [143:0] l2_tbnk1_data_corrected_l7_q; + wire [127:0] l2_tbnk1_data_l6; + wire l2_tbnk1_dbg_ram_acc_l5a; + wire [2:0] l2_tbnk1_dbg_ram_acc_unit_nxt; + wire [7:0] l2_tbnk1_dbg_ram_id_nxt_l5; + wire l2_tbnk1_dirty_l1; + wire l2_tbnk1_dirty_l3_q; + wire l2_tbnk1_dis_ns_dbg_arr_acc_x2; + wire l2_tbnk1_double_ecc_err_l7_q; + wire l2_tbnk1_early_rvalid_l4_q; + wire l2_tbnk1_ecc_fixup_blk_arb; + wire l2_tbnk1_ecc_fixup_inprog_dly_q; + wire l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q; + wire [31:0] l2_tbnk1_ecc_syndrome_reg_q; + wire l2_tbnk1_evict_special_hazard_l3_q; + wire l2_tbnk1_evict_special_hazard_rwvic_l3_q; + wire l2_tbnk1_excl_l1; + wire l2_tbnk1_excl_l4_q; + wire [44:6] l2_tbnk1_feq_addr_upd; + wire l2_tbnk1_feq_alloc_failed_l4; + wire l2_tbnk1_feq_axi_wr_vld_not_popped; + wire l2_tbnk1_feq_clr_l4; + wire [15:0] l2_tbnk1_feq_frc_incl_l3a; + wire l2_tbnk1_feq_kill_l3; + wire [4:0] l2_tbnk1_feq_last_id_q; + wire l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3; + wire l2_tbnk1_feq_tbnk_id_update_or_l3; + wire l2_tbnk1_full_miss_l4_q; + wire l2_tbnk1_hit_l4; + wire l2_tbnk1_hit_l7_q; + wire [3:0] l2_tbnk1_hit_way_l4_q; + wire [9:0] l2_tbnk1_id_l1; + wire [9:0] l2_tbnk1_id_l6_q; + wire [9:0] l2_tbnk1_id_nxt_l5; + wire l2_tbnk1_idle; + wire l2_tbnk1_init_req_l1; + wire l2_tbnk1_kill_l2; + wire l2_tbnk1_l2bb_fake_wr_l1; + wire l2_tbnk1_l2bb_wr_l1; + wire l2_tbnk1_l2hit_e_l4; + wire l2_tbnk1_l2hit_s_l4; + wire l2_tbnk1_l2v_s_q; + wire l2_tbnk1_l2v_vld_q; + wire l2_tbnk1_last_qw_l1; + wire l2_tbnk1_last_qw_l6_q; + wire l2_tbnk1_last_qw_nxt_l5; + wire [2:0] l2_tbnk1_lock_l1; + wire [2:0] l2_tbnk1_lock_l4; + wire [32:0] l2_tbnk1_merrsr_data; + wire [9:0] l2_tbnk1_page_attr_l1; + wire l2_tbnk1_partial_dw_wr_l1; + wire l2_tbnk1_pf_cnt_dec_l4_dly; + wire l2_tbnk1_pf_hazard_l3; + wire l2_tbnk1_pf_req_sel_for_fwd_l4; + wire l2_tbnk1_prfm_l1; + wire l2_tbnk1_prfm_nxt_l5; + wire [3:0] l2_tbnk1_prot_l1; + wire [3:0] l2_tbnk1_prot_l4_q; + wire [1:0] l2_tbnk1_qw_cnt_l1; + wire [1:0] l2_tbnk1_qw_cnt_l3_q; + wire l2_tbnk1_raw_hit_l4_q; + wire [2:0] l2_tbnk1_rbufid_nxt_l5; + wire l2_tbnk1_rd_en_nxt_l5; + wire l2_tbnk1_rd_fail_hazchk_feq_l3; + wire l2_tbnk1_rwvic_axi_read_err_l1; + wire l2_tbnk1_rwvic_axi_read_err_l3_q; + wire l2_tbnk1_rwvic_ccb_dirty_l6_q; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l1; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l3_q; + wire l2_tbnk1_rwvic_ccb_ls_xfer_l6_q; + wire [3:0] l2_tbnk1_rwvic_ccb_way_l1; + wire l2_tbnk1_rwvic_cmo_clean_l1; + wire l2_tbnk1_rwvic_cmo_inv_l1; + wire l2_tbnk1_rwvic_cmo_inv_l7_q; + wire l2_tbnk1_rwvic_cmo_l7_q; + wire l2_tbnk1_rwvic_cmo_pou_l1; + wire l2_tbnk1_rwvic_cmo_pou_l6_q; + wire l2_tbnk1_rwvic_cmo_setway_l1; + wire l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1; + wire l2_tbnk1_rwvic_cmo_setway_ls_l6_q; + wire [2:0] l2_tbnk1_rwvic_cpu_fb_id_l1; + wire [3:0] l2_tbnk1_rwvic_cpu_id_dcd_l1; + wire l2_tbnk1_rwvic_ddi_l6_q; + wire l2_tbnk1_rwvic_feq_cmp_l3_q; + wire l2_tbnk1_rwvic_frc_l2hit_fwd_l1; + wire l2_tbnk1_rwvic_l2hit_e_l1; + wire l2_tbnk1_rwvic_l2hit_e_l3_q; + wire l2_tbnk1_rwvic_l2hit_e_l7_q; + wire l2_tbnk1_rwvic_l2v_dirty_l7_q; + wire [3:0] l2_tbnk1_rwvic_l2v_page_attr_l7_q; + wire l2_tbnk1_rwvic_l2v_vld_l6_q; + wire l2_tbnk1_rwvic_mesi_sh_l1; + wire l2_tbnk1_rwvic_non_snp_fail_hazchk_l3; + wire [2:0] l2_tbnk1_rwvic_owner_l1; + wire [2:0] l2_tbnk1_rwvic_owner_l7_q; + wire l2_tbnk1_rwvic_rd_type_l6_q; + wire l2_tbnk1_rwvic_snp_clr_dirty_l1; + wire l2_tbnk1_rwvic_snp_inv_l1; + wire l2_tbnk1_rwvic_snp_l1; + wire l2_tbnk1_rwvic_snp_l3_q; + wire l2_tbnk1_rwvic_snp_l6_q; + wire l2_tbnk1_rwvic_tag_wr_l0; + wire [3:0] l2_tbnk1_rwvic_type_l1; + wire l2_tbnk1_rwvic_wa_l1; + wire l2_tbnk1_rwvic_wa_l6_q; + wire [13:0] l2_tbnk1_sel_l1; + wire [2:0] l2_tbnk1_size_l1; + wire [2:0] l2_tbnk1_size_l4_q; + wire l2_tbnk1_snp_byp_peq_haz_pending_q; + wire l2_tbnk1_snp_dvm_cmpl_l1; + wire l2_tbnk1_snp_hit_e_l4_q; + wire l2_tbnk1_snp_hit_feq_evict_l4_dly; + wire l2_tbnk1_snp_hit_s_l4_q; + wire [4:0] l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q; + wire [7:0] l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q; + wire [7:0] l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q; + wire [44:7] l2_tbnk1_snp_tag_wr_l2_hit_addr_l1; + wire [1:0] l2_tbnk1_snp_tag_wr_l2_hit_state_l1; + wire l2_tbnk1_snp_tag_wr_l2_hit_way_l1; + wire l2_tbnk1_special_evict_hazard_l3; + wire l2_tbnk1_special_hazard_l3_q; + wire l2_tbnk1_sync_l1; + wire l2_tbnk1_tag_ecc_dbl_rmw_wr_l1; + wire l2_tbnk1_tag_ecc_err_cpu0_l4; + wire l2_tbnk1_tag_ecc_err_cpu1_l4; + wire l2_tbnk1_tag_ecc_err_cpu2_l4; + wire l2_tbnk1_tag_ecc_err_cpu3_l4; + wire l2_tbnk1_tag_ecc_err_l4; + wire [6:0] l2_tbnk1_type_l1; + wire [1:0] l2_tbnk1_ulen_l1; + wire [1:0] l2_tbnk1_ulen_l4_q; + wire l2_tbnk1_vld_init_l6_q; + wire l2_tbnk1_vld_l6_q; + wire l2_tbnk1_way_l1; + wire l2_tbnk1_way_l4_q; + wire l2_tbnk1_way_nxt_l3a; + wire [143:0] l2_tbnk1_wr_data_l3; + wire [127:0] l2_tbnk1_wr_data_l3a_q; + wire l2_tbnk1_wr_data_l4_en; + wire l2_tbnk1_wr_err_l1; + wire l2_tbnk1_wr_fail_feq_full_l3; + wire l2_tbnk1_wr_fail_hazchk_feq_l3; + wire [11:0] l2_tbnk1_wr_non_crit_id_l1; + wire [11:0] l2_tbnk1_wr_non_crit_id_l4_q; + wire [15:0] l2_tbnk1_wr_strb_mask_l3a_q; + wire l2_tbnk_hwrst_done_x2; + wire [13:0] l2_tbnk_hwrst_idx_x1_q; + wire [8:0] tm_cntpct_q; + wire tm_cpu0_event_sev; + wire [63:0] tm_cpu0_spr_rd_data; + wire tm_cpu1_event_sev; + wire [63:0] tm_cpu1_spr_rd_data; + wire tm_cpu2_event_sev; + wire [63:0] tm_cpu2_spr_rd_data; + wire tm_cpu3_event_sev; + wire [63:0] tm_cpu3_spr_rd_data; + wire [63:0] tm_tval_cpu0_spr_rd_data; + wire [63:0] tm_tval_cpu1_spr_rd_data; + wire [63:0] tm_tval_cpu2_spr_rd_data; + wire [63:0] tm_tval_cpu3_spr_rd_data; + + maia_timer utm( // outputs + .nCNTHPIRQ (nCNTHPIRQ[`MAIA_CN:0]), + .nCNTPNSIRQ (nCNTPNSIRQ[`MAIA_CN:0]), + .nCNTPSIRQ (nCNTPSIRQ[`MAIA_CN:0]), + .nCNTVIRQ (nCNTVIRQ[`MAIA_CN:0]), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_cnthctl_kernel (tm_cpu0_cnthctl_kernel[1:0]), + .tm_cpu0_cntkctl_usr (tm_cpu0_cntkctl_usr[3:0]), + .tm_cpu0_event_sev (tm_cpu0_event_sev), + .tm_cpu0_spr_rd_data (tm_cpu0_spr_rd_data[63:0]), + .tm_cpu1_cnthctl_kernel (tm_cpu1_cnthctl_kernel[1:0]), + .tm_cpu1_cntkctl_usr (tm_cpu1_cntkctl_usr[3:0]), + .tm_cpu1_event_sev (tm_cpu1_event_sev), + .tm_cpu1_spr_rd_data (tm_cpu1_spr_rd_data[63:0]), + .tm_cpu2_cnthctl_kernel (tm_cpu2_cnthctl_kernel[1:0]), + .tm_cpu2_cntkctl_usr (tm_cpu2_cntkctl_usr[3:0]), + .tm_cpu2_event_sev (tm_cpu2_event_sev), + .tm_cpu2_spr_rd_data (tm_cpu2_spr_rd_data[63:0]), + .tm_cpu3_cnthctl_kernel (tm_cpu3_cnthctl_kernel[1:0]), + .tm_cpu3_cntkctl_usr (tm_cpu3_cntkctl_usr[3:0]), + .tm_cpu3_event_sev (tm_cpu3_event_sev), + .tm_cpu3_spr_rd_data (tm_cpu3_spr_rd_data[63:0]), + .tm_tval_cpu0_spr_rd_data (tm_tval_cpu0_spr_rd_data[63:0]), + .tm_tval_cpu1_spr_rd_data (tm_tval_cpu1_spr_rd_data[63:0]), + .tm_tval_cpu2_spr_rd_data (tm_tval_cpu2_spr_rd_data[63:0]), + .tm_tval_cpu3_spr_rd_data (tm_tval_cpu3_spr_rd_data[63:0]), + + // inputs + .CNTCLKEN (CNTCLKEN), + .CNTVALUEB (CNTVALUEB[63:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .ck_areset_l2 (ck_areset_l2), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .eventi_sev (eventi_sev), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable) + ); // utm + + maia_l2_logic_s ul2_logic( // outputs + .ARREADYS (ARREADYS), + .AWREADYS (AWREADYS), + .BIDS (BIDS[4:0]), + .BRESPS (BRESPS[1:0]), + .BVALIDS (BVALIDS), + .L2FLUSHDONE (L2FLUSHDONE), + .L2QACCEPTn (L2QACCEPTn), + .L2QACTIVE (L2QACTIVE), + .L2QDENY (L2QDENY), + .RDATAS (RDATAS[127:0]), + .REQMEMATTR (REQMEMATTR[7:0]), + .RIDS (RIDS[4:0]), + .RLASTS (RLASTS), + .RRESPS (RRESPS[1:0]), + .RVALIDS (RVALIDS), + .RXDATLCRDV (RXDATLCRDV), + .RXLINKACTIVEACK (RXLINKACTIVEACK), + .RXRSPLCRDV (RXRSPLCRDV), + .RXSNPLCRDV (RXSNPLCRDV), + .TXDATFLIT (TXDATFLIT[193:0]), + .TXDATFLITPEND (TXDATFLITPEND), + .TXDATFLITV (TXDATFLITV), + .TXLINKACTIVEREQ (TXLINKACTIVEREQ), + .TXREQFLIT (TXREQFLIT[99:0]), + .TXREQFLITPEND (TXREQFLITPEND), + .TXREQFLITV (TXREQFLITV), + .TXRSPFLIT (TXRSPFLIT[44:0]), + .TXRSPFLITPEND (TXRSPFLITPEND), + .TXRSPFLITV (TXRSPFLITV), + .TXSACTIVE (TXSACTIVE), + .WREADYS (WREADYS), + .ck_areset_l2 (ck_areset_l2), + .ck_l2_logic_clk_en (ck_l2_logic_clk_en), + .ck_l2_tbnk0_clk_en (ck_l2_tbnk0_clk_en), + .ck_l2_tbnk1_clk_en (ck_l2_tbnk1_clk_en), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_arb_thrshld_timeout_en (l2_cpu0_arb_thrshld_timeout_en), + .l2_cpu0_barrier_done (l2_cpu0_barrier_done), + .l2_cpu0_blk_non_evict_wr (l2_cpu0_blk_non_evict_wr), + .l2_cpu0_ccb_dbg_req_c3 (l2_cpu0_ccb_dbg_req_c3), + .l2_cpu0_ccb_req_addr_c3 (l2_cpu0_ccb_req_addr_c3[48:0]), + .l2_cpu0_ccb_req_id_c3 (l2_cpu0_ccb_req_id_c3[4:0]), + .l2_cpu0_ccb_req_info_c3 (l2_cpu0_ccb_req_info_c3[23:0]), + .l2_cpu0_ccb_req_type_c3 (l2_cpu0_ccb_req_type_c3[8:0]), + .l2_cpu0_cfg_ecc_en (l2_cpu0_cfg_ecc_en), + .l2_cpu0_dbufid_r1 (l2_cpu0_dbufid_r1[2:0]), + .l2_cpu0_ddata_r2 (l2_cpu0_ddata_r2[129:0]), + .l2_cpu0_ddbl_ecc_err_r3 (l2_cpu0_ddbl_ecc_err_r3), + .l2_cpu0_dext_err_r2 (l2_cpu0_dext_err_r2), + .l2_cpu0_dext_err_type_r2 (l2_cpu0_dext_err_type_r2), + .l2_cpu0_disable_clean_evict_opt (l2_cpu0_disable_clean_evict_opt), + .l2_cpu0_dlast_r1 (l2_cpu0_dlast_r1), + .l2_cpu0_dsngl_ecc_err_r3 (l2_cpu0_dsngl_ecc_err_r3), + .l2_cpu0_dsq_clr_id_q (l2_cpu0_dsq_clr_id_q[3:0]), + .l2_cpu0_dsq_clr_vld_q (l2_cpu0_dsq_clr_vld_q), + .l2_cpu0_dsq_rd_buf_id (l2_cpu0_dsq_rd_buf_id[3:0]), + .l2_cpu0_dsq_rd_en (l2_cpu0_dsq_rd_en), + .l2_cpu0_dsq_rd_en_x2 (l2_cpu0_dsq_rd_en_x2), + .l2_cpu0_dvalid_r1 (l2_cpu0_dvalid_r1), + .l2_cpu0_flsh_if_rd_id_l4_dly (l2_cpu0_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu0_flsh_if_rd_l4_dly (l2_cpu0_flsh_if_rd_l4_dly), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_rd_id_l2_dly (l2_cpu0_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu0_flsh_ls_rd_id_l4_dly (l2_cpu0_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu0_flsh_ls_rd_l2_dly (l2_cpu0_flsh_ls_rd_l2_dly), + .l2_cpu0_flsh_ls_rd_l4_dly (l2_cpu0_flsh_ls_rd_l4_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_evict_l4_dly (l2_cpu0_flsh_ls_wr_evict_l4_dly), + .l2_cpu0_flsh_ls_wr_id_l2_dly (l2_cpu0_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu0_flsh_ls_wr_id_l4_dly (l2_cpu0_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu0_flsh_ls_wr_l2_dly (l2_cpu0_flsh_ls_wr_l2_dly), + .l2_cpu0_flsh_ls_wr_l4_dly (l2_cpu0_flsh_ls_wr_l4_dly), + .l2_cpu0_flsh_tw_rd_l4_dly (l2_cpu0_flsh_tw_rd_l4_dly), + .l2_cpu0_ibufid_r1 (l2_cpu0_ibufid_r1[1:0]), + .l2_cpu0_ic_barrier_stall_q (l2_cpu0_ic_barrier_stall_q), + .l2_cpu0_ic_base (l2_cpu0_ic_base[43:18]), + .l2_cpu0_ic_vld_skid (l2_cpu0_ic_vld_skid), + .l2_cpu0_idata_r2 (l2_cpu0_idata_r2[127:0]), + .l2_cpu0_idbl_ecc_err_r3 (l2_cpu0_idbl_ecc_err_r3), + .l2_cpu0_idle_block_reqs_q (l2_cpu0_idle_block_reqs_q), + .l2_cpu0_iext_err_r2 (l2_cpu0_iext_err_r2), + .l2_cpu0_iext_err_type_r2 (l2_cpu0_iext_err_type_r2), + .l2_cpu0_if_ccb_clken_c3 (l2_cpu0_if_ccb_clken_c3), + .l2_cpu0_if_ccb_req_c3 (l2_cpu0_if_ccb_req_c3), + .l2_cpu0_if_sync_req (l2_cpu0_if_sync_req), + .l2_cpu0_ifq_haz_pending (l2_cpu0_ifq_haz_pending), + .l2_cpu0_isngl_ecc_err_r3 (l2_cpu0_isngl_ecc_err_r3), + .l2_cpu0_ivalid_r1 (l2_cpu0_ivalid_r1), + .l2_cpu0_l2_cache_size (l2_cpu0_l2_cache_size[1:0]), + .l2_cpu0_lrq_haz_pending (l2_cpu0_lrq_haz_pending), + .l2_cpu0_ls_ccb_clken_c3 (l2_cpu0_ls_ccb_clken_c3), + .l2_cpu0_ls_ccb_req_c3 (l2_cpu0_ls_ccb_req_c3), + .l2_cpu0_ls_peq_coll_l4_dly (l2_cpu0_ls_peq_coll_l4_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_sync_req (l2_cpu0_ls_sync_req), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu0_mbist1_addr_b1 (l2_cpu0_mbist1_addr_b1[12:0]), + .l2_cpu0_mbist1_all_b1 (l2_cpu0_mbist1_all_b1), + .l2_cpu0_mbist1_array_b1 (l2_cpu0_mbist1_array_b1[3:0]), + .l2_cpu0_mbist1_be_b1 (l2_cpu0_mbist1_be_b1[7:0]), + .l2_cpu0_mbist1_en_b1 (l2_cpu0_mbist1_en_b1), + .l2_cpu0_mbist1_rd_en_b1 (l2_cpu0_mbist1_rd_en_b1), + .l2_cpu0_mbist1_wr_en_b1 (l2_cpu0_mbist1_wr_en_b1), + .l2_cpu0_no_intctrl (l2_cpu0_no_intctrl), + .l2_cpu0_pf_rd_vld_skid_popped (l2_cpu0_pf_rd_vld_skid_popped), + .l2_cpu0_pf_throttle_q (l2_cpu0_pf_throttle_q), + .l2_cpu0_pmu_events (l2_cpu0_pmu_events[33:0]), + .l2_cpu0_rbufid (l2_cpu0_rbufid[2:0]), + .l2_cpu0_rd_arb (l2_cpu0_rd_arb), + .l2_cpu0_rd_vld_skid (l2_cpu0_rd_vld_skid), + .l2_cpu0_rexfail (l2_cpu0_rexfail), + .l2_cpu0_rstate (l2_cpu0_rstate[1:0]), + .l2_cpu0_rvalid (l2_cpu0_rvalid), + .l2_cpu0_snp_active (l2_cpu0_snp_active), + .l2_cpu0_spec_bufid (l2_cpu0_spec_bufid[2:0]), + .l2_cpu0_spec_valid (l2_cpu0_spec_valid), + .l2_cpu0_spr_rd_data (l2_cpu0_spr_rd_data[63:0]), + .l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_tbw_dbl_ecc_err (l2_cpu0_tbw_dbl_ecc_err), + .l2_cpu0_tbw_desc_data (l2_cpu0_tbw_desc_data[63:0]), + .l2_cpu0_tbw_desc_vld (l2_cpu0_tbw_desc_vld), + .l2_cpu0_tbw_ext_err (l2_cpu0_tbw_ext_err), + .l2_cpu0_tbw_ext_err_type (l2_cpu0_tbw_ext_err_type), + .l2_cpu0_tlb_ccb_clken_c3 (l2_cpu0_tlb_ccb_clken_c3), + .l2_cpu0_tlb_ccb_req_c3 (l2_cpu0_tlb_ccb_req_c3), + .l2_cpu0_tlb_sync_complete (l2_cpu0_tlb_sync_complete), + .l2_cpu0_tlb_sync_req (l2_cpu0_tlb_sync_req), + .l2_cpu0_trq_haz_pending (l2_cpu0_trq_haz_pending), + .l2_cpu0_wr_arb (l2_cpu0_wr_arb), + .l2_cpu0_wr_data_stall (l2_cpu0_wr_data_stall), + .l2_cpu0_wr_decerr_q (l2_cpu0_wr_decerr_q), + .l2_cpu0_wr_ex_fail (l2_cpu0_wr_ex_fail), + .l2_cpu0_wr_ex_resp (l2_cpu0_wr_ex_resp), + .l2_cpu0_wr_slverr_q (l2_cpu0_wr_slverr_q), + .l2_cpu0_wr_vld_skid (l2_cpu0_wr_vld_skid), + .l2_cpu0_wrq_haz_pending (l2_cpu0_wrq_haz_pending), + .l2_cpu1_arb_thrshld_timeout_en (l2_cpu1_arb_thrshld_timeout_en), + .l2_cpu1_barrier_done (l2_cpu1_barrier_done), + .l2_cpu1_blk_non_evict_wr (l2_cpu1_blk_non_evict_wr), + .l2_cpu1_ccb_dbg_req_c3 (l2_cpu1_ccb_dbg_req_c3), + .l2_cpu1_ccb_req_addr_c3 (l2_cpu1_ccb_req_addr_c3[48:0]), + .l2_cpu1_ccb_req_id_c3 (l2_cpu1_ccb_req_id_c3[4:0]), + .l2_cpu1_ccb_req_info_c3 (l2_cpu1_ccb_req_info_c3[23:0]), + .l2_cpu1_ccb_req_type_c3 (l2_cpu1_ccb_req_type_c3[8:0]), + .l2_cpu1_cfg_ecc_en (l2_cpu1_cfg_ecc_en), + .l2_cpu1_dbufid_r1 (l2_cpu1_dbufid_r1[2:0]), + .l2_cpu1_ddata_r2 (l2_cpu1_ddata_r2[129:0]), + .l2_cpu1_ddbl_ecc_err_r3 (l2_cpu1_ddbl_ecc_err_r3), + .l2_cpu1_dext_err_r2 (l2_cpu1_dext_err_r2), + .l2_cpu1_dext_err_type_r2 (l2_cpu1_dext_err_type_r2), + .l2_cpu1_disable_clean_evict_opt (l2_cpu1_disable_clean_evict_opt), + .l2_cpu1_dlast_r1 (l2_cpu1_dlast_r1), + .l2_cpu1_dsngl_ecc_err_r3 (l2_cpu1_dsngl_ecc_err_r3), + .l2_cpu1_dsq_clr_id_q (l2_cpu1_dsq_clr_id_q[3:0]), + .l2_cpu1_dsq_clr_vld_q (l2_cpu1_dsq_clr_vld_q), + .l2_cpu1_dsq_rd_buf_id (l2_cpu1_dsq_rd_buf_id[3:0]), + .l2_cpu1_dsq_rd_en (l2_cpu1_dsq_rd_en), + .l2_cpu1_dsq_rd_en_x2 (l2_cpu1_dsq_rd_en_x2), + .l2_cpu1_dvalid_r1 (l2_cpu1_dvalid_r1), + .l2_cpu1_flsh_if_rd_id_l4_dly (l2_cpu1_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu1_flsh_if_rd_l4_dly (l2_cpu1_flsh_if_rd_l4_dly), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_rd_id_l2_dly (l2_cpu1_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu1_flsh_ls_rd_id_l4_dly (l2_cpu1_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu1_flsh_ls_rd_l2_dly (l2_cpu1_flsh_ls_rd_l2_dly), + .l2_cpu1_flsh_ls_rd_l4_dly (l2_cpu1_flsh_ls_rd_l4_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_evict_l4_dly (l2_cpu1_flsh_ls_wr_evict_l4_dly), + .l2_cpu1_flsh_ls_wr_id_l2_dly (l2_cpu1_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu1_flsh_ls_wr_id_l4_dly (l2_cpu1_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu1_flsh_ls_wr_l2_dly (l2_cpu1_flsh_ls_wr_l2_dly), + .l2_cpu1_flsh_ls_wr_l4_dly (l2_cpu1_flsh_ls_wr_l4_dly), + .l2_cpu1_flsh_tw_rd_l4_dly (l2_cpu1_flsh_tw_rd_l4_dly), + .l2_cpu1_ibufid_r1 (l2_cpu1_ibufid_r1[1:0]), + .l2_cpu1_ic_barrier_stall_q (l2_cpu1_ic_barrier_stall_q), + .l2_cpu1_ic_base (l2_cpu1_ic_base[43:18]), + .l2_cpu1_ic_vld_skid (l2_cpu1_ic_vld_skid), + .l2_cpu1_idata_r2 (l2_cpu1_idata_r2[127:0]), + .l2_cpu1_idbl_ecc_err_r3 (l2_cpu1_idbl_ecc_err_r3), + .l2_cpu1_idle_block_reqs_q (l2_cpu1_idle_block_reqs_q), + .l2_cpu1_iext_err_r2 (l2_cpu1_iext_err_r2), + .l2_cpu1_iext_err_type_r2 (l2_cpu1_iext_err_type_r2), + .l2_cpu1_if_ccb_clken_c3 (l2_cpu1_if_ccb_clken_c3), + .l2_cpu1_if_ccb_req_c3 (l2_cpu1_if_ccb_req_c3), + .l2_cpu1_if_sync_req (l2_cpu1_if_sync_req), + .l2_cpu1_ifq_haz_pending (l2_cpu1_ifq_haz_pending), + .l2_cpu1_isngl_ecc_err_r3 (l2_cpu1_isngl_ecc_err_r3), + .l2_cpu1_ivalid_r1 (l2_cpu1_ivalid_r1), + .l2_cpu1_l2_cache_size (l2_cpu1_l2_cache_size[1:0]), + .l2_cpu1_lrq_haz_pending (l2_cpu1_lrq_haz_pending), + .l2_cpu1_ls_ccb_clken_c3 (l2_cpu1_ls_ccb_clken_c3), + .l2_cpu1_ls_ccb_req_c3 (l2_cpu1_ls_ccb_req_c3), + .l2_cpu1_ls_peq_coll_l4_dly (l2_cpu1_ls_peq_coll_l4_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_sync_req (l2_cpu1_ls_sync_req), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_mbist1_addr_b1 (l2_cpu1_mbist1_addr_b1[12:0]), + .l2_cpu1_mbist1_all_b1 (l2_cpu1_mbist1_all_b1), + .l2_cpu1_mbist1_array_b1 (l2_cpu1_mbist1_array_b1[3:0]), + .l2_cpu1_mbist1_be_b1 (l2_cpu1_mbist1_be_b1[7:0]), + .l2_cpu1_mbist1_en_b1 (l2_cpu1_mbist1_en_b1), + .l2_cpu1_mbist1_rd_en_b1 (l2_cpu1_mbist1_rd_en_b1), + .l2_cpu1_mbist1_wr_en_b1 (l2_cpu1_mbist1_wr_en_b1), + .l2_cpu1_no_intctrl (l2_cpu1_no_intctrl), + .l2_cpu1_pf_rd_vld_skid_popped (l2_cpu1_pf_rd_vld_skid_popped), + .l2_cpu1_pf_throttle_q (l2_cpu1_pf_throttle_q), + .l2_cpu1_pmu_events (l2_cpu1_pmu_events[33:0]), + .l2_cpu1_rbufid (l2_cpu1_rbufid[2:0]), + .l2_cpu1_rd_arb (l2_cpu1_rd_arb), + .l2_cpu1_rd_vld_skid (l2_cpu1_rd_vld_skid), + .l2_cpu1_rexfail (l2_cpu1_rexfail), + .l2_cpu1_rstate (l2_cpu1_rstate[1:0]), + .l2_cpu1_rvalid (l2_cpu1_rvalid), + .l2_cpu1_snp_active (l2_cpu1_snp_active), + .l2_cpu1_spec_bufid (l2_cpu1_spec_bufid[2:0]), + .l2_cpu1_spec_valid (l2_cpu1_spec_valid), + .l2_cpu1_spr_rd_data (l2_cpu1_spr_rd_data[63:0]), + .l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_tbw_dbl_ecc_err (l2_cpu1_tbw_dbl_ecc_err), + .l2_cpu1_tbw_desc_data (l2_cpu1_tbw_desc_data[63:0]), + .l2_cpu1_tbw_desc_vld (l2_cpu1_tbw_desc_vld), + .l2_cpu1_tbw_ext_err (l2_cpu1_tbw_ext_err), + .l2_cpu1_tbw_ext_err_type (l2_cpu1_tbw_ext_err_type), + .l2_cpu1_tlb_ccb_clken_c3 (l2_cpu1_tlb_ccb_clken_c3), + .l2_cpu1_tlb_ccb_req_c3 (l2_cpu1_tlb_ccb_req_c3), + .l2_cpu1_tlb_sync_complete (l2_cpu1_tlb_sync_complete), + .l2_cpu1_tlb_sync_req (l2_cpu1_tlb_sync_req), + .l2_cpu1_trq_haz_pending (l2_cpu1_trq_haz_pending), + .l2_cpu1_wr_arb (l2_cpu1_wr_arb), + .l2_cpu1_wr_data_stall (l2_cpu1_wr_data_stall), + .l2_cpu1_wr_decerr_q (l2_cpu1_wr_decerr_q), + .l2_cpu1_wr_ex_fail (l2_cpu1_wr_ex_fail), + .l2_cpu1_wr_ex_resp (l2_cpu1_wr_ex_resp), + .l2_cpu1_wr_slverr_q (l2_cpu1_wr_slverr_q), + .l2_cpu1_wr_vld_skid (l2_cpu1_wr_vld_skid), + .l2_cpu1_wrq_haz_pending (l2_cpu1_wrq_haz_pending), + .l2_cpu2_arb_thrshld_timeout_en (l2_cpu2_arb_thrshld_timeout_en), + .l2_cpu2_barrier_done (l2_cpu2_barrier_done), + .l2_cpu2_blk_non_evict_wr (l2_cpu2_blk_non_evict_wr), + .l2_cpu2_ccb_dbg_req_c3 (l2_cpu2_ccb_dbg_req_c3), + .l2_cpu2_ccb_req_addr_c3 (l2_cpu2_ccb_req_addr_c3[48:0]), + .l2_cpu2_ccb_req_id_c3 (l2_cpu2_ccb_req_id_c3[4:0]), + .l2_cpu2_ccb_req_info_c3 (l2_cpu2_ccb_req_info_c3[23:0]), + .l2_cpu2_ccb_req_type_c3 (l2_cpu2_ccb_req_type_c3[8:0]), + .l2_cpu2_cfg_ecc_en (l2_cpu2_cfg_ecc_en), + .l2_cpu2_dbufid_r1 (l2_cpu2_dbufid_r1[2:0]), + .l2_cpu2_ddata_r2 (l2_cpu2_ddata_r2[129:0]), + .l2_cpu2_ddbl_ecc_err_r3 (l2_cpu2_ddbl_ecc_err_r3), + .l2_cpu2_dext_err_r2 (l2_cpu2_dext_err_r2), + .l2_cpu2_dext_err_type_r2 (l2_cpu2_dext_err_type_r2), + .l2_cpu2_disable_clean_evict_opt (l2_cpu2_disable_clean_evict_opt), + .l2_cpu2_dlast_r1 (l2_cpu2_dlast_r1), + .l2_cpu2_dsngl_ecc_err_r3 (l2_cpu2_dsngl_ecc_err_r3), + .l2_cpu2_dsq_clr_id_q (l2_cpu2_dsq_clr_id_q[3:0]), + .l2_cpu2_dsq_clr_vld_q (l2_cpu2_dsq_clr_vld_q), + .l2_cpu2_dsq_rd_buf_id (l2_cpu2_dsq_rd_buf_id[3:0]), + .l2_cpu2_dsq_rd_en (l2_cpu2_dsq_rd_en), + .l2_cpu2_dsq_rd_en_x2 (l2_cpu2_dsq_rd_en_x2), + .l2_cpu2_dvalid_r1 (l2_cpu2_dvalid_r1), + .l2_cpu2_flsh_if_rd_id_l4_dly (l2_cpu2_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu2_flsh_if_rd_l4_dly (l2_cpu2_flsh_if_rd_l4_dly), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_rd_id_l2_dly (l2_cpu2_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu2_flsh_ls_rd_id_l4_dly (l2_cpu2_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu2_flsh_ls_rd_l2_dly (l2_cpu2_flsh_ls_rd_l2_dly), + .l2_cpu2_flsh_ls_rd_l4_dly (l2_cpu2_flsh_ls_rd_l4_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_evict_l4_dly (l2_cpu2_flsh_ls_wr_evict_l4_dly), + .l2_cpu2_flsh_ls_wr_id_l2_dly (l2_cpu2_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu2_flsh_ls_wr_id_l4_dly (l2_cpu2_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu2_flsh_ls_wr_l2_dly (l2_cpu2_flsh_ls_wr_l2_dly), + .l2_cpu2_flsh_ls_wr_l4_dly (l2_cpu2_flsh_ls_wr_l4_dly), + .l2_cpu2_flsh_tw_rd_l4_dly (l2_cpu2_flsh_tw_rd_l4_dly), + .l2_cpu2_ibufid_r1 (l2_cpu2_ibufid_r1[1:0]), + .l2_cpu2_ic_barrier_stall_q (l2_cpu2_ic_barrier_stall_q), + .l2_cpu2_ic_base (l2_cpu2_ic_base[43:18]), + .l2_cpu2_ic_vld_skid (l2_cpu2_ic_vld_skid), + .l2_cpu2_idata_r2 (l2_cpu2_idata_r2[127:0]), + .l2_cpu2_idbl_ecc_err_r3 (l2_cpu2_idbl_ecc_err_r3), + .l2_cpu2_idle_block_reqs_q (l2_cpu2_idle_block_reqs_q), + .l2_cpu2_iext_err_r2 (l2_cpu2_iext_err_r2), + .l2_cpu2_iext_err_type_r2 (l2_cpu2_iext_err_type_r2), + .l2_cpu2_if_ccb_clken_c3 (l2_cpu2_if_ccb_clken_c3), + .l2_cpu2_if_ccb_req_c3 (l2_cpu2_if_ccb_req_c3), + .l2_cpu2_if_sync_req (l2_cpu2_if_sync_req), + .l2_cpu2_ifq_haz_pending (l2_cpu2_ifq_haz_pending), + .l2_cpu2_isngl_ecc_err_r3 (l2_cpu2_isngl_ecc_err_r3), + .l2_cpu2_ivalid_r1 (l2_cpu2_ivalid_r1), + .l2_cpu2_l2_cache_size (l2_cpu2_l2_cache_size[1:0]), + .l2_cpu2_lrq_haz_pending (l2_cpu2_lrq_haz_pending), + .l2_cpu2_ls_ccb_clken_c3 (l2_cpu2_ls_ccb_clken_c3), + .l2_cpu2_ls_ccb_req_c3 (l2_cpu2_ls_ccb_req_c3), + .l2_cpu2_ls_peq_coll_l4_dly (l2_cpu2_ls_peq_coll_l4_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_sync_req (l2_cpu2_ls_sync_req), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_mbist1_addr_b1 (l2_cpu2_mbist1_addr_b1[12:0]), + .l2_cpu2_mbist1_all_b1 (l2_cpu2_mbist1_all_b1), + .l2_cpu2_mbist1_array_b1 (l2_cpu2_mbist1_array_b1[3:0]), + .l2_cpu2_mbist1_be_b1 (l2_cpu2_mbist1_be_b1[7:0]), + .l2_cpu2_mbist1_en_b1 (l2_cpu2_mbist1_en_b1), + .l2_cpu2_mbist1_rd_en_b1 (l2_cpu2_mbist1_rd_en_b1), + .l2_cpu2_mbist1_wr_en_b1 (l2_cpu2_mbist1_wr_en_b1), + .l2_cpu2_no_intctrl (l2_cpu2_no_intctrl), + .l2_cpu2_pf_rd_vld_skid_popped (l2_cpu2_pf_rd_vld_skid_popped), + .l2_cpu2_pf_throttle_q (l2_cpu2_pf_throttle_q), + .l2_cpu2_pmu_events (l2_cpu2_pmu_events[33:0]), + .l2_cpu2_rbufid (l2_cpu2_rbufid[2:0]), + .l2_cpu2_rd_arb (l2_cpu2_rd_arb), + .l2_cpu2_rd_vld_skid (l2_cpu2_rd_vld_skid), + .l2_cpu2_rexfail (l2_cpu2_rexfail), + .l2_cpu2_rstate (l2_cpu2_rstate[1:0]), + .l2_cpu2_rvalid (l2_cpu2_rvalid), + .l2_cpu2_snp_active (l2_cpu2_snp_active), + .l2_cpu2_spec_bufid (l2_cpu2_spec_bufid[2:0]), + .l2_cpu2_spec_valid (l2_cpu2_spec_valid), + .l2_cpu2_spr_rd_data (l2_cpu2_spr_rd_data[63:0]), + .l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_tbw_dbl_ecc_err (l2_cpu2_tbw_dbl_ecc_err), + .l2_cpu2_tbw_desc_data (l2_cpu2_tbw_desc_data[63:0]), + .l2_cpu2_tbw_desc_vld (l2_cpu2_tbw_desc_vld), + .l2_cpu2_tbw_ext_err (l2_cpu2_tbw_ext_err), + .l2_cpu2_tbw_ext_err_type (l2_cpu2_tbw_ext_err_type), + .l2_cpu2_tlb_ccb_clken_c3 (l2_cpu2_tlb_ccb_clken_c3), + .l2_cpu2_tlb_ccb_req_c3 (l2_cpu2_tlb_ccb_req_c3), + .l2_cpu2_tlb_sync_complete (l2_cpu2_tlb_sync_complete), + .l2_cpu2_tlb_sync_req (l2_cpu2_tlb_sync_req), + .l2_cpu2_trq_haz_pending (l2_cpu2_trq_haz_pending), + .l2_cpu2_wr_arb (l2_cpu2_wr_arb), + .l2_cpu2_wr_data_stall (l2_cpu2_wr_data_stall), + .l2_cpu2_wr_decerr_q (l2_cpu2_wr_decerr_q), + .l2_cpu2_wr_ex_fail (l2_cpu2_wr_ex_fail), + .l2_cpu2_wr_ex_resp (l2_cpu2_wr_ex_resp), + .l2_cpu2_wr_slverr_q (l2_cpu2_wr_slverr_q), + .l2_cpu2_wr_vld_skid (l2_cpu2_wr_vld_skid), + .l2_cpu2_wrq_haz_pending (l2_cpu2_wrq_haz_pending), + .l2_cpu3_arb_thrshld_timeout_en (l2_cpu3_arb_thrshld_timeout_en), + .l2_cpu3_barrier_done (l2_cpu3_barrier_done), + .l2_cpu3_blk_non_evict_wr (l2_cpu3_blk_non_evict_wr), + .l2_cpu3_ccb_dbg_req_c3 (l2_cpu3_ccb_dbg_req_c3), + .l2_cpu3_ccb_req_addr_c3 (l2_cpu3_ccb_req_addr_c3[48:0]), + .l2_cpu3_ccb_req_id_c3 (l2_cpu3_ccb_req_id_c3[4:0]), + .l2_cpu3_ccb_req_info_c3 (l2_cpu3_ccb_req_info_c3[23:0]), + .l2_cpu3_ccb_req_type_c3 (l2_cpu3_ccb_req_type_c3[8:0]), + .l2_cpu3_cfg_ecc_en (l2_cpu3_cfg_ecc_en), + .l2_cpu3_dbufid_r1 (l2_cpu3_dbufid_r1[2:0]), + .l2_cpu3_ddata_r2 (l2_cpu3_ddata_r2[129:0]), + .l2_cpu3_ddbl_ecc_err_r3 (l2_cpu3_ddbl_ecc_err_r3), + .l2_cpu3_dext_err_r2 (l2_cpu3_dext_err_r2), + .l2_cpu3_dext_err_type_r2 (l2_cpu3_dext_err_type_r2), + .l2_cpu3_disable_clean_evict_opt (l2_cpu3_disable_clean_evict_opt), + .l2_cpu3_dlast_r1 (l2_cpu3_dlast_r1), + .l2_cpu3_dsngl_ecc_err_r3 (l2_cpu3_dsngl_ecc_err_r3), + .l2_cpu3_dsq_clr_id_q (l2_cpu3_dsq_clr_id_q[3:0]), + .l2_cpu3_dsq_clr_vld_q (l2_cpu3_dsq_clr_vld_q), + .l2_cpu3_dsq_rd_buf_id (l2_cpu3_dsq_rd_buf_id[3:0]), + .l2_cpu3_dsq_rd_en (l2_cpu3_dsq_rd_en), + .l2_cpu3_dsq_rd_en_x2 (l2_cpu3_dsq_rd_en_x2), + .l2_cpu3_dvalid_r1 (l2_cpu3_dvalid_r1), + .l2_cpu3_flsh_if_rd_id_l4_dly (l2_cpu3_flsh_if_rd_id_l4_dly[1:0]), + .l2_cpu3_flsh_if_rd_l4_dly (l2_cpu3_flsh_if_rd_l4_dly), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_rd_id_l2_dly (l2_cpu3_flsh_ls_rd_id_l2_dly[2:0]), + .l2_cpu3_flsh_ls_rd_id_l4_dly (l2_cpu3_flsh_ls_rd_id_l4_dly[2:0]), + .l2_cpu3_flsh_ls_rd_l2_dly (l2_cpu3_flsh_ls_rd_l2_dly), + .l2_cpu3_flsh_ls_rd_l4_dly (l2_cpu3_flsh_ls_rd_l4_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_evict_l4_dly (l2_cpu3_flsh_ls_wr_evict_l4_dly), + .l2_cpu3_flsh_ls_wr_id_l2_dly (l2_cpu3_flsh_ls_wr_id_l2_dly[3:0]), + .l2_cpu3_flsh_ls_wr_id_l4_dly (l2_cpu3_flsh_ls_wr_id_l4_dly[3:0]), + .l2_cpu3_flsh_ls_wr_l2_dly (l2_cpu3_flsh_ls_wr_l2_dly), + .l2_cpu3_flsh_ls_wr_l4_dly (l2_cpu3_flsh_ls_wr_l4_dly), + .l2_cpu3_flsh_tw_rd_l4_dly (l2_cpu3_flsh_tw_rd_l4_dly), + .l2_cpu3_ibufid_r1 (l2_cpu3_ibufid_r1[1:0]), + .l2_cpu3_ic_barrier_stall_q (l2_cpu3_ic_barrier_stall_q), + .l2_cpu3_ic_base (l2_cpu3_ic_base[43:18]), + .l2_cpu3_ic_vld_skid (l2_cpu3_ic_vld_skid), + .l2_cpu3_idata_r2 (l2_cpu3_idata_r2[127:0]), + .l2_cpu3_idbl_ecc_err_r3 (l2_cpu3_idbl_ecc_err_r3), + .l2_cpu3_idle_block_reqs_q (l2_cpu3_idle_block_reqs_q), + .l2_cpu3_iext_err_r2 (l2_cpu3_iext_err_r2), + .l2_cpu3_iext_err_type_r2 (l2_cpu3_iext_err_type_r2), + .l2_cpu3_if_ccb_clken_c3 (l2_cpu3_if_ccb_clken_c3), + .l2_cpu3_if_ccb_req_c3 (l2_cpu3_if_ccb_req_c3), + .l2_cpu3_if_sync_req (l2_cpu3_if_sync_req), + .l2_cpu3_ifq_haz_pending (l2_cpu3_ifq_haz_pending), + .l2_cpu3_isngl_ecc_err_r3 (l2_cpu3_isngl_ecc_err_r3), + .l2_cpu3_ivalid_r1 (l2_cpu3_ivalid_r1), + .l2_cpu3_l2_cache_size (l2_cpu3_l2_cache_size[1:0]), + .l2_cpu3_lrq_haz_pending (l2_cpu3_lrq_haz_pending), + .l2_cpu3_ls_ccb_clken_c3 (l2_cpu3_ls_ccb_clken_c3), + .l2_cpu3_ls_ccb_req_c3 (l2_cpu3_ls_ccb_req_c3), + .l2_cpu3_ls_peq_coll_l4_dly (l2_cpu3_ls_peq_coll_l4_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_sync_req (l2_cpu3_ls_sync_req), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_mbist1_addr_b1 (l2_cpu3_mbist1_addr_b1[12:0]), + .l2_cpu3_mbist1_all_b1 (l2_cpu3_mbist1_all_b1), + .l2_cpu3_mbist1_array_b1 (l2_cpu3_mbist1_array_b1[3:0]), + .l2_cpu3_mbist1_be_b1 (l2_cpu3_mbist1_be_b1[7:0]), + .l2_cpu3_mbist1_en_b1 (l2_cpu3_mbist1_en_b1), + .l2_cpu3_mbist1_rd_en_b1 (l2_cpu3_mbist1_rd_en_b1), + .l2_cpu3_mbist1_wr_en_b1 (l2_cpu3_mbist1_wr_en_b1), + .l2_cpu3_no_intctrl (l2_cpu3_no_intctrl), + .l2_cpu3_pf_rd_vld_skid_popped (l2_cpu3_pf_rd_vld_skid_popped), + .l2_cpu3_pf_throttle_q (l2_cpu3_pf_throttle_q), + .l2_cpu3_pmu_events (l2_cpu3_pmu_events[33:0]), + .l2_cpu3_rbufid (l2_cpu3_rbufid[2:0]), + .l2_cpu3_rd_arb (l2_cpu3_rd_arb), + .l2_cpu3_rd_vld_skid (l2_cpu3_rd_vld_skid), + .l2_cpu3_rexfail (l2_cpu3_rexfail), + .l2_cpu3_rstate (l2_cpu3_rstate[1:0]), + .l2_cpu3_rvalid (l2_cpu3_rvalid), + .l2_cpu3_snp_active (l2_cpu3_snp_active), + .l2_cpu3_spec_bufid (l2_cpu3_spec_bufid[2:0]), + .l2_cpu3_spec_valid (l2_cpu3_spec_valid), + .l2_cpu3_spr_rd_data (l2_cpu3_spr_rd_data[63:0]), + .l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_tbw_dbl_ecc_err (l2_cpu3_tbw_dbl_ecc_err), + .l2_cpu3_tbw_desc_data (l2_cpu3_tbw_desc_data[63:0]), + .l2_cpu3_tbw_desc_vld (l2_cpu3_tbw_desc_vld), + .l2_cpu3_tbw_ext_err (l2_cpu3_tbw_ext_err), + .l2_cpu3_tbw_ext_err_type (l2_cpu3_tbw_ext_err_type), + .l2_cpu3_tlb_ccb_clken_c3 (l2_cpu3_tlb_ccb_clken_c3), + .l2_cpu3_tlb_ccb_req_c3 (l2_cpu3_tlb_ccb_req_c3), + .l2_cpu3_tlb_sync_complete (l2_cpu3_tlb_sync_complete), + .l2_cpu3_tlb_sync_req (l2_cpu3_tlb_sync_req), + .l2_cpu3_trq_haz_pending (l2_cpu3_trq_haz_pending), + .l2_cpu3_wr_arb (l2_cpu3_wr_arb), + .l2_cpu3_wr_data_stall (l2_cpu3_wr_data_stall), + .l2_cpu3_wr_decerr_q (l2_cpu3_wr_decerr_q), + .l2_cpu3_wr_ex_fail (l2_cpu3_wr_ex_fail), + .l2_cpu3_wr_ex_resp (l2_cpu3_wr_ex_resp), + .l2_cpu3_wr_slverr_q (l2_cpu3_wr_slverr_q), + .l2_cpu3_wr_vld_skid (l2_cpu3_wr_vld_skid), + .l2_cpu3_wrq_haz_pending (l2_cpu3_wrq_haz_pending), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_idle (l2_idle), + .l2_mbist1_en_b1 (l2_mbist1_en_b1[`MAIA_CN:0]), + .l2_mbist2_tbnk0_snp0_outdata_b2 (l2_mbist2_tbnk0_snp0_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp0_outdata_vld_b2 (l2_mbist2_tbnk0_snp0_outdata_vld_b2), + .l2_mbist2_tbnk0_snp1_outdata_b2 (l2_mbist2_tbnk0_snp1_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp1_outdata_vld_b2 (l2_mbist2_tbnk0_snp1_outdata_vld_b2), + .l2_mbist2_tbnk0_snp2_outdata_b2 (l2_mbist2_tbnk0_snp2_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp2_outdata_vld_b2 (l2_mbist2_tbnk0_snp2_outdata_vld_b2), + .l2_mbist2_tbnk0_snp3_outdata_b2 (l2_mbist2_tbnk0_snp3_outdata_b2[79:0]), + .l2_mbist2_tbnk0_snp3_outdata_vld_b2 (l2_mbist2_tbnk0_snp3_outdata_vld_b2), + .l2_mbist2_tbnk1_snp0_outdata_b2 (l2_mbist2_tbnk1_snp0_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp0_outdata_vld_b2 (l2_mbist2_tbnk1_snp0_outdata_vld_b2), + .l2_mbist2_tbnk1_snp1_outdata_b2 (l2_mbist2_tbnk1_snp1_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp1_outdata_vld_b2 (l2_mbist2_tbnk1_snp1_outdata_vld_b2), + .l2_mbist2_tbnk1_snp2_outdata_b2 (l2_mbist2_tbnk1_snp2_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp2_outdata_vld_b2 (l2_mbist2_tbnk1_snp2_outdata_vld_b2), + .l2_mbist2_tbnk1_snp3_outdata_b2 (l2_mbist2_tbnk1_snp3_outdata_b2[79:0]), + .l2_mbist2_tbnk1_snp3_outdata_vld_b2 (l2_mbist2_tbnk1_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_p_addr (l2_p_addr[13:0]), + .l2_p_cpu (l2_p_cpu[1:0]), + .l2_p_nsecure (l2_p_nsecure), + .l2_p_sel (l2_p_sel[2:0]), + .l2_p_wdata (l2_p_wdata[31:0]), + .l2_p_write (l2_p_write), + .l2_reset3 (l2_reset3), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_sky_link_stopped (l2_sky_link_stopped), + .l2_tbnk0_addr_l1 (l2_tbnk0_addr_l1[44:0]), + .l2_tbnk0_asq_cmp_evict_l3_q (l2_tbnk0_asq_cmp_evict_l3_q), + .l2_tbnk0_asq_full_flsh (l2_tbnk0_asq_full_flsh), + .l2_tbnk0_asq_nc_so_dev_limit (l2_tbnk0_asq_nc_so_dev_limit), + .l2_tbnk0_cache_attr_l1 (l2_tbnk0_cache_attr_l1[2:0]), + .l2_tbnk0_cfg_ecc_en (l2_tbnk0_cfg_ecc_en), + .l2_tbnk0_cpu0_ifq_clr_l4_dly2_q (l2_tbnk0_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu0_lrq_clr_l4_dly2_q (l2_tbnk0_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu0_peq_full_q (l2_tbnk0_cpu0_peq_full_q), + .l2_tbnk0_cpu0_peq_hit_q (l2_tbnk0_cpu0_peq_hit_q), + .l2_tbnk0_cpu0_peq_self_evict_l3_q (l2_tbnk0_cpu0_peq_self_evict_l3_q), + .l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu0_snp_hit_e_l3 (l2_tbnk0_cpu0_snp_hit_e_l3), + .l2_tbnk0_cpu0_snp_hit_s_l3 (l2_tbnk0_cpu0_snp_hit_s_l3), + .l2_tbnk0_cpu0_snp_setway_addr_l3 (l2_tbnk0_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu0_trq_clr_l4_dly2_q (l2_tbnk0_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu0_wrq_clr_l4_dly2_q (l2_tbnk0_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu1_ifq_clr_l4_dly2_q (l2_tbnk0_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu1_lrq_clr_l4_dly2_q (l2_tbnk0_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu1_peq_full_q (l2_tbnk0_cpu1_peq_full_q), + .l2_tbnk0_cpu1_peq_hit_q (l2_tbnk0_cpu1_peq_hit_q), + .l2_tbnk0_cpu1_peq_self_evict_l3_q (l2_tbnk0_cpu1_peq_self_evict_l3_q), + .l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu1_snp_hit_e_l3 (l2_tbnk0_cpu1_snp_hit_e_l3), + .l2_tbnk0_cpu1_snp_hit_s_l3 (l2_tbnk0_cpu1_snp_hit_s_l3), + .l2_tbnk0_cpu1_snp_setway_addr_l3 (l2_tbnk0_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu1_trq_clr_l4_dly2_q (l2_tbnk0_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu1_wrq_clr_l4_dly2_q (l2_tbnk0_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu2_ifq_clr_l4_dly2_q (l2_tbnk0_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu2_lrq_clr_l4_dly2_q (l2_tbnk0_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu2_peq_full_q (l2_tbnk0_cpu2_peq_full_q), + .l2_tbnk0_cpu2_peq_hit_q (l2_tbnk0_cpu2_peq_hit_q), + .l2_tbnk0_cpu2_peq_self_evict_l3_q (l2_tbnk0_cpu2_peq_self_evict_l3_q), + .l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu2_snp_hit_e_l3 (l2_tbnk0_cpu2_snp_hit_e_l3), + .l2_tbnk0_cpu2_snp_hit_s_l3 (l2_tbnk0_cpu2_snp_hit_s_l3), + .l2_tbnk0_cpu2_snp_setway_addr_l3 (l2_tbnk0_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu2_trq_clr_l4_dly2_q (l2_tbnk0_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu2_wrq_clr_l4_dly2_q (l2_tbnk0_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_cpu3_ifq_clr_l4_dly2_q (l2_tbnk0_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk0_cpu3_lrq_clr_l4_dly2_q (l2_tbnk0_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk0_cpu3_peq_full_q (l2_tbnk0_cpu3_peq_full_q), + .l2_tbnk0_cpu3_peq_hit_q (l2_tbnk0_cpu3_peq_hit_q), + .l2_tbnk0_cpu3_peq_self_evict_l3_q (l2_tbnk0_cpu3_peq_self_evict_l3_q), + .l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk0_cpu3_snp_hit_e_l3 (l2_tbnk0_cpu3_snp_hit_e_l3), + .l2_tbnk0_cpu3_snp_hit_s_l3 (l2_tbnk0_cpu3_snp_hit_s_l3), + .l2_tbnk0_cpu3_snp_setway_addr_l3 (l2_tbnk0_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk0_cpu3_trq_clr_l4_dly2_q (l2_tbnk0_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk0_cpu3_wrq_clr_l4_dly2_q (l2_tbnk0_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk0_dirty_l1 (l2_tbnk0_dirty_l1), + .l2_tbnk0_dis_ns_dbg_arr_acc_x2 (l2_tbnk0_dis_ns_dbg_arr_acc_x2), + .l2_tbnk0_excl_l1 (l2_tbnk0_excl_l1), + .l2_tbnk0_feq_alloc_failed_l4 (l2_tbnk0_feq_alloc_failed_l4), + .l2_tbnk0_feq_axi_wr_vld_not_popped (l2_tbnk0_feq_axi_wr_vld_not_popped), + .l2_tbnk0_feq_frc_incl_l3a (l2_tbnk0_feq_frc_incl_l3a[15:0]), + .l2_tbnk0_feq_kill_l3 (l2_tbnk0_feq_kill_l3), + .l2_tbnk0_feq_last_id_q (l2_tbnk0_feq_last_id_q[4:0]), + .l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk0_feq_tbnk_id_update_or_l3 (l2_tbnk0_feq_tbnk_id_update_or_l3), + .l2_tbnk0_id_l1 (l2_tbnk0_id_l1[9:0]), + .l2_tbnk0_init_req_l1 (l2_tbnk0_init_req_l1), + .l2_tbnk0_kill_l2 (l2_tbnk0_kill_l2), + .l2_tbnk0_l2bb_fake_wr_l1 (l2_tbnk0_l2bb_fake_wr_l1), + .l2_tbnk0_l2bb_wr_l1 (l2_tbnk0_l2bb_wr_l1), + .l2_tbnk0_last_qw_l1 (l2_tbnk0_last_qw_l1), + .l2_tbnk0_lock_l1 (l2_tbnk0_lock_l1[2:0]), + .l2_tbnk0_page_attr_l1 (l2_tbnk0_page_attr_l1[9:0]), + .l2_tbnk0_partial_dw_wr_l1 (l2_tbnk0_partial_dw_wr_l1), + .l2_tbnk0_pf_hazard_l3 (l2_tbnk0_pf_hazard_l3), + .l2_tbnk0_prfm_l1 (l2_tbnk0_prfm_l1), + .l2_tbnk0_prot_l1 (l2_tbnk0_prot_l1[3:0]), + .l2_tbnk0_qw_cnt_l1 (l2_tbnk0_qw_cnt_l1[1:0]), + .l2_tbnk0_rd_fail_hazchk_feq_l3 (l2_tbnk0_rd_fail_hazchk_feq_l3), + .l2_tbnk0_rwvic_axi_read_err_l1 (l2_tbnk0_rwvic_axi_read_err_l1), + .l2_tbnk0_rwvic_ccb_ls_xfer_l1 (l2_tbnk0_rwvic_ccb_ls_xfer_l1), + .l2_tbnk0_rwvic_ccb_way_l1 (l2_tbnk0_rwvic_ccb_way_l1[3:0]), + .l2_tbnk0_rwvic_cmo_clean_l1 (l2_tbnk0_rwvic_cmo_clean_l1), + .l2_tbnk0_rwvic_cmo_inv_l1 (l2_tbnk0_rwvic_cmo_inv_l1), + .l2_tbnk0_rwvic_cmo_pou_l1 (l2_tbnk0_rwvic_cmo_pou_l1), + .l2_tbnk0_rwvic_cmo_setway_l1 (l2_tbnk0_rwvic_cmo_setway_l1), + .l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk0_rwvic_cpu_fb_id_l1 (l2_tbnk0_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk0_rwvic_cpu_id_dcd_l1 (l2_tbnk0_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk0_rwvic_feq_cmp_l3_q (l2_tbnk0_rwvic_feq_cmp_l3_q), + .l2_tbnk0_rwvic_frc_l2hit_fwd_l1 (l2_tbnk0_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk0_rwvic_l2hit_e_l1 (l2_tbnk0_rwvic_l2hit_e_l1), + .l2_tbnk0_rwvic_mesi_sh_l1 (l2_tbnk0_rwvic_mesi_sh_l1), + .l2_tbnk0_rwvic_owner_l1 (l2_tbnk0_rwvic_owner_l1[2:0]), + .l2_tbnk0_rwvic_snp_clr_dirty_l1 (l2_tbnk0_rwvic_snp_clr_dirty_l1), + .l2_tbnk0_rwvic_snp_inv_l1 (l2_tbnk0_rwvic_snp_inv_l1), + .l2_tbnk0_rwvic_snp_l1 (l2_tbnk0_rwvic_snp_l1), + .l2_tbnk0_rwvic_type_l1 (l2_tbnk0_rwvic_type_l1[3:0]), + .l2_tbnk0_rwvic_wa_l1 (l2_tbnk0_rwvic_wa_l1), + .l2_tbnk0_sel_l1 (l2_tbnk0_sel_l1[13:0]), + .l2_tbnk0_size_l1 (l2_tbnk0_size_l1[2:0]), + .l2_tbnk0_snp_byp_peq_haz_pending_q (l2_tbnk0_snp_byp_peq_haz_pending_q), + .l2_tbnk0_snp_dvm_cmpl_l1 (l2_tbnk0_snp_dvm_cmpl_l1), + .l2_tbnk0_snp_hit_feq_evict_l4_dly (l2_tbnk0_snp_hit_feq_evict_l4_dly), + .l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk0_sync_l1 (l2_tbnk0_sync_l1), + .l2_tbnk0_type_l1 (l2_tbnk0_type_l1[6:0]), + .l2_tbnk0_ulen_l1 (l2_tbnk0_ulen_l1[1:0]), + .l2_tbnk0_way_l1 (l2_tbnk0_way_l1), + .l2_tbnk0_wr_data_l3a_q (l2_tbnk0_wr_data_l3a_q[127:0]), + .l2_tbnk0_wr_err_l1 (l2_tbnk0_wr_err_l1), + .l2_tbnk0_wr_fail_feq_full_l3 (l2_tbnk0_wr_fail_feq_full_l3), + .l2_tbnk0_wr_fail_hazchk_feq_l3 (l2_tbnk0_wr_fail_hazchk_feq_l3), + .l2_tbnk0_wr_non_crit_id_l1 (l2_tbnk0_wr_non_crit_id_l1[11:0]), + .l2_tbnk0_wr_strb_mask_l3a_q (l2_tbnk0_wr_strb_mask_l3a_q[15:0]), + .l2_tbnk1_addr_l1 (l2_tbnk1_addr_l1[44:0]), + .l2_tbnk1_asq_cmp_evict_l3_q (l2_tbnk1_asq_cmp_evict_l3_q), + .l2_tbnk1_asq_full_flsh (l2_tbnk1_asq_full_flsh), + .l2_tbnk1_asq_nc_so_dev_limit (l2_tbnk1_asq_nc_so_dev_limit), + .l2_tbnk1_cache_attr_l1 (l2_tbnk1_cache_attr_l1[2:0]), + .l2_tbnk1_cfg_ecc_en (l2_tbnk1_cfg_ecc_en), + .l2_tbnk1_cpu0_ifq_clr_l4_dly2_q (l2_tbnk1_cpu0_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu0_lrq_clr_l4_dly2_q (l2_tbnk1_cpu0_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu0_peq_full_q (l2_tbnk1_cpu0_peq_full_q), + .l2_tbnk1_cpu0_peq_hit_q (l2_tbnk1_cpu0_peq_hit_q), + .l2_tbnk1_cpu0_peq_self_evict_l3_q (l2_tbnk1_cpu0_peq_self_evict_l3_q), + .l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu0_snp_hit_e_l3 (l2_tbnk1_cpu0_snp_hit_e_l3), + .l2_tbnk1_cpu0_snp_hit_s_l3 (l2_tbnk1_cpu0_snp_hit_s_l3), + .l2_tbnk1_cpu0_snp_setway_addr_l3 (l2_tbnk1_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu0_trq_clr_l4_dly2_q (l2_tbnk1_cpu0_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu0_wrq_clr_l4_dly2_q (l2_tbnk1_cpu0_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu1_ifq_clr_l4_dly2_q (l2_tbnk1_cpu1_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu1_lrq_clr_l4_dly2_q (l2_tbnk1_cpu1_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu1_peq_full_q (l2_tbnk1_cpu1_peq_full_q), + .l2_tbnk1_cpu1_peq_hit_q (l2_tbnk1_cpu1_peq_hit_q), + .l2_tbnk1_cpu1_peq_self_evict_l3_q (l2_tbnk1_cpu1_peq_self_evict_l3_q), + .l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu1_snp_hit_e_l3 (l2_tbnk1_cpu1_snp_hit_e_l3), + .l2_tbnk1_cpu1_snp_hit_s_l3 (l2_tbnk1_cpu1_snp_hit_s_l3), + .l2_tbnk1_cpu1_snp_setway_addr_l3 (l2_tbnk1_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu1_trq_clr_l4_dly2_q (l2_tbnk1_cpu1_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu1_wrq_clr_l4_dly2_q (l2_tbnk1_cpu1_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu2_ifq_clr_l4_dly2_q (l2_tbnk1_cpu2_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu2_lrq_clr_l4_dly2_q (l2_tbnk1_cpu2_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu2_peq_full_q (l2_tbnk1_cpu2_peq_full_q), + .l2_tbnk1_cpu2_peq_hit_q (l2_tbnk1_cpu2_peq_hit_q), + .l2_tbnk1_cpu2_peq_self_evict_l3_q (l2_tbnk1_cpu2_peq_self_evict_l3_q), + .l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu2_snp_hit_e_l3 (l2_tbnk1_cpu2_snp_hit_e_l3), + .l2_tbnk1_cpu2_snp_hit_s_l3 (l2_tbnk1_cpu2_snp_hit_s_l3), + .l2_tbnk1_cpu2_snp_setway_addr_l3 (l2_tbnk1_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu2_trq_clr_l4_dly2_q (l2_tbnk1_cpu2_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu2_wrq_clr_l4_dly2_q (l2_tbnk1_cpu2_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_cpu3_ifq_clr_l4_dly2_q (l2_tbnk1_cpu3_ifq_clr_l4_dly2_q[2:0]), + .l2_tbnk1_cpu3_lrq_clr_l4_dly2_q (l2_tbnk1_cpu3_lrq_clr_l4_dly2_q[3:0]), + .l2_tbnk1_cpu3_peq_full_q (l2_tbnk1_cpu3_peq_full_q), + .l2_tbnk1_cpu3_peq_hit_q (l2_tbnk1_cpu3_peq_hit_q), + .l2_tbnk1_cpu3_peq_self_evict_l3_q (l2_tbnk1_cpu3_peq_self_evict_l3_q), + .l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk1_cpu3_snp_hit_e_l3 (l2_tbnk1_cpu3_snp_hit_e_l3), + .l2_tbnk1_cpu3_snp_hit_s_l3 (l2_tbnk1_cpu3_snp_hit_s_l3), + .l2_tbnk1_cpu3_snp_setway_addr_l3 (l2_tbnk1_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk1_cpu3_trq_clr_l4_dly2_q (l2_tbnk1_cpu3_trq_clr_l4_dly2_q), + .l2_tbnk1_cpu3_wrq_clr_l4_dly2_q (l2_tbnk1_cpu3_wrq_clr_l4_dly2_q[5:0]), + .l2_tbnk1_dirty_l1 (l2_tbnk1_dirty_l1), + .l2_tbnk1_dis_ns_dbg_arr_acc_x2 (l2_tbnk1_dis_ns_dbg_arr_acc_x2), + .l2_tbnk1_excl_l1 (l2_tbnk1_excl_l1), + .l2_tbnk1_feq_alloc_failed_l4 (l2_tbnk1_feq_alloc_failed_l4), + .l2_tbnk1_feq_axi_wr_vld_not_popped (l2_tbnk1_feq_axi_wr_vld_not_popped), + .l2_tbnk1_feq_frc_incl_l3a (l2_tbnk1_feq_frc_incl_l3a[15:0]), + .l2_tbnk1_feq_kill_l3 (l2_tbnk1_feq_kill_l3), + .l2_tbnk1_feq_last_id_q (l2_tbnk1_feq_last_id_q[4:0]), + .l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk1_feq_tbnk_id_update_or_l3 (l2_tbnk1_feq_tbnk_id_update_or_l3), + .l2_tbnk1_id_l1 (l2_tbnk1_id_l1[9:0]), + .l2_tbnk1_init_req_l1 (l2_tbnk1_init_req_l1), + .l2_tbnk1_kill_l2 (l2_tbnk1_kill_l2), + .l2_tbnk1_l2bb_fake_wr_l1 (l2_tbnk1_l2bb_fake_wr_l1), + .l2_tbnk1_l2bb_wr_l1 (l2_tbnk1_l2bb_wr_l1), + .l2_tbnk1_last_qw_l1 (l2_tbnk1_last_qw_l1), + .l2_tbnk1_lock_l1 (l2_tbnk1_lock_l1[2:0]), + .l2_tbnk1_page_attr_l1 (l2_tbnk1_page_attr_l1[9:0]), + .l2_tbnk1_partial_dw_wr_l1 (l2_tbnk1_partial_dw_wr_l1), + .l2_tbnk1_pf_hazard_l3 (l2_tbnk1_pf_hazard_l3), + .l2_tbnk1_prfm_l1 (l2_tbnk1_prfm_l1), + .l2_tbnk1_prot_l1 (l2_tbnk1_prot_l1[3:0]), + .l2_tbnk1_qw_cnt_l1 (l2_tbnk1_qw_cnt_l1[1:0]), + .l2_tbnk1_rd_fail_hazchk_feq_l3 (l2_tbnk1_rd_fail_hazchk_feq_l3), + .l2_tbnk1_rwvic_axi_read_err_l1 (l2_tbnk1_rwvic_axi_read_err_l1), + .l2_tbnk1_rwvic_ccb_ls_xfer_l1 (l2_tbnk1_rwvic_ccb_ls_xfer_l1), + .l2_tbnk1_rwvic_ccb_way_l1 (l2_tbnk1_rwvic_ccb_way_l1[3:0]), + .l2_tbnk1_rwvic_cmo_clean_l1 (l2_tbnk1_rwvic_cmo_clean_l1), + .l2_tbnk1_rwvic_cmo_inv_l1 (l2_tbnk1_rwvic_cmo_inv_l1), + .l2_tbnk1_rwvic_cmo_pou_l1 (l2_tbnk1_rwvic_cmo_pou_l1), + .l2_tbnk1_rwvic_cmo_setway_l1 (l2_tbnk1_rwvic_cmo_setway_l1), + .l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk1_rwvic_cpu_fb_id_l1 (l2_tbnk1_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk1_rwvic_cpu_id_dcd_l1 (l2_tbnk1_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk1_rwvic_feq_cmp_l3_q (l2_tbnk1_rwvic_feq_cmp_l3_q), + .l2_tbnk1_rwvic_frc_l2hit_fwd_l1 (l2_tbnk1_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk1_rwvic_l2hit_e_l1 (l2_tbnk1_rwvic_l2hit_e_l1), + .l2_tbnk1_rwvic_mesi_sh_l1 (l2_tbnk1_rwvic_mesi_sh_l1), + .l2_tbnk1_rwvic_owner_l1 (l2_tbnk1_rwvic_owner_l1[2:0]), + .l2_tbnk1_rwvic_snp_clr_dirty_l1 (l2_tbnk1_rwvic_snp_clr_dirty_l1), + .l2_tbnk1_rwvic_snp_inv_l1 (l2_tbnk1_rwvic_snp_inv_l1), + .l2_tbnk1_rwvic_snp_l1 (l2_tbnk1_rwvic_snp_l1), + .l2_tbnk1_rwvic_type_l1 (l2_tbnk1_rwvic_type_l1[3:0]), + .l2_tbnk1_rwvic_wa_l1 (l2_tbnk1_rwvic_wa_l1), + .l2_tbnk1_sel_l1 (l2_tbnk1_sel_l1[13:0]), + .l2_tbnk1_size_l1 (l2_tbnk1_size_l1[2:0]), + .l2_tbnk1_snp_byp_peq_haz_pending_q (l2_tbnk1_snp_byp_peq_haz_pending_q), + .l2_tbnk1_snp_dvm_cmpl_l1 (l2_tbnk1_snp_dvm_cmpl_l1), + .l2_tbnk1_snp_hit_feq_evict_l4_dly (l2_tbnk1_snp_hit_feq_evict_l4_dly), + .l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk1_sync_l1 (l2_tbnk1_sync_l1), + .l2_tbnk1_type_l1 (l2_tbnk1_type_l1[6:0]), + .l2_tbnk1_ulen_l1 (l2_tbnk1_ulen_l1[1:0]), + .l2_tbnk1_way_l1 (l2_tbnk1_way_l1), + .l2_tbnk1_wr_data_l3a_q (l2_tbnk1_wr_data_l3a_q[127:0]), + .l2_tbnk1_wr_err_l1 (l2_tbnk1_wr_err_l1), + .l2_tbnk1_wr_fail_feq_full_l3 (l2_tbnk1_wr_fail_feq_full_l3), + .l2_tbnk1_wr_fail_hazchk_feq_l3 (l2_tbnk1_wr_fail_hazchk_feq_l3), + .l2_tbnk1_wr_non_crit_id_l1 (l2_tbnk1_wr_non_crit_id_l1[11:0]), + .l2_tbnk1_wr_strb_mask_l3a_q (l2_tbnk1_wr_strb_mask_l3a_q[15:0]), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .nEXTERRIRQ (nEXTERRIRQ), + .nINTERRIRQ (nINTERRIRQ), + + // inputs + .ACLKENS (ACLKENS), + .ARADDRS (ARADDRS[43:0]), + .ARCACHES (ARCACHES[3:0]), + .ARIDS (ARIDS[4:0]), + .ARLENS (ARLENS[7:0]), + .ARPROTS (ARPROTS[2:0]), + .ARUSERS (ARUSERS[1:0]), + .ARVALIDS (ARVALIDS), + .AWADDRS (AWADDRS[43:0]), + .AWCACHES (AWCACHES[3:0]), + .AWIDS (AWIDS[4:0]), + .AWLENS (AWLENS[7:0]), + .AWPROTS (AWPROTS[2:0]), + .AWUSERS (AWUSERS[1:0]), + .AWVALIDS (AWVALIDS), + .BREADYS (BREADYS), + .BROADCASTCACHEMAINT (BROADCASTCACHEMAINT), + .BROADCASTINNER (BROADCASTINNER), + .BROADCASTOUTER (BROADCASTOUTER), + .DBGL1RSTDISABLE (DBGL1RSTDISABLE), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .L2FLUSHREQ (L2FLUSHREQ), + .L2QREQn (L2QREQn), + .L2RSTDISABLE (L2RSTDISABLE), + .MBISTREQ (MBISTREQ), + .NODEID (NODEID[6:0]), + .PERIPHBASE (PERIPHBASE[43:18]), + .RREADYS (RREADYS), + .RXDATFLIT (RXDATFLIT[193:0]), + .RXDATFLITPEND (RXDATFLITPEND), + .RXDATFLITV (RXDATFLITV), + .RXLINKACTIVEREQ (RXLINKACTIVEREQ), + .RXRSPFLIT (RXRSPFLIT[44:0]), + .RXRSPFLITPEND (RXRSPFLITPEND), + .RXRSPFLITV (RXRSPFLITV), + .RXSACTIVE (RXSACTIVE), + .RXSNPFLIT (RXSNPFLIT[64:0]), + .RXSNPFLITPEND (RXSNPFLITPEND), + .RXSNPFLITV (RXSNPFLITV), + .SAMADDRMAP0 (SAMADDRMAP0[1:0]), + .SAMADDRMAP1 (SAMADDRMAP1[1:0]), + .SAMADDRMAP10 (SAMADDRMAP10[1:0]), + .SAMADDRMAP11 (SAMADDRMAP11[1:0]), + .SAMADDRMAP12 (SAMADDRMAP12[1:0]), + .SAMADDRMAP13 (SAMADDRMAP13[1:0]), + .SAMADDRMAP14 (SAMADDRMAP14[1:0]), + .SAMADDRMAP15 (SAMADDRMAP15[1:0]), + .SAMADDRMAP16 (SAMADDRMAP16[1:0]), + .SAMADDRMAP17 (SAMADDRMAP17[1:0]), + .SAMADDRMAP18 (SAMADDRMAP18[1:0]), + .SAMADDRMAP19 (SAMADDRMAP19[1:0]), + .SAMADDRMAP2 (SAMADDRMAP2[1:0]), + .SAMADDRMAP3 (SAMADDRMAP3[1:0]), + .SAMADDRMAP4 (SAMADDRMAP4[1:0]), + .SAMADDRMAP5 (SAMADDRMAP5[1:0]), + .SAMADDRMAP6 (SAMADDRMAP6[1:0]), + .SAMADDRMAP7 (SAMADDRMAP7[1:0]), + .SAMADDRMAP8 (SAMADDRMAP8[1:0]), + .SAMADDRMAP9 (SAMADDRMAP9[1:0]), + .SAMHNF0NODEID (SAMHNF0NODEID[6:0]), + .SAMHNF1NODEID (SAMHNF1NODEID[6:0]), + .SAMHNF2NODEID (SAMHNF2NODEID[6:0]), + .SAMHNF3NODEID (SAMHNF3NODEID[6:0]), + .SAMHNF4NODEID (SAMHNF4NODEID[6:0]), + .SAMHNF5NODEID (SAMHNF5NODEID[6:0]), + .SAMHNF6NODEID (SAMHNF6NODEID[6:0]), + .SAMHNF7NODEID (SAMHNF7NODEID[6:0]), + .SAMHNFMODE (SAMHNFMODE[2:0]), + .SAMHNI0NODEID (SAMHNI0NODEID[6:0]), + .SAMHNI1NODEID (SAMHNI1NODEID[6:0]), + .SAMMNBASE (SAMMNBASE[43:24]), + .SAMMNNODEID (SAMMNNODEID[6:0]), + .SCLKEN (SCLKEN), + .SYSBARDISABLE (SYSBARDISABLE), + .TXDATLCRDV (TXDATLCRDV), + .TXLINKACTIVEACK (TXLINKACTIVEACK), + .TXREQLCRDV (TXREQLCRDV), + .TXRSPLCRDV (TXRSPLCRDV), + .WDATAS (WDATAS[127:0]), + .WLASTS (WLASTS), + .WSTRBS (WSTRBS[15:0]), + .WVALIDS (WVALIDS), + .ck_cpu0_l2_standbywfi (ck_cpu0_l2_standbywfi), + .ck_cpu0_l2_standbywfx (ck_cpu0_l2_standbywfx), + .ck_cpu1_l2_standbywfi (ck_cpu1_l2_standbywfi), + .ck_cpu1_l2_standbywfx (ck_cpu1_l2_standbywfx), + .ck_cpu2_l2_standbywfi (ck_cpu2_l2_standbywfi), + .ck_cpu2_l2_standbywfx (ck_cpu2_l2_standbywfx), + .ck_cpu3_l2_standbywfi (ck_cpu3_l2_standbywfi), + .ck_cpu3_l2_standbywfx (ck_cpu3_l2_standbywfx), + .ck_gclkfr (ck_gclkfr), + .ck_gclkl2 (ck_gclkl2), + .ck_l2_ace_inactive (ck_l2_ace_inactive), + .ck_l2_acp_inactive (ck_l2_acp_inactive), + .ck_l2_sky_link_deactivate (ck_l2_sky_link_deactivate), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_en (ds_cpu0_l2_spr_en), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_en (ds_cpu1_l2_spr_en), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_en (ds_cpu2_l2_spr_en), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_en (ds_cpu3_l2_spr_en), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ic_cpu0_l2_dsb_block (ic_cpu0_l2_dsb_block), + .ic_cpu0_spr_rd_data (ic_cpu0_spr_rd_data[63:0]), + .ic_cpu1_l2_dsb_block (ic_cpu1_l2_dsb_block), + .ic_cpu1_spr_rd_data (ic_cpu1_spr_rd_data[63:0]), + .ic_cpu2_l2_dsb_block (ic_cpu2_l2_dsb_block), + .ic_cpu2_spr_rd_data (ic_cpu2_spr_rd_data[63:0]), + .ic_cpu3_l2_dsb_block (ic_cpu3_l2_dsb_block), + .ic_cpu3_spr_rd_data (ic_cpu3_spr_rd_data[63:0]), + .ic_p_rdata (ic_p_rdata[31:0]), + .ic_p_rdata_valid (ic_p_rdata_valid), + .ic_p_ready (ic_p_ready), + .l2_cpu0_dsq_rd_byte_strb_q (l2_cpu0_dsq_rd_byte_strb_q[15:0]), + .l2_cpu0_dsq_rd_data_q (l2_cpu0_dsq_rd_data_q[129:0]), + .l2_cpu0_dt_pmu_evt_en (l2_cpu0_dt_pmu_evt_en), + .l2_cpu0_early_rd_reqe4_e5_q (l2_cpu0_early_rd_reqe4_e5_q), + .l2_cpu0_ic_addr_arb_set (l2_cpu0_ic_addr_arb_set[15:0]), + .l2_cpu0_ic_arb_fast (l2_cpu0_ic_arb_fast), + .l2_cpu0_ic_data_arb_set (l2_cpu0_ic_data_arb_set[31:0]), + .l2_cpu0_ic_elem_size_arb_set (l2_cpu0_ic_elem_size_arb_set[2:0]), + .l2_cpu0_ic_excl_arb_set (l2_cpu0_ic_excl_arb_set), + .l2_cpu0_ic_id_arb_set (l2_cpu0_ic_id_arb_set[2:0]), + .l2_cpu0_ic_ns_arb_set (l2_cpu0_ic_ns_arb_set), + .l2_cpu0_ic_write_arb_set (l2_cpu0_ic_write_arb_set), + .l2_cpu0_idle_wakeup_q (l2_cpu0_idle_wakeup_q), + .l2_cpu0_if_ccb_resp (l2_cpu0_if_ccb_resp), + .l2_cpu0_if_ccb_resp_id (l2_cpu0_if_ccb_resp_id[4:0]), + .l2_cpu0_if_sync_done_q (l2_cpu0_if_sync_done_q), + .l2_cpu0_lrq_haz_clr_id_dcd_q (l2_cpu0_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu0_ls_ccb_data_wr (l2_cpu0_ls_ccb_data_wr), + .l2_cpu0_ls_ccb_resp (l2_cpu0_ls_ccb_resp), + .l2_cpu0_ls_ccb_resp_id (l2_cpu0_ls_ccb_resp_id[4:0]), + .l2_cpu0_ls_rd_haz_id_arb_q (l2_cpu0_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu0_ls_rd_haz_vld_arb_q (l2_cpu0_ls_rd_haz_vld_arb_q), + .l2_cpu0_ls_wr_ccb_id_w2a (l2_cpu0_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu0_ls_wr_data_w2a (l2_cpu0_ls_wr_data_w2a[127:0]), + .l2_cpu0_ls_wr_dirty_w2a (l2_cpu0_ls_wr_dirty_w2a), + .l2_cpu0_ls_wr_err_w2a (l2_cpu0_ls_wr_err_w2a), + .l2_cpu0_ls_wr_haz_id_arb_q (l2_cpu0_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu0_ls_wr_haz_vld_arb_q (l2_cpu0_ls_wr_haz_vld_arb_q), + .l2_cpu0_ls_wr_last_w2a (l2_cpu0_ls_wr_last_w2a), + .l2_cpu0_ls_wr_req_w2a (l2_cpu0_ls_wr_req_w2a), + .l2_cpu0_ls_wr_type_w2a (l2_cpu0_ls_wr_type_w2a[2:0]), + .l2_cpu0_rd_aarch64_arb_set (l2_cpu0_rd_aarch64_arb_set), + .l2_cpu0_rd_addr_arb_set (l2_cpu0_rd_addr_arb_set[44:0]), + .l2_cpu0_rd_arb_fast (l2_cpu0_rd_arb_fast), + .l2_cpu0_rd_asid_arb_set (l2_cpu0_rd_asid_arb_set[15:8]), + .l2_cpu0_rd_bypass_arb_set (l2_cpu0_rd_bypass_arb_set), + .l2_cpu0_rd_bypass_bufid_e5 (l2_cpu0_rd_bypass_bufid_e5[2:0]), + .l2_cpu0_rd_bypass_lrq_id_e5 (l2_cpu0_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu0_rd_bypass_req_can_e5 (l2_cpu0_rd_bypass_req_can_e5), + .l2_cpu0_rd_bypass_way_e5 (l2_cpu0_rd_bypass_way_e5), + .l2_cpu0_rd_cache_attr_arb_set (l2_cpu0_rd_cache_attr_arb_set[2:0]), + .l2_cpu0_rd_elem_size_arb_set (l2_cpu0_rd_elem_size_arb_set[2:0]), + .l2_cpu0_rd_excl_arb_set (l2_cpu0_rd_excl_arb_set), + .l2_cpu0_rd_id_arb_set (l2_cpu0_rd_id_arb_set[4:0]), + .l2_cpu0_rd_lrq_id_arb_set (l2_cpu0_rd_lrq_id_arb_set[2:0]), + .l2_cpu0_rd_page_attr_arb_set (l2_cpu0_rd_page_attr_arb_set[7:0]), + .l2_cpu0_rd_prfm_arb_set (l2_cpu0_rd_prfm_arb_set), + .l2_cpu0_rd_priv_arb_set (l2_cpu0_rd_priv_arb_set), + .l2_cpu0_rd_replayed_arb_set (l2_cpu0_rd_replayed_arb_set), + .l2_cpu0_rd_shared_arb_set (l2_cpu0_rd_shared_arb_set[1:0]), + .l2_cpu0_rd_type_arb_set (l2_cpu0_rd_type_arb_set[6:0]), + .l2_cpu0_rd_va48_arb_set (l2_cpu0_rd_va48_arb_set), + .l2_cpu0_rd_way_arb_set (l2_cpu0_rd_way_arb_set), + .l2_cpu0_tlb_sync_done_q (l2_cpu0_tlb_sync_done_q), + .l2_cpu0_tw_ccb_resp (l2_cpu0_tw_ccb_resp), + .l2_cpu0_tw_ccb_resp_id (l2_cpu0_tw_ccb_resp_id[4:0]), + .l2_cpu0_wr_1st_replayed_arb_set (l2_cpu0_wr_1st_replayed_arb_set), + .l2_cpu0_wr_addr_arb_set (l2_cpu0_wr_addr_arb_set[44:0]), + .l2_cpu0_wr_arb_fast (l2_cpu0_wr_arb_fast), + .l2_cpu0_wr_cache_attr_arb_set (l2_cpu0_wr_cache_attr_arb_set[2:0]), + .l2_cpu0_wr_cl_id_arb_set (l2_cpu0_wr_cl_id_arb_set[11:0]), + .l2_cpu0_wr_clean_evict_arb_set (l2_cpu0_wr_clean_evict_arb_set), + .l2_cpu0_wr_data (l2_cpu0_wr_data[143:0]), + .l2_cpu0_wr_data_vld_x1_q (l2_cpu0_wr_data_vld_x1_q), + .l2_cpu0_wr_dirty_arb_set (l2_cpu0_wr_dirty_arb_set), + .l2_cpu0_wr_elem_size_arb_set (l2_cpu0_wr_elem_size_arb_set[2:0]), + .l2_cpu0_wr_err_arb_set (l2_cpu0_wr_err_arb_set), + .l2_cpu0_wr_evict_x1_q (l2_cpu0_wr_evict_x1_q), + .l2_cpu0_wr_id_arb_set (l2_cpu0_wr_id_arb_set[3:0]), + .l2_cpu0_wr_last_arb_set (l2_cpu0_wr_last_arb_set), + .l2_cpu0_wr_page_attr_arb_set (l2_cpu0_wr_page_attr_arb_set[7:0]), + .l2_cpu0_wr_partial_dw_arb_set (l2_cpu0_wr_partial_dw_arb_set[3:0]), + .l2_cpu0_wr_priv_arb_set (l2_cpu0_wr_priv_arb_set), + .l2_cpu0_wr_shared_arb_set (l2_cpu0_wr_shared_arb_set[1:0]), + .l2_cpu0_wr_type_arb_set (l2_cpu0_wr_type_arb_set[2:0]), + .l2_cpu0_wr_way_arb_set (l2_cpu0_wr_way_arb_set), + .l2_cpu0_wrq_almost_full (l2_cpu0_wrq_almost_full), + .l2_cpu0_wrq_haz_clr_id_dcd_q (l2_cpu0_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu1_dsq_rd_byte_strb_q (l2_cpu1_dsq_rd_byte_strb_q[15:0]), + .l2_cpu1_dsq_rd_data_q (l2_cpu1_dsq_rd_data_q[129:0]), + .l2_cpu1_dt_pmu_evt_en (l2_cpu1_dt_pmu_evt_en), + .l2_cpu1_early_rd_reqe4_e5_q (l2_cpu1_early_rd_reqe4_e5_q), + .l2_cpu1_ic_addr_arb_set (l2_cpu1_ic_addr_arb_set[15:0]), + .l2_cpu1_ic_arb_fast (l2_cpu1_ic_arb_fast), + .l2_cpu1_ic_data_arb_set (l2_cpu1_ic_data_arb_set[31:0]), + .l2_cpu1_ic_elem_size_arb_set (l2_cpu1_ic_elem_size_arb_set[2:0]), + .l2_cpu1_ic_excl_arb_set (l2_cpu1_ic_excl_arb_set), + .l2_cpu1_ic_id_arb_set (l2_cpu1_ic_id_arb_set[2:0]), + .l2_cpu1_ic_ns_arb_set (l2_cpu1_ic_ns_arb_set), + .l2_cpu1_ic_write_arb_set (l2_cpu1_ic_write_arb_set), + .l2_cpu1_idle_wakeup_q (l2_cpu1_idle_wakeup_q), + .l2_cpu1_if_ccb_resp (l2_cpu1_if_ccb_resp), + .l2_cpu1_if_ccb_resp_id (l2_cpu1_if_ccb_resp_id[4:0]), + .l2_cpu1_if_sync_done_q (l2_cpu1_if_sync_done_q), + .l2_cpu1_lrq_haz_clr_id_dcd_q (l2_cpu1_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu1_ls_ccb_data_wr (l2_cpu1_ls_ccb_data_wr), + .l2_cpu1_ls_ccb_resp (l2_cpu1_ls_ccb_resp), + .l2_cpu1_ls_ccb_resp_id (l2_cpu1_ls_ccb_resp_id[4:0]), + .l2_cpu1_ls_rd_haz_id_arb_q (l2_cpu1_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu1_ls_rd_haz_vld_arb_q (l2_cpu1_ls_rd_haz_vld_arb_q), + .l2_cpu1_ls_wr_ccb_id_w2a (l2_cpu1_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu1_ls_wr_data_w2a (l2_cpu1_ls_wr_data_w2a[127:0]), + .l2_cpu1_ls_wr_dirty_w2a (l2_cpu1_ls_wr_dirty_w2a), + .l2_cpu1_ls_wr_err_w2a (l2_cpu1_ls_wr_err_w2a), + .l2_cpu1_ls_wr_haz_id_arb_q (l2_cpu1_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu1_ls_wr_haz_vld_arb_q (l2_cpu1_ls_wr_haz_vld_arb_q), + .l2_cpu1_ls_wr_last_w2a (l2_cpu1_ls_wr_last_w2a), + .l2_cpu1_ls_wr_req_w2a (l2_cpu1_ls_wr_req_w2a), + .l2_cpu1_ls_wr_type_w2a (l2_cpu1_ls_wr_type_w2a[2:0]), + .l2_cpu1_rd_aarch64_arb_set (l2_cpu1_rd_aarch64_arb_set), + .l2_cpu1_rd_addr_arb_set (l2_cpu1_rd_addr_arb_set[44:0]), + .l2_cpu1_rd_arb_fast (l2_cpu1_rd_arb_fast), + .l2_cpu1_rd_asid_arb_set (l2_cpu1_rd_asid_arb_set[15:8]), + .l2_cpu1_rd_bypass_arb_set (l2_cpu1_rd_bypass_arb_set), + .l2_cpu1_rd_bypass_bufid_e5 (l2_cpu1_rd_bypass_bufid_e5[2:0]), + .l2_cpu1_rd_bypass_lrq_id_e5 (l2_cpu1_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu1_rd_bypass_req_can_e5 (l2_cpu1_rd_bypass_req_can_e5), + .l2_cpu1_rd_bypass_way_e5 (l2_cpu1_rd_bypass_way_e5), + .l2_cpu1_rd_cache_attr_arb_set (l2_cpu1_rd_cache_attr_arb_set[2:0]), + .l2_cpu1_rd_elem_size_arb_set (l2_cpu1_rd_elem_size_arb_set[2:0]), + .l2_cpu1_rd_excl_arb_set (l2_cpu1_rd_excl_arb_set), + .l2_cpu1_rd_id_arb_set (l2_cpu1_rd_id_arb_set[4:0]), + .l2_cpu1_rd_lrq_id_arb_set (l2_cpu1_rd_lrq_id_arb_set[2:0]), + .l2_cpu1_rd_page_attr_arb_set (l2_cpu1_rd_page_attr_arb_set[7:0]), + .l2_cpu1_rd_prfm_arb_set (l2_cpu1_rd_prfm_arb_set), + .l2_cpu1_rd_priv_arb_set (l2_cpu1_rd_priv_arb_set), + .l2_cpu1_rd_replayed_arb_set (l2_cpu1_rd_replayed_arb_set), + .l2_cpu1_rd_shared_arb_set (l2_cpu1_rd_shared_arb_set[1:0]), + .l2_cpu1_rd_type_arb_set (l2_cpu1_rd_type_arb_set[6:0]), + .l2_cpu1_rd_va48_arb_set (l2_cpu1_rd_va48_arb_set), + .l2_cpu1_rd_way_arb_set (l2_cpu1_rd_way_arb_set), + .l2_cpu1_tlb_sync_done_q (l2_cpu1_tlb_sync_done_q), + .l2_cpu1_tw_ccb_resp (l2_cpu1_tw_ccb_resp), + .l2_cpu1_tw_ccb_resp_id (l2_cpu1_tw_ccb_resp_id[4:0]), + .l2_cpu1_wr_1st_replayed_arb_set (l2_cpu1_wr_1st_replayed_arb_set), + .l2_cpu1_wr_addr_arb_set (l2_cpu1_wr_addr_arb_set[44:0]), + .l2_cpu1_wr_arb_fast (l2_cpu1_wr_arb_fast), + .l2_cpu1_wr_cache_attr_arb_set (l2_cpu1_wr_cache_attr_arb_set[2:0]), + .l2_cpu1_wr_cl_id_arb_set (l2_cpu1_wr_cl_id_arb_set[11:0]), + .l2_cpu1_wr_clean_evict_arb_set (l2_cpu1_wr_clean_evict_arb_set), + .l2_cpu1_wr_data (l2_cpu1_wr_data[143:0]), + .l2_cpu1_wr_data_vld_x1_q (l2_cpu1_wr_data_vld_x1_q), + .l2_cpu1_wr_dirty_arb_set (l2_cpu1_wr_dirty_arb_set), + .l2_cpu1_wr_elem_size_arb_set (l2_cpu1_wr_elem_size_arb_set[2:0]), + .l2_cpu1_wr_err_arb_set (l2_cpu1_wr_err_arb_set), + .l2_cpu1_wr_evict_x1_q (l2_cpu1_wr_evict_x1_q), + .l2_cpu1_wr_id_arb_set (l2_cpu1_wr_id_arb_set[3:0]), + .l2_cpu1_wr_last_arb_set (l2_cpu1_wr_last_arb_set), + .l2_cpu1_wr_page_attr_arb_set (l2_cpu1_wr_page_attr_arb_set[7:0]), + .l2_cpu1_wr_partial_dw_arb_set (l2_cpu1_wr_partial_dw_arb_set[3:0]), + .l2_cpu1_wr_priv_arb_set (l2_cpu1_wr_priv_arb_set), + .l2_cpu1_wr_shared_arb_set (l2_cpu1_wr_shared_arb_set[1:0]), + .l2_cpu1_wr_type_arb_set (l2_cpu1_wr_type_arb_set[2:0]), + .l2_cpu1_wr_way_arb_set (l2_cpu1_wr_way_arb_set), + .l2_cpu1_wrq_almost_full (l2_cpu1_wrq_almost_full), + .l2_cpu1_wrq_haz_clr_id_dcd_q (l2_cpu1_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu2_dsq_rd_byte_strb_q (l2_cpu2_dsq_rd_byte_strb_q[15:0]), + .l2_cpu2_dsq_rd_data_q (l2_cpu2_dsq_rd_data_q[129:0]), + .l2_cpu2_dt_pmu_evt_en (l2_cpu2_dt_pmu_evt_en), + .l2_cpu2_early_rd_reqe4_e5_q (l2_cpu2_early_rd_reqe4_e5_q), + .l2_cpu2_ic_addr_arb_set (l2_cpu2_ic_addr_arb_set[15:0]), + .l2_cpu2_ic_arb_fast (l2_cpu2_ic_arb_fast), + .l2_cpu2_ic_data_arb_set (l2_cpu2_ic_data_arb_set[31:0]), + .l2_cpu2_ic_elem_size_arb_set (l2_cpu2_ic_elem_size_arb_set[2:0]), + .l2_cpu2_ic_excl_arb_set (l2_cpu2_ic_excl_arb_set), + .l2_cpu2_ic_id_arb_set (l2_cpu2_ic_id_arb_set[2:0]), + .l2_cpu2_ic_ns_arb_set (l2_cpu2_ic_ns_arb_set), + .l2_cpu2_ic_write_arb_set (l2_cpu2_ic_write_arb_set), + .l2_cpu2_idle_wakeup_q (l2_cpu2_idle_wakeup_q), + .l2_cpu2_if_ccb_resp (l2_cpu2_if_ccb_resp), + .l2_cpu2_if_ccb_resp_id (l2_cpu2_if_ccb_resp_id[4:0]), + .l2_cpu2_if_sync_done_q (l2_cpu2_if_sync_done_q), + .l2_cpu2_lrq_haz_clr_id_dcd_q (l2_cpu2_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu2_ls_ccb_data_wr (l2_cpu2_ls_ccb_data_wr), + .l2_cpu2_ls_ccb_resp (l2_cpu2_ls_ccb_resp), + .l2_cpu2_ls_ccb_resp_id (l2_cpu2_ls_ccb_resp_id[4:0]), + .l2_cpu2_ls_rd_haz_id_arb_q (l2_cpu2_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu2_ls_rd_haz_vld_arb_q (l2_cpu2_ls_rd_haz_vld_arb_q), + .l2_cpu2_ls_wr_ccb_id_w2a (l2_cpu2_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu2_ls_wr_data_w2a (l2_cpu2_ls_wr_data_w2a[127:0]), + .l2_cpu2_ls_wr_dirty_w2a (l2_cpu2_ls_wr_dirty_w2a), + .l2_cpu2_ls_wr_err_w2a (l2_cpu2_ls_wr_err_w2a), + .l2_cpu2_ls_wr_haz_id_arb_q (l2_cpu2_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu2_ls_wr_haz_vld_arb_q (l2_cpu2_ls_wr_haz_vld_arb_q), + .l2_cpu2_ls_wr_last_w2a (l2_cpu2_ls_wr_last_w2a), + .l2_cpu2_ls_wr_req_w2a (l2_cpu2_ls_wr_req_w2a), + .l2_cpu2_ls_wr_type_w2a (l2_cpu2_ls_wr_type_w2a[2:0]), + .l2_cpu2_rd_aarch64_arb_set (l2_cpu2_rd_aarch64_arb_set), + .l2_cpu2_rd_addr_arb_set (l2_cpu2_rd_addr_arb_set[44:0]), + .l2_cpu2_rd_arb_fast (l2_cpu2_rd_arb_fast), + .l2_cpu2_rd_asid_arb_set (l2_cpu2_rd_asid_arb_set[15:8]), + .l2_cpu2_rd_bypass_arb_set (l2_cpu2_rd_bypass_arb_set), + .l2_cpu2_rd_bypass_bufid_e5 (l2_cpu2_rd_bypass_bufid_e5[2:0]), + .l2_cpu2_rd_bypass_lrq_id_e5 (l2_cpu2_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu2_rd_bypass_req_can_e5 (l2_cpu2_rd_bypass_req_can_e5), + .l2_cpu2_rd_bypass_way_e5 (l2_cpu2_rd_bypass_way_e5), + .l2_cpu2_rd_cache_attr_arb_set (l2_cpu2_rd_cache_attr_arb_set[2:0]), + .l2_cpu2_rd_elem_size_arb_set (l2_cpu2_rd_elem_size_arb_set[2:0]), + .l2_cpu2_rd_excl_arb_set (l2_cpu2_rd_excl_arb_set), + .l2_cpu2_rd_id_arb_set (l2_cpu2_rd_id_arb_set[4:0]), + .l2_cpu2_rd_lrq_id_arb_set (l2_cpu2_rd_lrq_id_arb_set[2:0]), + .l2_cpu2_rd_page_attr_arb_set (l2_cpu2_rd_page_attr_arb_set[7:0]), + .l2_cpu2_rd_prfm_arb_set (l2_cpu2_rd_prfm_arb_set), + .l2_cpu2_rd_priv_arb_set (l2_cpu2_rd_priv_arb_set), + .l2_cpu2_rd_replayed_arb_set (l2_cpu2_rd_replayed_arb_set), + .l2_cpu2_rd_shared_arb_set (l2_cpu2_rd_shared_arb_set[1:0]), + .l2_cpu2_rd_type_arb_set (l2_cpu2_rd_type_arb_set[6:0]), + .l2_cpu2_rd_va48_arb_set (l2_cpu2_rd_va48_arb_set), + .l2_cpu2_rd_way_arb_set (l2_cpu2_rd_way_arb_set), + .l2_cpu2_tlb_sync_done_q (l2_cpu2_tlb_sync_done_q), + .l2_cpu2_tw_ccb_resp (l2_cpu2_tw_ccb_resp), + .l2_cpu2_tw_ccb_resp_id (l2_cpu2_tw_ccb_resp_id[4:0]), + .l2_cpu2_wr_1st_replayed_arb_set (l2_cpu2_wr_1st_replayed_arb_set), + .l2_cpu2_wr_addr_arb_set (l2_cpu2_wr_addr_arb_set[44:0]), + .l2_cpu2_wr_arb_fast (l2_cpu2_wr_arb_fast), + .l2_cpu2_wr_cache_attr_arb_set (l2_cpu2_wr_cache_attr_arb_set[2:0]), + .l2_cpu2_wr_cl_id_arb_set (l2_cpu2_wr_cl_id_arb_set[11:0]), + .l2_cpu2_wr_clean_evict_arb_set (l2_cpu2_wr_clean_evict_arb_set), + .l2_cpu2_wr_data (l2_cpu2_wr_data[143:0]), + .l2_cpu2_wr_data_vld_x1_q (l2_cpu2_wr_data_vld_x1_q), + .l2_cpu2_wr_dirty_arb_set (l2_cpu2_wr_dirty_arb_set), + .l2_cpu2_wr_elem_size_arb_set (l2_cpu2_wr_elem_size_arb_set[2:0]), + .l2_cpu2_wr_err_arb_set (l2_cpu2_wr_err_arb_set), + .l2_cpu2_wr_evict_x1_q (l2_cpu2_wr_evict_x1_q), + .l2_cpu2_wr_id_arb_set (l2_cpu2_wr_id_arb_set[3:0]), + .l2_cpu2_wr_last_arb_set (l2_cpu2_wr_last_arb_set), + .l2_cpu2_wr_page_attr_arb_set (l2_cpu2_wr_page_attr_arb_set[7:0]), + .l2_cpu2_wr_partial_dw_arb_set (l2_cpu2_wr_partial_dw_arb_set[3:0]), + .l2_cpu2_wr_priv_arb_set (l2_cpu2_wr_priv_arb_set), + .l2_cpu2_wr_shared_arb_set (l2_cpu2_wr_shared_arb_set[1:0]), + .l2_cpu2_wr_type_arb_set (l2_cpu2_wr_type_arb_set[2:0]), + .l2_cpu2_wr_way_arb_set (l2_cpu2_wr_way_arb_set), + .l2_cpu2_wrq_almost_full (l2_cpu2_wrq_almost_full), + .l2_cpu2_wrq_haz_clr_id_dcd_q (l2_cpu2_wrq_haz_clr_id_dcd_q[15:0]), + .l2_cpu3_dsq_rd_byte_strb_q (l2_cpu3_dsq_rd_byte_strb_q[15:0]), + .l2_cpu3_dsq_rd_data_q (l2_cpu3_dsq_rd_data_q[129:0]), + .l2_cpu3_dt_pmu_evt_en (l2_cpu3_dt_pmu_evt_en), + .l2_cpu3_early_rd_reqe4_e5_q (l2_cpu3_early_rd_reqe4_e5_q), + .l2_cpu3_ic_addr_arb_set (l2_cpu3_ic_addr_arb_set[15:0]), + .l2_cpu3_ic_arb_fast (l2_cpu3_ic_arb_fast), + .l2_cpu3_ic_data_arb_set (l2_cpu3_ic_data_arb_set[31:0]), + .l2_cpu3_ic_elem_size_arb_set (l2_cpu3_ic_elem_size_arb_set[2:0]), + .l2_cpu3_ic_excl_arb_set (l2_cpu3_ic_excl_arb_set), + .l2_cpu3_ic_id_arb_set (l2_cpu3_ic_id_arb_set[2:0]), + .l2_cpu3_ic_ns_arb_set (l2_cpu3_ic_ns_arb_set), + .l2_cpu3_ic_write_arb_set (l2_cpu3_ic_write_arb_set), + .l2_cpu3_idle_wakeup_q (l2_cpu3_idle_wakeup_q), + .l2_cpu3_if_ccb_resp (l2_cpu3_if_ccb_resp), + .l2_cpu3_if_ccb_resp_id (l2_cpu3_if_ccb_resp_id[4:0]), + .l2_cpu3_if_sync_done_q (l2_cpu3_if_sync_done_q), + .l2_cpu3_lrq_haz_clr_id_dcd_q (l2_cpu3_lrq_haz_clr_id_dcd_q[5:0]), + .l2_cpu3_ls_ccb_data_wr (l2_cpu3_ls_ccb_data_wr), + .l2_cpu3_ls_ccb_resp (l2_cpu3_ls_ccb_resp), + .l2_cpu3_ls_ccb_resp_id (l2_cpu3_ls_ccb_resp_id[4:0]), + .l2_cpu3_ls_rd_haz_id_arb_q (l2_cpu3_ls_rd_haz_id_arb_q[3:0]), + .l2_cpu3_ls_rd_haz_vld_arb_q (l2_cpu3_ls_rd_haz_vld_arb_q), + .l2_cpu3_ls_wr_ccb_id_w2a (l2_cpu3_ls_wr_ccb_id_w2a[4:0]), + .l2_cpu3_ls_wr_data_w2a (l2_cpu3_ls_wr_data_w2a[127:0]), + .l2_cpu3_ls_wr_dirty_w2a (l2_cpu3_ls_wr_dirty_w2a), + .l2_cpu3_ls_wr_err_w2a (l2_cpu3_ls_wr_err_w2a), + .l2_cpu3_ls_wr_haz_id_arb_q (l2_cpu3_ls_wr_haz_id_arb_q[2:0]), + .l2_cpu3_ls_wr_haz_vld_arb_q (l2_cpu3_ls_wr_haz_vld_arb_q), + .l2_cpu3_ls_wr_last_w2a (l2_cpu3_ls_wr_last_w2a), + .l2_cpu3_ls_wr_req_w2a (l2_cpu3_ls_wr_req_w2a), + .l2_cpu3_ls_wr_type_w2a (l2_cpu3_ls_wr_type_w2a[2:0]), + .l2_cpu3_rd_aarch64_arb_set (l2_cpu3_rd_aarch64_arb_set), + .l2_cpu3_rd_addr_arb_set (l2_cpu3_rd_addr_arb_set[44:0]), + .l2_cpu3_rd_arb_fast (l2_cpu3_rd_arb_fast), + .l2_cpu3_rd_asid_arb_set (l2_cpu3_rd_asid_arb_set[15:8]), + .l2_cpu3_rd_bypass_arb_set (l2_cpu3_rd_bypass_arb_set), + .l2_cpu3_rd_bypass_bufid_e5 (l2_cpu3_rd_bypass_bufid_e5[2:0]), + .l2_cpu3_rd_bypass_lrq_id_e5 (l2_cpu3_rd_bypass_lrq_id_e5[2:0]), + .l2_cpu3_rd_bypass_req_can_e5 (l2_cpu3_rd_bypass_req_can_e5), + .l2_cpu3_rd_bypass_way_e5 (l2_cpu3_rd_bypass_way_e5), + .l2_cpu3_rd_cache_attr_arb_set (l2_cpu3_rd_cache_attr_arb_set[2:0]), + .l2_cpu3_rd_elem_size_arb_set (l2_cpu3_rd_elem_size_arb_set[2:0]), + .l2_cpu3_rd_excl_arb_set (l2_cpu3_rd_excl_arb_set), + .l2_cpu3_rd_id_arb_set (l2_cpu3_rd_id_arb_set[4:0]), + .l2_cpu3_rd_lrq_id_arb_set (l2_cpu3_rd_lrq_id_arb_set[2:0]), + .l2_cpu3_rd_page_attr_arb_set (l2_cpu3_rd_page_attr_arb_set[7:0]), + .l2_cpu3_rd_prfm_arb_set (l2_cpu3_rd_prfm_arb_set), + .l2_cpu3_rd_priv_arb_set (l2_cpu3_rd_priv_arb_set), + .l2_cpu3_rd_replayed_arb_set (l2_cpu3_rd_replayed_arb_set), + .l2_cpu3_rd_shared_arb_set (l2_cpu3_rd_shared_arb_set[1:0]), + .l2_cpu3_rd_type_arb_set (l2_cpu3_rd_type_arb_set[6:0]), + .l2_cpu3_rd_va48_arb_set (l2_cpu3_rd_va48_arb_set), + .l2_cpu3_rd_way_arb_set (l2_cpu3_rd_way_arb_set), + .l2_cpu3_tlb_sync_done_q (l2_cpu3_tlb_sync_done_q), + .l2_cpu3_tw_ccb_resp (l2_cpu3_tw_ccb_resp), + .l2_cpu3_tw_ccb_resp_id (l2_cpu3_tw_ccb_resp_id[4:0]), + .l2_cpu3_wr_1st_replayed_arb_set (l2_cpu3_wr_1st_replayed_arb_set), + .l2_cpu3_wr_addr_arb_set (l2_cpu3_wr_addr_arb_set[44:0]), + .l2_cpu3_wr_arb_fast (l2_cpu3_wr_arb_fast), + .l2_cpu3_wr_cache_attr_arb_set (l2_cpu3_wr_cache_attr_arb_set[2:0]), + .l2_cpu3_wr_cl_id_arb_set (l2_cpu3_wr_cl_id_arb_set[11:0]), + .l2_cpu3_wr_clean_evict_arb_set (l2_cpu3_wr_clean_evict_arb_set), + .l2_cpu3_wr_data (l2_cpu3_wr_data[143:0]), + .l2_cpu3_wr_data_vld_x1_q (l2_cpu3_wr_data_vld_x1_q), + .l2_cpu3_wr_dirty_arb_set (l2_cpu3_wr_dirty_arb_set), + .l2_cpu3_wr_elem_size_arb_set (l2_cpu3_wr_elem_size_arb_set[2:0]), + .l2_cpu3_wr_err_arb_set (l2_cpu3_wr_err_arb_set), + .l2_cpu3_wr_evict_x1_q (l2_cpu3_wr_evict_x1_q), + .l2_cpu3_wr_id_arb_set (l2_cpu3_wr_id_arb_set[3:0]), + .l2_cpu3_wr_last_arb_set (l2_cpu3_wr_last_arb_set), + .l2_cpu3_wr_page_attr_arb_set (l2_cpu3_wr_page_attr_arb_set[7:0]), + .l2_cpu3_wr_partial_dw_arb_set (l2_cpu3_wr_partial_dw_arb_set[3:0]), + .l2_cpu3_wr_priv_arb_set (l2_cpu3_wr_priv_arb_set), + .l2_cpu3_wr_shared_arb_set (l2_cpu3_wr_shared_arb_set[1:0]), + .l2_cpu3_wr_type_arb_set (l2_cpu3_wr_type_arb_set[2:0]), + .l2_cpu3_wr_way_arb_set (l2_cpu3_wr_way_arb_set), + .l2_cpu3_wrq_almost_full (l2_cpu3_wrq_almost_full), + .l2_cpu3_wrq_haz_clr_id_dcd_q (l2_cpu3_wrq_haz_clr_id_dcd_q[15:0]), + .l2_mbist2_tbnk0_addr_b1 (l2_mbist2_tbnk0_addr_b1[16:0]), + .l2_mbist2_tbnk0_all_b1 (l2_mbist2_tbnk0_all_b1), + .l2_mbist2_tbnk0_array_b1 (l2_mbist2_tbnk0_array_b1[2:0]), + .l2_mbist2_tbnk0_be_b1 (l2_mbist2_tbnk0_be_b1[17:0]), + .l2_mbist2_tbnk0_en_b1 (l2_mbist2_tbnk0_en_b1), + .l2_mbist2_tbnk0_indata_b1 (l2_mbist2_tbnk0_indata_b1[143:0]), + .l2_mbist2_tbnk0_outdata_b3 (l2_mbist2_tbnk0_outdata_b3[143:0]), + .l2_mbist2_tbnk0_sel_b1 (l2_mbist2_tbnk0_sel_b1), + .l2_mbist2_tbnk0_snp0_sel_b1 (l2_mbist2_tbnk0_snp0_sel_b1), + .l2_mbist2_tbnk0_snp1_sel_b1 (l2_mbist2_tbnk0_snp1_sel_b1), + .l2_mbist2_tbnk0_snp2_sel_b1 (l2_mbist2_tbnk0_snp2_sel_b1), + .l2_mbist2_tbnk0_snp3_sel_b1 (l2_mbist2_tbnk0_snp3_sel_b1), + .l2_mbist2_tbnk0_wr_en_b1 (l2_mbist2_tbnk0_wr_en_b1), + .l2_mbist2_tbnk1_addr_b1 (l2_mbist2_tbnk1_addr_b1[16:0]), + .l2_mbist2_tbnk1_all_b1 (l2_mbist2_tbnk1_all_b1), + .l2_mbist2_tbnk1_array_b1 (l2_mbist2_tbnk1_array_b1[2:0]), + .l2_mbist2_tbnk1_be_b1 (l2_mbist2_tbnk1_be_b1[17:0]), + .l2_mbist2_tbnk1_en_b1 (l2_mbist2_tbnk1_en_b1), + .l2_mbist2_tbnk1_indata_b1 (l2_mbist2_tbnk1_indata_b1[143:0]), + .l2_mbist2_tbnk1_outdata_b3 (l2_mbist2_tbnk1_outdata_b3[143:0]), + .l2_mbist2_tbnk1_sel_b1 (l2_mbist2_tbnk1_sel_b1), + .l2_mbist2_tbnk1_snp0_sel_b1 (l2_mbist2_tbnk1_snp0_sel_b1), + .l2_mbist2_tbnk1_snp1_sel_b1 (l2_mbist2_tbnk1_snp1_sel_b1), + .l2_mbist2_tbnk1_snp2_sel_b1 (l2_mbist2_tbnk1_snp2_sel_b1), + .l2_mbist2_tbnk1_snp3_sel_b1 (l2_mbist2_tbnk1_snp3_sel_b1), + .l2_mbist2_tbnk1_wr_en_b1 (l2_mbist2_tbnk1_wr_en_b1), + .l2_tbnk0_addr44_l3_q (l2_tbnk0_addr44_l3_q), + .l2_tbnk0_addr_l6 (l2_tbnk0_addr_l6[5:2]), + .l2_tbnk0_all_tag_incl_active_l3 (l2_tbnk0_all_tag_incl_active_l3), + .l2_tbnk0_cmo_setway_l2_inv_incl_l4 (l2_tbnk0_cmo_setway_l2_inv_incl_l4), + .l2_tbnk0_cpu0_ccb_xfer_l4_dly2 (l2_tbnk0_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu0_hit_l4 (l2_tbnk0_cpu0_hit_l4), + .l2_tbnk0_cpu0_l2_inv_l4_dly2 (l2_tbnk0_cpu0_l2_inv_l4_dly2), + .l2_tbnk0_cpu0_l2hit_e_l4 (l2_tbnk0_cpu0_l2hit_e_l4), + .l2_tbnk0_cpu0_l2hit_s_l4 (l2_tbnk0_cpu0_l2hit_s_l4), + .l2_tbnk0_cpu0_rd_access_l4_dly (l2_tbnk0_cpu0_rd_access_l4_dly), + .l2_tbnk0_cpu0_self_evict_l4_dly_q (l2_tbnk0_cpu0_self_evict_l4_dly_q), + .l2_tbnk0_cpu0_single_ecc_err_l7_q (l2_tbnk0_cpu0_single_ecc_err_l7_q), + .l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu0_vld_nxt_l5 (l2_tbnk0_cpu0_vld_nxt_l5), + .l2_tbnk0_cpu0_wr_access_l4_dly (l2_tbnk0_cpu0_wr_access_l4_dly), + .l2_tbnk0_cpu1_ccb_xfer_l4_dly2 (l2_tbnk0_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu1_hit_l4 (l2_tbnk0_cpu1_hit_l4), + .l2_tbnk0_cpu1_l2_inv_l4_dly2 (l2_tbnk0_cpu1_l2_inv_l4_dly2), + .l2_tbnk0_cpu1_l2hit_e_l4 (l2_tbnk0_cpu1_l2hit_e_l4), + .l2_tbnk0_cpu1_l2hit_s_l4 (l2_tbnk0_cpu1_l2hit_s_l4), + .l2_tbnk0_cpu1_rd_access_l4_dly (l2_tbnk0_cpu1_rd_access_l4_dly), + .l2_tbnk0_cpu1_self_evict_l4_dly_q (l2_tbnk0_cpu1_self_evict_l4_dly_q), + .l2_tbnk0_cpu1_single_ecc_err_l7_q (l2_tbnk0_cpu1_single_ecc_err_l7_q), + .l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu1_vld_nxt_l5 (l2_tbnk0_cpu1_vld_nxt_l5), + .l2_tbnk0_cpu1_wr_access_l4_dly (l2_tbnk0_cpu1_wr_access_l4_dly), + .l2_tbnk0_cpu2_ccb_xfer_l4_dly2 (l2_tbnk0_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu2_hit_l4 (l2_tbnk0_cpu2_hit_l4), + .l2_tbnk0_cpu2_l2_inv_l4_dly2 (l2_tbnk0_cpu2_l2_inv_l4_dly2), + .l2_tbnk0_cpu2_l2hit_e_l4 (l2_tbnk0_cpu2_l2hit_e_l4), + .l2_tbnk0_cpu2_l2hit_s_l4 (l2_tbnk0_cpu2_l2hit_s_l4), + .l2_tbnk0_cpu2_rd_access_l4_dly (l2_tbnk0_cpu2_rd_access_l4_dly), + .l2_tbnk0_cpu2_self_evict_l4_dly_q (l2_tbnk0_cpu2_self_evict_l4_dly_q), + .l2_tbnk0_cpu2_single_ecc_err_l7_q (l2_tbnk0_cpu2_single_ecc_err_l7_q), + .l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu2_vld_nxt_l5 (l2_tbnk0_cpu2_vld_nxt_l5), + .l2_tbnk0_cpu2_wr_access_l4_dly (l2_tbnk0_cpu2_wr_access_l4_dly), + .l2_tbnk0_cpu3_ccb_xfer_l4_dly2 (l2_tbnk0_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk0_cpu3_hit_l4 (l2_tbnk0_cpu3_hit_l4), + .l2_tbnk0_cpu3_l2_inv_l4_dly2 (l2_tbnk0_cpu3_l2_inv_l4_dly2), + .l2_tbnk0_cpu3_l2hit_e_l4 (l2_tbnk0_cpu3_l2hit_e_l4), + .l2_tbnk0_cpu3_l2hit_s_l4 (l2_tbnk0_cpu3_l2hit_s_l4), + .l2_tbnk0_cpu3_rd_access_l4_dly (l2_tbnk0_cpu3_rd_access_l4_dly), + .l2_tbnk0_cpu3_self_evict_l4_dly_q (l2_tbnk0_cpu3_self_evict_l4_dly_q), + .l2_tbnk0_cpu3_single_ecc_err_l7_q (l2_tbnk0_cpu3_single_ecc_err_l7_q), + .l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk0_cpu3_vld_nxt_l5 (l2_tbnk0_cpu3_vld_nxt_l5), + .l2_tbnk0_cpu3_wr_access_l4_dly (l2_tbnk0_cpu3_wr_access_l4_dly), + .l2_tbnk0_cpu_rvalid_init_nxt_l5 (l2_tbnk0_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk0_cpu_rvalid_nxt_l5 (l2_tbnk0_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk0_cpu_snp_hit_e_l4_q (l2_tbnk0_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk0_crit_qw_nxt_l5 (l2_tbnk0_crit_qw_nxt_l5), + .l2_tbnk0_data_corrected_l7_q (l2_tbnk0_data_corrected_l7_q[143:0]), + .l2_tbnk0_data_l6 (l2_tbnk0_data_l6[127:0]), + .l2_tbnk0_dbg_ram_acc_l5a (l2_tbnk0_dbg_ram_acc_l5a), + .l2_tbnk0_dbg_ram_acc_unit_nxt (l2_tbnk0_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk0_dbg_ram_id_nxt_l5 (l2_tbnk0_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk0_dirty_l3_q (l2_tbnk0_dirty_l3_q), + .l2_tbnk0_double_ecc_err_l7_q (l2_tbnk0_double_ecc_err_l7_q), + .l2_tbnk0_early_rvalid_l4_q (l2_tbnk0_early_rvalid_l4_q), + .l2_tbnk0_ecc_fixup_blk_arb (l2_tbnk0_ecc_fixup_blk_arb), + .l2_tbnk0_ecc_fixup_inprog_dly_q (l2_tbnk0_ecc_fixup_inprog_dly_q), + .l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk0_ecc_syndrome_reg_q (l2_tbnk0_ecc_syndrome_reg_q[31:0]), + .l2_tbnk0_evict_special_hazard_l3_q (l2_tbnk0_evict_special_hazard_l3_q), + .l2_tbnk0_evict_special_hazard_rwvic_l3_q (l2_tbnk0_evict_special_hazard_rwvic_l3_q), + .l2_tbnk0_excl_l4_q (l2_tbnk0_excl_l4_q), + .l2_tbnk0_feq_addr_upd (l2_tbnk0_feq_addr_upd[44:6]), + .l2_tbnk0_feq_clr_l4 (l2_tbnk0_feq_clr_l4), + .l2_tbnk0_full_miss_l4_q (l2_tbnk0_full_miss_l4_q), + .l2_tbnk0_hit_l4 (l2_tbnk0_hit_l4), + .l2_tbnk0_hit_l7_q (l2_tbnk0_hit_l7_q), + .l2_tbnk0_hit_way_l4_q (l2_tbnk0_hit_way_l4_q[3:0]), + .l2_tbnk0_id_l6_q (l2_tbnk0_id_l6_q[9:0]), + .l2_tbnk0_id_nxt_l5 (l2_tbnk0_id_nxt_l5[9:0]), + .l2_tbnk0_idle (l2_tbnk0_idle), + .l2_tbnk0_l2hit_e_l4 (l2_tbnk0_l2hit_e_l4), + .l2_tbnk0_l2hit_s_l4 (l2_tbnk0_l2hit_s_l4), + .l2_tbnk0_l2v_s_q (l2_tbnk0_l2v_s_q), + .l2_tbnk0_l2v_vld_q (l2_tbnk0_l2v_vld_q), + .l2_tbnk0_last_qw_l6_q (l2_tbnk0_last_qw_l6_q), + .l2_tbnk0_last_qw_nxt_l5 (l2_tbnk0_last_qw_nxt_l5), + .l2_tbnk0_lock_l4 (l2_tbnk0_lock_l4[2:0]), + .l2_tbnk0_merrsr_data (l2_tbnk0_merrsr_data[32:0]), + .l2_tbnk0_pf_cnt_dec_l4_dly (l2_tbnk0_pf_cnt_dec_l4_dly), + .l2_tbnk0_pf_req_sel_for_fwd_l4 (l2_tbnk0_pf_req_sel_for_fwd_l4), + .l2_tbnk0_prfm_nxt_l5 (l2_tbnk0_prfm_nxt_l5), + .l2_tbnk0_prot_l4_q (l2_tbnk0_prot_l4_q[3:0]), + .l2_tbnk0_qw_cnt_l3_q (l2_tbnk0_qw_cnt_l3_q[1:0]), + .l2_tbnk0_raw_hit_l4_q (l2_tbnk0_raw_hit_l4_q), + .l2_tbnk0_rbufid_nxt_l5 (l2_tbnk0_rbufid_nxt_l5[2:0]), + .l2_tbnk0_rd_en_nxt_l5 (l2_tbnk0_rd_en_nxt_l5), + .l2_tbnk0_rwvic_axi_read_err_l3_q (l2_tbnk0_rwvic_axi_read_err_l3_q), + .l2_tbnk0_rwvic_ccb_dirty_l6_q (l2_tbnk0_rwvic_ccb_dirty_l6_q), + .l2_tbnk0_rwvic_ccb_ls_xfer_l3_q (l2_tbnk0_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk0_rwvic_ccb_ls_xfer_l6_q (l2_tbnk0_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk0_rwvic_cmo_inv_l7_q (l2_tbnk0_rwvic_cmo_inv_l7_q), + .l2_tbnk0_rwvic_cmo_l7_q (l2_tbnk0_rwvic_cmo_l7_q), + .l2_tbnk0_rwvic_cmo_pou_l6_q (l2_tbnk0_rwvic_cmo_pou_l6_q), + .l2_tbnk0_rwvic_cmo_setway_ls_l6_q (l2_tbnk0_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk0_rwvic_ddi_l6_q (l2_tbnk0_rwvic_ddi_l6_q), + .l2_tbnk0_rwvic_l2hit_e_l3_q (l2_tbnk0_rwvic_l2hit_e_l3_q), + .l2_tbnk0_rwvic_l2hit_e_l7_q (l2_tbnk0_rwvic_l2hit_e_l7_q), + .l2_tbnk0_rwvic_l2v_dirty_l7_q (l2_tbnk0_rwvic_l2v_dirty_l7_q), + .l2_tbnk0_rwvic_l2v_page_attr_l7_q (l2_tbnk0_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk0_rwvic_l2v_vld_l6_q (l2_tbnk0_rwvic_l2v_vld_l6_q), + .l2_tbnk0_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk0_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk0_rwvic_owner_l7_q (l2_tbnk0_rwvic_owner_l7_q[2:0]), + .l2_tbnk0_rwvic_rd_type_l6_q (l2_tbnk0_rwvic_rd_type_l6_q), + .l2_tbnk0_rwvic_snp_l3_q (l2_tbnk0_rwvic_snp_l3_q), + .l2_tbnk0_rwvic_snp_l6_q (l2_tbnk0_rwvic_snp_l6_q), + .l2_tbnk0_rwvic_tag_wr_l0 (l2_tbnk0_rwvic_tag_wr_l0), + .l2_tbnk0_rwvic_wa_l6_q (l2_tbnk0_rwvic_wa_l6_q), + .l2_tbnk0_size_l4_q (l2_tbnk0_size_l4_q[2:0]), + .l2_tbnk0_snp_hit_e_l4_q (l2_tbnk0_snp_hit_e_l4_q), + .l2_tbnk0_snp_hit_s_l4_q (l2_tbnk0_snp_hit_s_l4_q), + .l2_tbnk0_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk0_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk0_snp_tag_wr_l2_hit_state_l1 (l2_tbnk0_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk0_snp_tag_wr_l2_hit_way_l1 (l2_tbnk0_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk0_special_evict_hazard_l3 (l2_tbnk0_special_evict_hazard_l3), + .l2_tbnk0_special_hazard_l3_q (l2_tbnk0_special_hazard_l3_q), + .l2_tbnk0_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk0_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk0_tag_ecc_err_cpu0_l4 (l2_tbnk0_tag_ecc_err_cpu0_l4), + .l2_tbnk0_tag_ecc_err_cpu1_l4 (l2_tbnk0_tag_ecc_err_cpu1_l4), + .l2_tbnk0_tag_ecc_err_cpu2_l4 (l2_tbnk0_tag_ecc_err_cpu2_l4), + .l2_tbnk0_tag_ecc_err_cpu3_l4 (l2_tbnk0_tag_ecc_err_cpu3_l4), + .l2_tbnk0_tag_ecc_err_l4 (l2_tbnk0_tag_ecc_err_l4), + .l2_tbnk0_ulen_l4_q (l2_tbnk0_ulen_l4_q[1:0]), + .l2_tbnk0_vld_init_l6_q (l2_tbnk0_vld_init_l6_q), + .l2_tbnk0_vld_l6_q (l2_tbnk0_vld_l6_q), + .l2_tbnk0_way_l4_q (l2_tbnk0_way_l4_q), + .l2_tbnk0_way_nxt_l3a (l2_tbnk0_way_nxt_l3a), + .l2_tbnk0_wr_data_l3 (l2_tbnk0_wr_data_l3[143:0]), + .l2_tbnk0_wr_data_l4_en (l2_tbnk0_wr_data_l4_en), + .l2_tbnk0_wr_non_crit_id_l4_q (l2_tbnk0_wr_non_crit_id_l4_q[11:0]), + .l2_tbnk1_addr44_l3_q (l2_tbnk1_addr44_l3_q), + .l2_tbnk1_addr_l6 (l2_tbnk1_addr_l6[5:2]), + .l2_tbnk1_all_tag_incl_active_l3 (l2_tbnk1_all_tag_incl_active_l3), + .l2_tbnk1_cmo_setway_l2_inv_incl_l4 (l2_tbnk1_cmo_setway_l2_inv_incl_l4), + .l2_tbnk1_cpu0_ccb_xfer_l4_dly2 (l2_tbnk1_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu0_hit_l4 (l2_tbnk1_cpu0_hit_l4), + .l2_tbnk1_cpu0_l2_inv_l4_dly2 (l2_tbnk1_cpu0_l2_inv_l4_dly2), + .l2_tbnk1_cpu0_l2hit_e_l4 (l2_tbnk1_cpu0_l2hit_e_l4), + .l2_tbnk1_cpu0_l2hit_s_l4 (l2_tbnk1_cpu0_l2hit_s_l4), + .l2_tbnk1_cpu0_rd_access_l4_dly (l2_tbnk1_cpu0_rd_access_l4_dly), + .l2_tbnk1_cpu0_self_evict_l4_dly_q (l2_tbnk1_cpu0_self_evict_l4_dly_q), + .l2_tbnk1_cpu0_single_ecc_err_l7_q (l2_tbnk1_cpu0_single_ecc_err_l7_q), + .l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu0_vld_nxt_l5 (l2_tbnk1_cpu0_vld_nxt_l5), + .l2_tbnk1_cpu0_wr_access_l4_dly (l2_tbnk1_cpu0_wr_access_l4_dly), + .l2_tbnk1_cpu1_ccb_xfer_l4_dly2 (l2_tbnk1_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu1_hit_l4 (l2_tbnk1_cpu1_hit_l4), + .l2_tbnk1_cpu1_l2_inv_l4_dly2 (l2_tbnk1_cpu1_l2_inv_l4_dly2), + .l2_tbnk1_cpu1_l2hit_e_l4 (l2_tbnk1_cpu1_l2hit_e_l4), + .l2_tbnk1_cpu1_l2hit_s_l4 (l2_tbnk1_cpu1_l2hit_s_l4), + .l2_tbnk1_cpu1_rd_access_l4_dly (l2_tbnk1_cpu1_rd_access_l4_dly), + .l2_tbnk1_cpu1_self_evict_l4_dly_q (l2_tbnk1_cpu1_self_evict_l4_dly_q), + .l2_tbnk1_cpu1_single_ecc_err_l7_q (l2_tbnk1_cpu1_single_ecc_err_l7_q), + .l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu1_vld_nxt_l5 (l2_tbnk1_cpu1_vld_nxt_l5), + .l2_tbnk1_cpu1_wr_access_l4_dly (l2_tbnk1_cpu1_wr_access_l4_dly), + .l2_tbnk1_cpu2_ccb_xfer_l4_dly2 (l2_tbnk1_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu2_hit_l4 (l2_tbnk1_cpu2_hit_l4), + .l2_tbnk1_cpu2_l2_inv_l4_dly2 (l2_tbnk1_cpu2_l2_inv_l4_dly2), + .l2_tbnk1_cpu2_l2hit_e_l4 (l2_tbnk1_cpu2_l2hit_e_l4), + .l2_tbnk1_cpu2_l2hit_s_l4 (l2_tbnk1_cpu2_l2hit_s_l4), + .l2_tbnk1_cpu2_rd_access_l4_dly (l2_tbnk1_cpu2_rd_access_l4_dly), + .l2_tbnk1_cpu2_self_evict_l4_dly_q (l2_tbnk1_cpu2_self_evict_l4_dly_q), + .l2_tbnk1_cpu2_single_ecc_err_l7_q (l2_tbnk1_cpu2_single_ecc_err_l7_q), + .l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu2_vld_nxt_l5 (l2_tbnk1_cpu2_vld_nxt_l5), + .l2_tbnk1_cpu2_wr_access_l4_dly (l2_tbnk1_cpu2_wr_access_l4_dly), + .l2_tbnk1_cpu3_ccb_xfer_l4_dly2 (l2_tbnk1_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk1_cpu3_hit_l4 (l2_tbnk1_cpu3_hit_l4), + .l2_tbnk1_cpu3_l2_inv_l4_dly2 (l2_tbnk1_cpu3_l2_inv_l4_dly2), + .l2_tbnk1_cpu3_l2hit_e_l4 (l2_tbnk1_cpu3_l2hit_e_l4), + .l2_tbnk1_cpu3_l2hit_s_l4 (l2_tbnk1_cpu3_l2hit_s_l4), + .l2_tbnk1_cpu3_rd_access_l4_dly (l2_tbnk1_cpu3_rd_access_l4_dly), + .l2_tbnk1_cpu3_self_evict_l4_dly_q (l2_tbnk1_cpu3_self_evict_l4_dly_q), + .l2_tbnk1_cpu3_single_ecc_err_l7_q (l2_tbnk1_cpu3_single_ecc_err_l7_q), + .l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk1_cpu3_vld_nxt_l5 (l2_tbnk1_cpu3_vld_nxt_l5), + .l2_tbnk1_cpu3_wr_access_l4_dly (l2_tbnk1_cpu3_wr_access_l4_dly), + .l2_tbnk1_cpu_rvalid_init_nxt_l5 (l2_tbnk1_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk1_cpu_rvalid_nxt_l5 (l2_tbnk1_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk1_cpu_snp_hit_e_l4_q (l2_tbnk1_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk1_crit_qw_nxt_l5 (l2_tbnk1_crit_qw_nxt_l5), + .l2_tbnk1_data_corrected_l7_q (l2_tbnk1_data_corrected_l7_q[143:0]), + .l2_tbnk1_data_l6 (l2_tbnk1_data_l6[127:0]), + .l2_tbnk1_dbg_ram_acc_l5a (l2_tbnk1_dbg_ram_acc_l5a), + .l2_tbnk1_dbg_ram_acc_unit_nxt (l2_tbnk1_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk1_dbg_ram_id_nxt_l5 (l2_tbnk1_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk1_dirty_l3_q (l2_tbnk1_dirty_l3_q), + .l2_tbnk1_double_ecc_err_l7_q (l2_tbnk1_double_ecc_err_l7_q), + .l2_tbnk1_early_rvalid_l4_q (l2_tbnk1_early_rvalid_l4_q), + .l2_tbnk1_ecc_fixup_blk_arb (l2_tbnk1_ecc_fixup_blk_arb), + .l2_tbnk1_ecc_fixup_inprog_dly_q (l2_tbnk1_ecc_fixup_inprog_dly_q), + .l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk1_ecc_syndrome_reg_q (l2_tbnk1_ecc_syndrome_reg_q[31:0]), + .l2_tbnk1_evict_special_hazard_l3_q (l2_tbnk1_evict_special_hazard_l3_q), + .l2_tbnk1_evict_special_hazard_rwvic_l3_q (l2_tbnk1_evict_special_hazard_rwvic_l3_q), + .l2_tbnk1_excl_l4_q (l2_tbnk1_excl_l4_q), + .l2_tbnk1_feq_addr_upd (l2_tbnk1_feq_addr_upd[44:6]), + .l2_tbnk1_feq_clr_l4 (l2_tbnk1_feq_clr_l4), + .l2_tbnk1_full_miss_l4_q (l2_tbnk1_full_miss_l4_q), + .l2_tbnk1_hit_l4 (l2_tbnk1_hit_l4), + .l2_tbnk1_hit_l7_q (l2_tbnk1_hit_l7_q), + .l2_tbnk1_hit_way_l4_q (l2_tbnk1_hit_way_l4_q[3:0]), + .l2_tbnk1_id_l6_q (l2_tbnk1_id_l6_q[9:0]), + .l2_tbnk1_id_nxt_l5 (l2_tbnk1_id_nxt_l5[9:0]), + .l2_tbnk1_idle (l2_tbnk1_idle), + .l2_tbnk1_l2hit_e_l4 (l2_tbnk1_l2hit_e_l4), + .l2_tbnk1_l2hit_s_l4 (l2_tbnk1_l2hit_s_l4), + .l2_tbnk1_l2v_s_q (l2_tbnk1_l2v_s_q), + .l2_tbnk1_l2v_vld_q (l2_tbnk1_l2v_vld_q), + .l2_tbnk1_last_qw_l6_q (l2_tbnk1_last_qw_l6_q), + .l2_tbnk1_last_qw_nxt_l5 (l2_tbnk1_last_qw_nxt_l5), + .l2_tbnk1_lock_l4 (l2_tbnk1_lock_l4[2:0]), + .l2_tbnk1_merrsr_data (l2_tbnk1_merrsr_data[32:0]), + .l2_tbnk1_pf_cnt_dec_l4_dly (l2_tbnk1_pf_cnt_dec_l4_dly), + .l2_tbnk1_pf_req_sel_for_fwd_l4 (l2_tbnk1_pf_req_sel_for_fwd_l4), + .l2_tbnk1_prfm_nxt_l5 (l2_tbnk1_prfm_nxt_l5), + .l2_tbnk1_prot_l4_q (l2_tbnk1_prot_l4_q[3:0]), + .l2_tbnk1_qw_cnt_l3_q (l2_tbnk1_qw_cnt_l3_q[1:0]), + .l2_tbnk1_raw_hit_l4_q (l2_tbnk1_raw_hit_l4_q), + .l2_tbnk1_rbufid_nxt_l5 (l2_tbnk1_rbufid_nxt_l5[2:0]), + .l2_tbnk1_rd_en_nxt_l5 (l2_tbnk1_rd_en_nxt_l5), + .l2_tbnk1_rwvic_axi_read_err_l3_q (l2_tbnk1_rwvic_axi_read_err_l3_q), + .l2_tbnk1_rwvic_ccb_dirty_l6_q (l2_tbnk1_rwvic_ccb_dirty_l6_q), + .l2_tbnk1_rwvic_ccb_ls_xfer_l3_q (l2_tbnk1_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk1_rwvic_ccb_ls_xfer_l6_q (l2_tbnk1_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk1_rwvic_cmo_inv_l7_q (l2_tbnk1_rwvic_cmo_inv_l7_q), + .l2_tbnk1_rwvic_cmo_l7_q (l2_tbnk1_rwvic_cmo_l7_q), + .l2_tbnk1_rwvic_cmo_pou_l6_q (l2_tbnk1_rwvic_cmo_pou_l6_q), + .l2_tbnk1_rwvic_cmo_setway_ls_l6_q (l2_tbnk1_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk1_rwvic_ddi_l6_q (l2_tbnk1_rwvic_ddi_l6_q), + .l2_tbnk1_rwvic_l2hit_e_l3_q (l2_tbnk1_rwvic_l2hit_e_l3_q), + .l2_tbnk1_rwvic_l2hit_e_l7_q (l2_tbnk1_rwvic_l2hit_e_l7_q), + .l2_tbnk1_rwvic_l2v_dirty_l7_q (l2_tbnk1_rwvic_l2v_dirty_l7_q), + .l2_tbnk1_rwvic_l2v_page_attr_l7_q (l2_tbnk1_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk1_rwvic_l2v_vld_l6_q (l2_tbnk1_rwvic_l2v_vld_l6_q), + .l2_tbnk1_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk1_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk1_rwvic_owner_l7_q (l2_tbnk1_rwvic_owner_l7_q[2:0]), + .l2_tbnk1_rwvic_rd_type_l6_q (l2_tbnk1_rwvic_rd_type_l6_q), + .l2_tbnk1_rwvic_snp_l3_q (l2_tbnk1_rwvic_snp_l3_q), + .l2_tbnk1_rwvic_snp_l6_q (l2_tbnk1_rwvic_snp_l6_q), + .l2_tbnk1_rwvic_tag_wr_l0 (l2_tbnk1_rwvic_tag_wr_l0), + .l2_tbnk1_rwvic_wa_l6_q (l2_tbnk1_rwvic_wa_l6_q), + .l2_tbnk1_size_l4_q (l2_tbnk1_size_l4_q[2:0]), + .l2_tbnk1_snp_hit_e_l4_q (l2_tbnk1_snp_hit_e_l4_q), + .l2_tbnk1_snp_hit_s_l4_q (l2_tbnk1_snp_hit_s_l4_q), + .l2_tbnk1_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk1_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk1_snp_tag_wr_l2_hit_state_l1 (l2_tbnk1_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk1_snp_tag_wr_l2_hit_way_l1 (l2_tbnk1_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk1_special_evict_hazard_l3 (l2_tbnk1_special_evict_hazard_l3), + .l2_tbnk1_special_hazard_l3_q (l2_tbnk1_special_hazard_l3_q), + .l2_tbnk1_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk1_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk1_tag_ecc_err_cpu0_l4 (l2_tbnk1_tag_ecc_err_cpu0_l4), + .l2_tbnk1_tag_ecc_err_cpu1_l4 (l2_tbnk1_tag_ecc_err_cpu1_l4), + .l2_tbnk1_tag_ecc_err_cpu2_l4 (l2_tbnk1_tag_ecc_err_cpu2_l4), + .l2_tbnk1_tag_ecc_err_cpu3_l4 (l2_tbnk1_tag_ecc_err_cpu3_l4), + .l2_tbnk1_tag_ecc_err_l4 (l2_tbnk1_tag_ecc_err_l4), + .l2_tbnk1_ulen_l4_q (l2_tbnk1_ulen_l4_q[1:0]), + .l2_tbnk1_vld_init_l6_q (l2_tbnk1_vld_init_l6_q), + .l2_tbnk1_vld_l6_q (l2_tbnk1_vld_l6_q), + .l2_tbnk1_way_l4_q (l2_tbnk1_way_l4_q), + .l2_tbnk1_way_nxt_l3a (l2_tbnk1_way_nxt_l3a), + .l2_tbnk1_wr_data_l3 (l2_tbnk1_wr_data_l3[143:0]), + .l2_tbnk1_wr_data_l4_en (l2_tbnk1_wr_data_l4_en), + .l2_tbnk1_wr_non_crit_id_l4_q (l2_tbnk1_wr_non_crit_id_l4_q[11:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_spr_rd_data (tm_cpu0_spr_rd_data[63:0]), + .tm_cpu1_spr_rd_data (tm_cpu1_spr_rd_data[63:0]), + .tm_cpu2_spr_rd_data (tm_cpu2_spr_rd_data[63:0]), + .tm_cpu3_spr_rd_data (tm_cpu3_spr_rd_data[63:0]), + .tm_tval_cpu0_spr_rd_data (tm_tval_cpu0_spr_rd_data[63:0]), + .tm_tval_cpu1_spr_rd_data (tm_tval_cpu1_spr_rd_data[63:0]), + .tm_tval_cpu2_spr_rd_data (tm_tval_cpu2_spr_rd_data[63:0]), + .tm_tval_cpu3_spr_rd_data (tm_tval_cpu3_spr_rd_data[63:0]) + ); // ul2_logic + + maia_l2_tbnk ul2_tbnk0( // outputs + .l2_mbist2_addr_b1 (l2_mbist2_tbnk0_addr_b1[16:0]), + .l2_mbist2_array_b1 (l2_mbist2_tbnk0_array_b1[2:0]), + .l2_mbist2_be_b1 (l2_mbist2_tbnk0_be_b1[17:0]), + .l2_mbist2_en_b1 (l2_mbist2_tbnk0_en_b1), + .l2_mbist2_indata_b1 (l2_mbist2_tbnk0_indata_b1[143:0]), + .l2_mbist2_tbnk_all_b1 (l2_mbist2_tbnk0_all_b1), + .l2_mbist2_tbnk_outdata_b3 (l2_mbist2_tbnk0_outdata_b3[143:0]), + .l2_mbist2_tbnk_sel_b1 (l2_mbist2_tbnk0_sel_b1), + .l2_mbist2_tbnk_snp0_sel_b1 (l2_mbist2_tbnk0_snp0_sel_b1), + .l2_mbist2_tbnk_snp1_sel_b1 (l2_mbist2_tbnk0_snp1_sel_b1), + .l2_mbist2_tbnk_snp2_sel_b1 (l2_mbist2_tbnk0_snp2_sel_b1), + .l2_mbist2_tbnk_snp3_sel_b1 (l2_mbist2_tbnk0_snp3_sel_b1), + .l2_mbist2_wr_en_b1 (l2_mbist2_tbnk0_wr_en_b1), + .l2_tbnk_addr44_l3_q (l2_tbnk0_addr44_l3_q), + .l2_tbnk_addr_l6 (l2_tbnk0_addr_l6[5:2]), + .l2_tbnk_all_tag_incl_active_l3 (l2_tbnk0_all_tag_incl_active_l3), + .l2_tbnk_cmo_setway_l2_inv_incl_l4 (l2_tbnk0_cmo_setway_l2_inv_incl_l4), + .l2_tbnk_cpu0_ccb_xfer_l4_dly2 (l2_tbnk0_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk_cpu0_hit_l4 (l2_tbnk0_cpu0_hit_l4), + .l2_tbnk_cpu0_l2_inv_l4_dly2 (l2_tbnk0_cpu0_l2_inv_l4_dly2), + .l2_tbnk_cpu0_l2hit_e_l4 (l2_tbnk0_cpu0_l2hit_e_l4), + .l2_tbnk_cpu0_l2hit_s_l4 (l2_tbnk0_cpu0_l2hit_s_l4), + .l2_tbnk_cpu0_rd_access_l4_dly (l2_tbnk0_cpu0_rd_access_l4_dly), + .l2_tbnk_cpu0_self_evict_l4_dly_q (l2_tbnk0_cpu0_self_evict_l4_dly_q), + .l2_tbnk_cpu0_single_ecc_err_l7_q (l2_tbnk0_cpu0_single_ecc_err_l7_q), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu0_vld_nxt_l5 (l2_tbnk0_cpu0_vld_nxt_l5), + .l2_tbnk_cpu0_wr_access_l4_dly (l2_tbnk0_cpu0_wr_access_l4_dly), + .l2_tbnk_cpu1_ccb_xfer_l4_dly2 (l2_tbnk0_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk_cpu1_hit_l4 (l2_tbnk0_cpu1_hit_l4), + .l2_tbnk_cpu1_l2_inv_l4_dly2 (l2_tbnk0_cpu1_l2_inv_l4_dly2), + .l2_tbnk_cpu1_l2hit_e_l4 (l2_tbnk0_cpu1_l2hit_e_l4), + .l2_tbnk_cpu1_l2hit_s_l4 (l2_tbnk0_cpu1_l2hit_s_l4), + .l2_tbnk_cpu1_rd_access_l4_dly (l2_tbnk0_cpu1_rd_access_l4_dly), + .l2_tbnk_cpu1_self_evict_l4_dly_q (l2_tbnk0_cpu1_self_evict_l4_dly_q), + .l2_tbnk_cpu1_single_ecc_err_l7_q (l2_tbnk0_cpu1_single_ecc_err_l7_q), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu1_vld_nxt_l5 (l2_tbnk0_cpu1_vld_nxt_l5), + .l2_tbnk_cpu1_wr_access_l4_dly (l2_tbnk0_cpu1_wr_access_l4_dly), + .l2_tbnk_cpu2_ccb_xfer_l4_dly2 (l2_tbnk0_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk_cpu2_hit_l4 (l2_tbnk0_cpu2_hit_l4), + .l2_tbnk_cpu2_l2_inv_l4_dly2 (l2_tbnk0_cpu2_l2_inv_l4_dly2), + .l2_tbnk_cpu2_l2hit_e_l4 (l2_tbnk0_cpu2_l2hit_e_l4), + .l2_tbnk_cpu2_l2hit_s_l4 (l2_tbnk0_cpu2_l2hit_s_l4), + .l2_tbnk_cpu2_rd_access_l4_dly (l2_tbnk0_cpu2_rd_access_l4_dly), + .l2_tbnk_cpu2_self_evict_l4_dly_q (l2_tbnk0_cpu2_self_evict_l4_dly_q), + .l2_tbnk_cpu2_single_ecc_err_l7_q (l2_tbnk0_cpu2_single_ecc_err_l7_q), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu2_vld_nxt_l5 (l2_tbnk0_cpu2_vld_nxt_l5), + .l2_tbnk_cpu2_wr_access_l4_dly (l2_tbnk0_cpu2_wr_access_l4_dly), + .l2_tbnk_cpu3_ccb_xfer_l4_dly2 (l2_tbnk0_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk_cpu3_hit_l4 (l2_tbnk0_cpu3_hit_l4), + .l2_tbnk_cpu3_l2_inv_l4_dly2 (l2_tbnk0_cpu3_l2_inv_l4_dly2), + .l2_tbnk_cpu3_l2hit_e_l4 (l2_tbnk0_cpu3_l2hit_e_l4), + .l2_tbnk_cpu3_l2hit_s_l4 (l2_tbnk0_cpu3_l2hit_s_l4), + .l2_tbnk_cpu3_rd_access_l4_dly (l2_tbnk0_cpu3_rd_access_l4_dly), + .l2_tbnk_cpu3_self_evict_l4_dly_q (l2_tbnk0_cpu3_self_evict_l4_dly_q), + .l2_tbnk_cpu3_single_ecc_err_l7_q (l2_tbnk0_cpu3_single_ecc_err_l7_q), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk0_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu3_vld_nxt_l5 (l2_tbnk0_cpu3_vld_nxt_l5), + .l2_tbnk_cpu3_wr_access_l4_dly (l2_tbnk0_cpu3_wr_access_l4_dly), + .l2_tbnk_cpu_rvalid_init_nxt_l5 (l2_tbnk0_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk_cpu_rvalid_nxt_l5 (l2_tbnk0_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk_cpu_snp_hit_e_l4_q (l2_tbnk0_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk_crit_qw_nxt_l5 (l2_tbnk0_crit_qw_nxt_l5), + .l2_tbnk_data_corrected_l7_q (l2_tbnk0_data_corrected_l7_q[143:0]), + .l2_tbnk_data_l6 (l2_tbnk0_data_l6[127:0]), + .l2_tbnk_dbg_ram_acc_l5a (l2_tbnk0_dbg_ram_acc_l5a), + .l2_tbnk_dbg_ram_acc_unit_nxt (l2_tbnk0_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk_dbg_ram_id_nxt_l5 (l2_tbnk0_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk_dirty_l3_q (l2_tbnk0_dirty_l3_q), + .l2_tbnk_double_ecc_err_l7_q (l2_tbnk0_double_ecc_err_l7_q), + .l2_tbnk_early_rvalid_l4_q (l2_tbnk0_early_rvalid_l4_q), + .l2_tbnk_ecc_fixup_blk_arb (l2_tbnk0_ecc_fixup_blk_arb), + .l2_tbnk_ecc_fixup_inprog_dly_q (l2_tbnk0_ecc_fixup_inprog_dly_q), + .l2_tbnk_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk0_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk_ecc_syndrome_reg_q (l2_tbnk0_ecc_syndrome_reg_q[31:0]), + .l2_tbnk_evict_special_hazard_l3_q (l2_tbnk0_evict_special_hazard_l3_q), + .l2_tbnk_evict_special_hazard_rwvic_l3_q (l2_tbnk0_evict_special_hazard_rwvic_l3_q), + .l2_tbnk_excl_l4_q (l2_tbnk0_excl_l4_q), + .l2_tbnk_feq_addr_upd (l2_tbnk0_feq_addr_upd[44:6]), + .l2_tbnk_feq_clr_l4 (l2_tbnk0_feq_clr_l4), + .l2_tbnk_full_miss_l4_q (l2_tbnk0_full_miss_l4_q), + .l2_tbnk_hit_l4 (l2_tbnk0_hit_l4), + .l2_tbnk_hit_l7_q (l2_tbnk0_hit_l7_q), + .l2_tbnk_hit_way_l4_q (l2_tbnk0_hit_way_l4_q[3:0]), + .l2_tbnk_id_l6_q (l2_tbnk0_id_l6_q[9:0]), + .l2_tbnk_id_nxt_l5 (l2_tbnk0_id_nxt_l5[9:0]), + .l2_tbnk_idle (l2_tbnk0_idle), + .l2_tbnk_l2hit_e_l4 (l2_tbnk0_l2hit_e_l4), + .l2_tbnk_l2hit_s_l4 (l2_tbnk0_l2hit_s_l4), + .l2_tbnk_l2v_s_q (l2_tbnk0_l2v_s_q), + .l2_tbnk_l2v_vld_q (l2_tbnk0_l2v_vld_q), + .l2_tbnk_last_qw_l6_q (l2_tbnk0_last_qw_l6_q), + .l2_tbnk_last_qw_nxt_l5 (l2_tbnk0_last_qw_nxt_l5), + .l2_tbnk_lock_l4 (l2_tbnk0_lock_l4[2:0]), + .l2_tbnk_merrsr_data (l2_tbnk0_merrsr_data[32:0]), + .l2_tbnk_pf_cnt_dec_l4_dly (l2_tbnk0_pf_cnt_dec_l4_dly), + .l2_tbnk_pf_req_sel_for_fwd_l4 (l2_tbnk0_pf_req_sel_for_fwd_l4), + .l2_tbnk_prfm_nxt_l5 (l2_tbnk0_prfm_nxt_l5), + .l2_tbnk_prot_l4_q (l2_tbnk0_prot_l4_q[3:0]), + .l2_tbnk_qw_cnt_l3_q (l2_tbnk0_qw_cnt_l3_q[1:0]), + .l2_tbnk_raw_hit_l4_q (l2_tbnk0_raw_hit_l4_q), + .l2_tbnk_rbufid_nxt_l5 (l2_tbnk0_rbufid_nxt_l5[2:0]), + .l2_tbnk_rd_en_nxt_l5 (l2_tbnk0_rd_en_nxt_l5), + .l2_tbnk_rwvic_axi_read_err_l3_q (l2_tbnk0_rwvic_axi_read_err_l3_q), + .l2_tbnk_rwvic_ccb_dirty_l6_q (l2_tbnk0_rwvic_ccb_dirty_l6_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l3_q (l2_tbnk0_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l6_q (l2_tbnk0_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk_rwvic_cmo_inv_l7_q (l2_tbnk0_rwvic_cmo_inv_l7_q), + .l2_tbnk_rwvic_cmo_l7_q (l2_tbnk0_rwvic_cmo_l7_q), + .l2_tbnk_rwvic_cmo_pou_l6_q (l2_tbnk0_rwvic_cmo_pou_l6_q), + .l2_tbnk_rwvic_cmo_setway_ls_l6_q (l2_tbnk0_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk_rwvic_ddi_l6_q (l2_tbnk0_rwvic_ddi_l6_q), + .l2_tbnk_rwvic_l2hit_e_l3_q (l2_tbnk0_rwvic_l2hit_e_l3_q), + .l2_tbnk_rwvic_l2hit_e_l7_q (l2_tbnk0_rwvic_l2hit_e_l7_q), + .l2_tbnk_rwvic_l2v_dirty_l7_q (l2_tbnk0_rwvic_l2v_dirty_l7_q), + .l2_tbnk_rwvic_l2v_page_attr_l7_q (l2_tbnk0_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk_rwvic_l2v_vld_l6_q (l2_tbnk0_rwvic_l2v_vld_l6_q), + .l2_tbnk_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk0_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk_rwvic_owner_l7_q (l2_tbnk0_rwvic_owner_l7_q[2:0]), + .l2_tbnk_rwvic_rd_type_l6_q (l2_tbnk0_rwvic_rd_type_l6_q), + .l2_tbnk_rwvic_snp_l3_q (l2_tbnk0_rwvic_snp_l3_q), + .l2_tbnk_rwvic_snp_l6_q (l2_tbnk0_rwvic_snp_l6_q), + .l2_tbnk_rwvic_tag_wr_l0 (l2_tbnk0_rwvic_tag_wr_l0), + .l2_tbnk_rwvic_wa_l6_q (l2_tbnk0_rwvic_wa_l6_q), + .l2_tbnk_size_l4_q (l2_tbnk0_size_l4_q[2:0]), + .l2_tbnk_snp_hit_e_l4_q (l2_tbnk0_snp_hit_e_l4_q), + .l2_tbnk_snp_hit_s_l4_q (l2_tbnk0_snp_hit_s_l4_q), + .l2_tbnk_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk0_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk_snp_tag_wr_l2_hit_state_l1 (l2_tbnk0_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk_snp_tag_wr_l2_hit_way_l1 (l2_tbnk0_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk_special_evict_hazard_l3 (l2_tbnk0_special_evict_hazard_l3), + .l2_tbnk_special_hazard_l3_q (l2_tbnk0_special_hazard_l3_q), + .l2_tbnk_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk0_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk_tag_ecc_err_cpu0_l4 (l2_tbnk0_tag_ecc_err_cpu0_l4), + .l2_tbnk_tag_ecc_err_cpu1_l4 (l2_tbnk0_tag_ecc_err_cpu1_l4), + .l2_tbnk_tag_ecc_err_cpu2_l4 (l2_tbnk0_tag_ecc_err_cpu2_l4), + .l2_tbnk_tag_ecc_err_cpu3_l4 (l2_tbnk0_tag_ecc_err_cpu3_l4), + .l2_tbnk_tag_ecc_err_l4 (l2_tbnk0_tag_ecc_err_l4), + .l2_tbnk_ulen_l4_q (l2_tbnk0_ulen_l4_q[1:0]), + .l2_tbnk_vld_init_l6_q (l2_tbnk0_vld_init_l6_q), + .l2_tbnk_vld_l6_q (l2_tbnk0_vld_l6_q), + .l2_tbnk_way_l4_q (l2_tbnk0_way_l4_q), + .l2_tbnk_way_nxt_l3a (l2_tbnk0_way_nxt_l3a), + .l2_tbnk_wr_data_l3 (l2_tbnk0_wr_data_l3[143:0]), + .l2_tbnk_wr_data_l4_en (l2_tbnk0_wr_data_l4_en), + .l2_tbnk_wr_non_crit_id_l4_q (l2_tbnk0_wr_non_crit_id_l4_q[11:0]), + + // inputs + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ), + .ck_areset_l2 (ck_areset_l2), + .ck_gclkl2 (ck_gclkb0), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk0_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_mbist2_snp0_outdata_b2 (l2_mbist2_tbnk0_snp0_outdata_b2[79:0]), + .l2_mbist2_snp0_outdata_vld_b2 (l2_mbist2_tbnk0_snp0_outdata_vld_b2), + .l2_mbist2_snp1_outdata_b2 (l2_mbist2_tbnk0_snp1_outdata_b2[79:0]), + .l2_mbist2_snp1_outdata_vld_b2 (l2_mbist2_tbnk0_snp1_outdata_vld_b2), + .l2_mbist2_snp2_outdata_b2 (l2_mbist2_tbnk0_snp2_outdata_b2[79:0]), + .l2_mbist2_snp2_outdata_vld_b2 (l2_mbist2_tbnk0_snp2_outdata_vld_b2), + .l2_mbist2_snp3_outdata_b2 (l2_mbist2_tbnk0_snp3_outdata_b2[79:0]), + .l2_mbist2_snp3_outdata_vld_b2 (l2_mbist2_tbnk0_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_skyros_intf (1'b1), + .l2_tbnk_addr_l1 (l2_tbnk0_addr_l1[44:0]), + .l2_tbnk_asq_cmp_evict_l3_q (l2_tbnk0_asq_cmp_evict_l3_q), + .l2_tbnk_asq_full_flsh (l2_tbnk0_asq_full_flsh), + .l2_tbnk_asq_nc_so_dev_limit (l2_tbnk0_asq_nc_so_dev_limit), + .l2_tbnk_cache_attr_l1 (l2_tbnk0_cache_attr_l1[2:0]), + .l2_tbnk_cfg_ecc_en (l2_tbnk0_cfg_ecc_en), + .l2_tbnk_cpu0_peq_full_q (l2_tbnk0_cpu0_peq_full_q), + .l2_tbnk_cpu0_peq_hit_q (l2_tbnk0_cpu0_peq_hit_q), + .l2_tbnk_cpu0_peq_self_evict_l3_q (l2_tbnk0_cpu0_peq_self_evict_l3_q), + .l2_tbnk_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu0_snp_hit_e_l3 (l2_tbnk0_cpu0_snp_hit_e_l3), + .l2_tbnk_cpu0_snp_hit_s_l3 (l2_tbnk0_cpu0_snp_hit_s_l3), + .l2_tbnk_cpu0_snp_setway_addr_l3 (l2_tbnk0_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu1_peq_full_q (l2_tbnk0_cpu1_peq_full_q), + .l2_tbnk_cpu1_peq_hit_q (l2_tbnk0_cpu1_peq_hit_q), + .l2_tbnk_cpu1_peq_self_evict_l3_q (l2_tbnk0_cpu1_peq_self_evict_l3_q), + .l2_tbnk_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu1_snp_hit_e_l3 (l2_tbnk0_cpu1_snp_hit_e_l3), + .l2_tbnk_cpu1_snp_hit_s_l3 (l2_tbnk0_cpu1_snp_hit_s_l3), + .l2_tbnk_cpu1_snp_setway_addr_l3 (l2_tbnk0_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu2_peq_full_q (l2_tbnk0_cpu2_peq_full_q), + .l2_tbnk_cpu2_peq_hit_q (l2_tbnk0_cpu2_peq_hit_q), + .l2_tbnk_cpu2_peq_self_evict_l3_q (l2_tbnk0_cpu2_peq_self_evict_l3_q), + .l2_tbnk_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu2_snp_hit_e_l3 (l2_tbnk0_cpu2_snp_hit_e_l3), + .l2_tbnk_cpu2_snp_hit_s_l3 (l2_tbnk0_cpu2_snp_hit_s_l3), + .l2_tbnk_cpu2_snp_setway_addr_l3 (l2_tbnk0_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu3_peq_full_q (l2_tbnk0_cpu3_peq_full_q), + .l2_tbnk_cpu3_peq_hit_q (l2_tbnk0_cpu3_peq_hit_q), + .l2_tbnk_cpu3_peq_self_evict_l3_q (l2_tbnk0_cpu3_peq_self_evict_l3_q), + .l2_tbnk_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk0_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu3_snp_hit_e_l3 (l2_tbnk0_cpu3_snp_hit_e_l3), + .l2_tbnk_cpu3_snp_hit_s_l3 (l2_tbnk0_cpu3_snp_hit_s_l3), + .l2_tbnk_cpu3_snp_setway_addr_l3 (l2_tbnk0_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk0_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk0_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_dirty_l1 (l2_tbnk0_dirty_l1), + .l2_tbnk_dis_ns_dbg_arr_acc_x2 (l2_tbnk0_dis_ns_dbg_arr_acc_x2), + .l2_tbnk_excl_l1 (l2_tbnk0_excl_l1), + .l2_tbnk_feq_alloc_failed_l4 (l2_tbnk0_feq_alloc_failed_l4), + .l2_tbnk_feq_axi_wr_vld_not_popped (l2_tbnk0_feq_axi_wr_vld_not_popped), + .l2_tbnk_feq_frc_incl_l3a (l2_tbnk0_feq_frc_incl_l3a[15:0]), + .l2_tbnk_feq_kill_l3 (l2_tbnk0_feq_kill_l3), + .l2_tbnk_feq_last_id_q (l2_tbnk0_feq_last_id_q[4:0]), + .l2_tbnk_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk0_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk_feq_tbnk_id_update_or_l3 (l2_tbnk0_feq_tbnk_id_update_or_l3), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .l2_tbnk_id_l1 (l2_tbnk0_id_l1[9:0]), + .l2_tbnk_init_req_l1 (l2_tbnk0_init_req_l1), + .l2_tbnk_kill_l2 (l2_tbnk0_kill_l2), + .l2_tbnk_l2bb_fake_wr_l1 (l2_tbnk0_l2bb_fake_wr_l1), + .l2_tbnk_l2bb_wr_l1 (l2_tbnk0_l2bb_wr_l1), + .l2_tbnk_last_qw_l1 (l2_tbnk0_last_qw_l1), + .l2_tbnk_lock_l1 (l2_tbnk0_lock_l1[2:0]), + .l2_tbnk_page_attr_l1 (l2_tbnk0_page_attr_l1[9:0]), + .l2_tbnk_partial_dw_wr_l1 (l2_tbnk0_partial_dw_wr_l1), + .l2_tbnk_pf_hazard_l3 (l2_tbnk0_pf_hazard_l3), + .l2_tbnk_prfm_l1 (l2_tbnk0_prfm_l1), + .l2_tbnk_prot_l1 (l2_tbnk0_prot_l1[3:0]), + .l2_tbnk_qw_cnt_l1 (l2_tbnk0_qw_cnt_l1[1:0]), + .l2_tbnk_rd_fail_hazchk_feq_l3 (l2_tbnk0_rd_fail_hazchk_feq_l3), + .l2_tbnk_rwvic_axi_read_err_l1 (l2_tbnk0_rwvic_axi_read_err_l1), + .l2_tbnk_rwvic_ccb_ls_xfer_l1 (l2_tbnk0_rwvic_ccb_ls_xfer_l1), + .l2_tbnk_rwvic_ccb_way_l1 (l2_tbnk0_rwvic_ccb_way_l1[3:0]), + .l2_tbnk_rwvic_cmo_clean_l1 (l2_tbnk0_rwvic_cmo_clean_l1), + .l2_tbnk_rwvic_cmo_inv_l1 (l2_tbnk0_rwvic_cmo_inv_l1), + .l2_tbnk_rwvic_cmo_pou_l1 (l2_tbnk0_rwvic_cmo_pou_l1), + .l2_tbnk_rwvic_cmo_setway_l1 (l2_tbnk0_rwvic_cmo_setway_l1), + .l2_tbnk_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk0_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk_rwvic_cpu_fb_id_l1 (l2_tbnk0_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk_rwvic_cpu_id_dcd_l1 (l2_tbnk0_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk_rwvic_feq_cmp_l3_q (l2_tbnk0_rwvic_feq_cmp_l3_q), + .l2_tbnk_rwvic_frc_l2hit_fwd_l1 (l2_tbnk0_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk_rwvic_l2hit_e_l1 (l2_tbnk0_rwvic_l2hit_e_l1), + .l2_tbnk_rwvic_mesi_sh_l1 (l2_tbnk0_rwvic_mesi_sh_l1), + .l2_tbnk_rwvic_owner_l1 (l2_tbnk0_rwvic_owner_l1[2:0]), + .l2_tbnk_rwvic_snp_clr_dirty_l1 (l2_tbnk0_rwvic_snp_clr_dirty_l1), + .l2_tbnk_rwvic_snp_inv_l1 (l2_tbnk0_rwvic_snp_inv_l1), + .l2_tbnk_rwvic_snp_l1 (l2_tbnk0_rwvic_snp_l1), + .l2_tbnk_rwvic_type_l1 (l2_tbnk0_rwvic_type_l1[3:0]), + .l2_tbnk_rwvic_wa_l1 (l2_tbnk0_rwvic_wa_l1), + .l2_tbnk_sel_l1 (l2_tbnk0_sel_l1[13:0]), + .l2_tbnk_size_l1 (l2_tbnk0_size_l1[2:0]), + .l2_tbnk_snp_byp_peq_haz_pending_q (l2_tbnk0_snp_byp_peq_haz_pending_q), + .l2_tbnk_snp_dvm_cmpl_l1 (l2_tbnk0_snp_dvm_cmpl_l1), + .l2_tbnk_snp_hit_feq_evict_l4_dly (l2_tbnk0_snp_hit_feq_evict_l4_dly), + .l2_tbnk_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk0_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk0_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_sync_l1 (l2_tbnk0_sync_l1), + .l2_tbnk_type_l1 (l2_tbnk0_type_l1[6:0]), + .l2_tbnk_ulen_l1 (l2_tbnk0_ulen_l1[1:0]), + .l2_tbnk_way_l1 (l2_tbnk0_way_l1), + .l2_tbnk_wr_data_l3a_q (l2_tbnk0_wr_data_l3a_q[127:0]), + .l2_tbnk_wr_err_l1 (l2_tbnk0_wr_err_l1), + .l2_tbnk_wr_fail_feq_full_l3 (l2_tbnk0_wr_fail_feq_full_l3), + .l2_tbnk_wr_fail_hazchk_feq_l3 (l2_tbnk0_wr_fail_hazchk_feq_l3), + .l2_tbnk_wr_non_crit_id_l1 (l2_tbnk0_wr_non_crit_id_l1[11:0]), + .l2_tbnk_wr_strb_mask_l3a_q (l2_tbnk0_wr_strb_mask_l3a_q[15:0]) + ); // ul2_tbnk0 + + maia_l2_tbnk ul2_tbnk1( // outputs + .l2_mbist2_addr_b1 (l2_mbist2_tbnk1_addr_b1[16:0]), + .l2_mbist2_array_b1 (l2_mbist2_tbnk1_array_b1[2:0]), + .l2_mbist2_be_b1 (l2_mbist2_tbnk1_be_b1[17:0]), + .l2_mbist2_en_b1 (l2_mbist2_tbnk1_en_b1), + .l2_mbist2_indata_b1 (l2_mbist2_tbnk1_indata_b1[143:0]), + .l2_mbist2_tbnk_all_b1 (l2_mbist2_tbnk1_all_b1), + .l2_mbist2_tbnk_outdata_b3 (l2_mbist2_tbnk1_outdata_b3[143:0]), + .l2_mbist2_tbnk_sel_b1 (l2_mbist2_tbnk1_sel_b1), + .l2_mbist2_tbnk_snp0_sel_b1 (l2_mbist2_tbnk1_snp0_sel_b1), + .l2_mbist2_tbnk_snp1_sel_b1 (l2_mbist2_tbnk1_snp1_sel_b1), + .l2_mbist2_tbnk_snp2_sel_b1 (l2_mbist2_tbnk1_snp2_sel_b1), + .l2_mbist2_tbnk_snp3_sel_b1 (l2_mbist2_tbnk1_snp3_sel_b1), + .l2_mbist2_wr_en_b1 (l2_mbist2_tbnk1_wr_en_b1), + .l2_tbnk_addr44_l3_q (l2_tbnk1_addr44_l3_q), + .l2_tbnk_addr_l6 (l2_tbnk1_addr_l6[5:2]), + .l2_tbnk_all_tag_incl_active_l3 (l2_tbnk1_all_tag_incl_active_l3), + .l2_tbnk_cmo_setway_l2_inv_incl_l4 (l2_tbnk1_cmo_setway_l2_inv_incl_l4), + .l2_tbnk_cpu0_ccb_xfer_l4_dly2 (l2_tbnk1_cpu0_ccb_xfer_l4_dly2), + .l2_tbnk_cpu0_hit_l4 (l2_tbnk1_cpu0_hit_l4), + .l2_tbnk_cpu0_l2_inv_l4_dly2 (l2_tbnk1_cpu0_l2_inv_l4_dly2), + .l2_tbnk_cpu0_l2hit_e_l4 (l2_tbnk1_cpu0_l2hit_e_l4), + .l2_tbnk_cpu0_l2hit_s_l4 (l2_tbnk1_cpu0_l2hit_s_l4), + .l2_tbnk_cpu0_rd_access_l4_dly (l2_tbnk1_cpu0_rd_access_l4_dly), + .l2_tbnk_cpu0_self_evict_l4_dly_q (l2_tbnk1_cpu0_self_evict_l4_dly_q), + .l2_tbnk_cpu0_single_ecc_err_l7_q (l2_tbnk1_cpu0_single_ecc_err_l7_q), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu0_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu0_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu0_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu0_vld_nxt_l5 (l2_tbnk1_cpu0_vld_nxt_l5), + .l2_tbnk_cpu0_wr_access_l4_dly (l2_tbnk1_cpu0_wr_access_l4_dly), + .l2_tbnk_cpu1_ccb_xfer_l4_dly2 (l2_tbnk1_cpu1_ccb_xfer_l4_dly2), + .l2_tbnk_cpu1_hit_l4 (l2_tbnk1_cpu1_hit_l4), + .l2_tbnk_cpu1_l2_inv_l4_dly2 (l2_tbnk1_cpu1_l2_inv_l4_dly2), + .l2_tbnk_cpu1_l2hit_e_l4 (l2_tbnk1_cpu1_l2hit_e_l4), + .l2_tbnk_cpu1_l2hit_s_l4 (l2_tbnk1_cpu1_l2hit_s_l4), + .l2_tbnk_cpu1_rd_access_l4_dly (l2_tbnk1_cpu1_rd_access_l4_dly), + .l2_tbnk_cpu1_self_evict_l4_dly_q (l2_tbnk1_cpu1_self_evict_l4_dly_q), + .l2_tbnk_cpu1_single_ecc_err_l7_q (l2_tbnk1_cpu1_single_ecc_err_l7_q), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu1_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu1_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu1_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu1_vld_nxt_l5 (l2_tbnk1_cpu1_vld_nxt_l5), + .l2_tbnk_cpu1_wr_access_l4_dly (l2_tbnk1_cpu1_wr_access_l4_dly), + .l2_tbnk_cpu2_ccb_xfer_l4_dly2 (l2_tbnk1_cpu2_ccb_xfer_l4_dly2), + .l2_tbnk_cpu2_hit_l4 (l2_tbnk1_cpu2_hit_l4), + .l2_tbnk_cpu2_l2_inv_l4_dly2 (l2_tbnk1_cpu2_l2_inv_l4_dly2), + .l2_tbnk_cpu2_l2hit_e_l4 (l2_tbnk1_cpu2_l2hit_e_l4), + .l2_tbnk_cpu2_l2hit_s_l4 (l2_tbnk1_cpu2_l2hit_s_l4), + .l2_tbnk_cpu2_rd_access_l4_dly (l2_tbnk1_cpu2_rd_access_l4_dly), + .l2_tbnk_cpu2_self_evict_l4_dly_q (l2_tbnk1_cpu2_self_evict_l4_dly_q), + .l2_tbnk_cpu2_single_ecc_err_l7_q (l2_tbnk1_cpu2_single_ecc_err_l7_q), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu2_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu2_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu2_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu2_vld_nxt_l5 (l2_tbnk1_cpu2_vld_nxt_l5), + .l2_tbnk_cpu2_wr_access_l4_dly (l2_tbnk1_cpu2_wr_access_l4_dly), + .l2_tbnk_cpu3_ccb_xfer_l4_dly2 (l2_tbnk1_cpu3_ccb_xfer_l4_dly2), + .l2_tbnk_cpu3_hit_l4 (l2_tbnk1_cpu3_hit_l4), + .l2_tbnk_cpu3_l2_inv_l4_dly2 (l2_tbnk1_cpu3_l2_inv_l4_dly2), + .l2_tbnk_cpu3_l2hit_e_l4 (l2_tbnk1_cpu3_l2hit_e_l4), + .l2_tbnk_cpu3_l2hit_s_l4 (l2_tbnk1_cpu3_l2hit_s_l4), + .l2_tbnk_cpu3_rd_access_l4_dly (l2_tbnk1_cpu3_rd_access_l4_dly), + .l2_tbnk_cpu3_self_evict_l4_dly_q (l2_tbnk1_cpu3_self_evict_l4_dly_q), + .l2_tbnk_cpu3_single_ecc_err_l7_q (l2_tbnk1_cpu3_single_ecc_err_l7_q), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_rd_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_rd_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_ecc_rmw_wr_l0 (l2_tbnk1_cpu3_snp_tag_ecc_rmw_wr_l0[1:0]), + .l2_tbnk_cpu3_snp_tag_wr_evict_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_early_l4_dly), + .l2_tbnk_cpu3_snp_tag_wr_l2_hit_early_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_l2_hit_early_l4_dly), + .l2_tbnk_cpu3_vld_nxt_l5 (l2_tbnk1_cpu3_vld_nxt_l5), + .l2_tbnk_cpu3_wr_access_l4_dly (l2_tbnk1_cpu3_wr_access_l4_dly), + .l2_tbnk_cpu_rvalid_init_nxt_l5 (l2_tbnk1_cpu_rvalid_init_nxt_l5[3:0]), + .l2_tbnk_cpu_rvalid_nxt_l5 (l2_tbnk1_cpu_rvalid_nxt_l5[3:0]), + .l2_tbnk_cpu_snp_hit_e_l4_q (l2_tbnk1_cpu_snp_hit_e_l4_q[3:0]), + .l2_tbnk_crit_qw_nxt_l5 (l2_tbnk1_crit_qw_nxt_l5), + .l2_tbnk_data_corrected_l7_q (l2_tbnk1_data_corrected_l7_q[143:0]), + .l2_tbnk_data_l6 (l2_tbnk1_data_l6[127:0]), + .l2_tbnk_dbg_ram_acc_l5a (l2_tbnk1_dbg_ram_acc_l5a), + .l2_tbnk_dbg_ram_acc_unit_nxt (l2_tbnk1_dbg_ram_acc_unit_nxt[2:0]), + .l2_tbnk_dbg_ram_id_nxt_l5 (l2_tbnk1_dbg_ram_id_nxt_l5[7:0]), + .l2_tbnk_dirty_l3_q (l2_tbnk1_dirty_l3_q), + .l2_tbnk_double_ecc_err_l7_q (l2_tbnk1_double_ecc_err_l7_q), + .l2_tbnk_early_rvalid_l4_q (l2_tbnk1_early_rvalid_l4_q), + .l2_tbnk_ecc_fixup_blk_arb (l2_tbnk1_ecc_fixup_blk_arb), + .l2_tbnk_ecc_fixup_inprog_dly_q (l2_tbnk1_ecc_fixup_inprog_dly_q), + .l2_tbnk_ecc_rmw_snp_tag_rd_l3_q (l2_tbnk1_ecc_rmw_snp_tag_rd_l3_q), + .l2_tbnk_ecc_syndrome_reg_q (l2_tbnk1_ecc_syndrome_reg_q[31:0]), + .l2_tbnk_evict_special_hazard_l3_q (l2_tbnk1_evict_special_hazard_l3_q), + .l2_tbnk_evict_special_hazard_rwvic_l3_q (l2_tbnk1_evict_special_hazard_rwvic_l3_q), + .l2_tbnk_excl_l4_q (l2_tbnk1_excl_l4_q), + .l2_tbnk_feq_addr_upd (l2_tbnk1_feq_addr_upd[44:6]), + .l2_tbnk_feq_clr_l4 (l2_tbnk1_feq_clr_l4), + .l2_tbnk_full_miss_l4_q (l2_tbnk1_full_miss_l4_q), + .l2_tbnk_hit_l4 (l2_tbnk1_hit_l4), + .l2_tbnk_hit_l7_q (l2_tbnk1_hit_l7_q), + .l2_tbnk_hit_way_l4_q (l2_tbnk1_hit_way_l4_q[3:0]), + .l2_tbnk_id_l6_q (l2_tbnk1_id_l6_q[9:0]), + .l2_tbnk_id_nxt_l5 (l2_tbnk1_id_nxt_l5[9:0]), + .l2_tbnk_idle (l2_tbnk1_idle), + .l2_tbnk_l2hit_e_l4 (l2_tbnk1_l2hit_e_l4), + .l2_tbnk_l2hit_s_l4 (l2_tbnk1_l2hit_s_l4), + .l2_tbnk_l2v_s_q (l2_tbnk1_l2v_s_q), + .l2_tbnk_l2v_vld_q (l2_tbnk1_l2v_vld_q), + .l2_tbnk_last_qw_l6_q (l2_tbnk1_last_qw_l6_q), + .l2_tbnk_last_qw_nxt_l5 (l2_tbnk1_last_qw_nxt_l5), + .l2_tbnk_lock_l4 (l2_tbnk1_lock_l4[2:0]), + .l2_tbnk_merrsr_data (l2_tbnk1_merrsr_data[32:0]), + .l2_tbnk_pf_cnt_dec_l4_dly (l2_tbnk1_pf_cnt_dec_l4_dly), + .l2_tbnk_pf_req_sel_for_fwd_l4 (l2_tbnk1_pf_req_sel_for_fwd_l4), + .l2_tbnk_prfm_nxt_l5 (l2_tbnk1_prfm_nxt_l5), + .l2_tbnk_prot_l4_q (l2_tbnk1_prot_l4_q[3:0]), + .l2_tbnk_qw_cnt_l3_q (l2_tbnk1_qw_cnt_l3_q[1:0]), + .l2_tbnk_raw_hit_l4_q (l2_tbnk1_raw_hit_l4_q), + .l2_tbnk_rbufid_nxt_l5 (l2_tbnk1_rbufid_nxt_l5[2:0]), + .l2_tbnk_rd_en_nxt_l5 (l2_tbnk1_rd_en_nxt_l5), + .l2_tbnk_rwvic_axi_read_err_l3_q (l2_tbnk1_rwvic_axi_read_err_l3_q), + .l2_tbnk_rwvic_ccb_dirty_l6_q (l2_tbnk1_rwvic_ccb_dirty_l6_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l3_q (l2_tbnk1_rwvic_ccb_ls_xfer_l3_q), + .l2_tbnk_rwvic_ccb_ls_xfer_l6_q (l2_tbnk1_rwvic_ccb_ls_xfer_l6_q), + .l2_tbnk_rwvic_cmo_inv_l7_q (l2_tbnk1_rwvic_cmo_inv_l7_q), + .l2_tbnk_rwvic_cmo_l7_q (l2_tbnk1_rwvic_cmo_l7_q), + .l2_tbnk_rwvic_cmo_pou_l6_q (l2_tbnk1_rwvic_cmo_pou_l6_q), + .l2_tbnk_rwvic_cmo_setway_ls_l6_q (l2_tbnk1_rwvic_cmo_setway_ls_l6_q), + .l2_tbnk_rwvic_ddi_l6_q (l2_tbnk1_rwvic_ddi_l6_q), + .l2_tbnk_rwvic_l2hit_e_l3_q (l2_tbnk1_rwvic_l2hit_e_l3_q), + .l2_tbnk_rwvic_l2hit_e_l7_q (l2_tbnk1_rwvic_l2hit_e_l7_q), + .l2_tbnk_rwvic_l2v_dirty_l7_q (l2_tbnk1_rwvic_l2v_dirty_l7_q), + .l2_tbnk_rwvic_l2v_page_attr_l7_q (l2_tbnk1_rwvic_l2v_page_attr_l7_q[3:0]), + .l2_tbnk_rwvic_l2v_vld_l6_q (l2_tbnk1_rwvic_l2v_vld_l6_q), + .l2_tbnk_rwvic_non_snp_fail_hazchk_l3 (l2_tbnk1_rwvic_non_snp_fail_hazchk_l3), + .l2_tbnk_rwvic_owner_l7_q (l2_tbnk1_rwvic_owner_l7_q[2:0]), + .l2_tbnk_rwvic_rd_type_l6_q (l2_tbnk1_rwvic_rd_type_l6_q), + .l2_tbnk_rwvic_snp_l3_q (l2_tbnk1_rwvic_snp_l3_q), + .l2_tbnk_rwvic_snp_l6_q (l2_tbnk1_rwvic_snp_l6_q), + .l2_tbnk_rwvic_tag_wr_l0 (l2_tbnk1_rwvic_tag_wr_l0), + .l2_tbnk_rwvic_wa_l6_q (l2_tbnk1_rwvic_wa_l6_q), + .l2_tbnk_size_l4_q (l2_tbnk1_size_l4_q[2:0]), + .l2_tbnk_snp_hit_e_l4_q (l2_tbnk1_snp_hit_e_l4_q), + .l2_tbnk_snp_hit_s_l4_q (l2_tbnk1_snp_hit_s_l4_q), + .l2_tbnk_snp_tag_wr_l2_hit_addr_l1 (l2_tbnk1_snp_tag_wr_l2_hit_addr_l1[44:7]), + .l2_tbnk_snp_tag_wr_l2_hit_state_l1 (l2_tbnk1_snp_tag_wr_l2_hit_state_l1[1:0]), + .l2_tbnk_snp_tag_wr_l2_hit_way_l1 (l2_tbnk1_snp_tag_wr_l2_hit_way_l1), + .l2_tbnk_special_evict_hazard_l3 (l2_tbnk1_special_evict_hazard_l3), + .l2_tbnk_special_hazard_l3_q (l2_tbnk1_special_hazard_l3_q), + .l2_tbnk_tag_ecc_dbl_rmw_wr_l1 (l2_tbnk1_tag_ecc_dbl_rmw_wr_l1), + .l2_tbnk_tag_ecc_err_cpu0_l4 (l2_tbnk1_tag_ecc_err_cpu0_l4), + .l2_tbnk_tag_ecc_err_cpu1_l4 (l2_tbnk1_tag_ecc_err_cpu1_l4), + .l2_tbnk_tag_ecc_err_cpu2_l4 (l2_tbnk1_tag_ecc_err_cpu2_l4), + .l2_tbnk_tag_ecc_err_cpu3_l4 (l2_tbnk1_tag_ecc_err_cpu3_l4), + .l2_tbnk_tag_ecc_err_l4 (l2_tbnk1_tag_ecc_err_l4), + .l2_tbnk_ulen_l4_q (l2_tbnk1_ulen_l4_q[1:0]), + .l2_tbnk_vld_init_l6_q (l2_tbnk1_vld_init_l6_q), + .l2_tbnk_vld_l6_q (l2_tbnk1_vld_l6_q), + .l2_tbnk_way_l4_q (l2_tbnk1_way_l4_q), + .l2_tbnk_way_nxt_l3a (l2_tbnk1_way_nxt_l3a), + .l2_tbnk_wr_data_l3 (l2_tbnk1_wr_data_l3[143:0]), + .l2_tbnk_wr_data_l4_en (l2_tbnk1_wr_data_l4_en), + .l2_tbnk_wr_non_crit_id_l4_q (l2_tbnk1_wr_non_crit_id_l4_q[11:0]), + + // inputs + .DFTCLKBYPASS (DFTCLKBYPASS), + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRAMHOLD (DFTRAMHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ), + .ck_areset_l2 (ck_areset_l2), + .ck_gclkl2 (ck_gclkb1), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .l2_acp_flsh_rd_cnt_active_glb_l2_dly (l2_acp_flsh_rd_cnt_active_glb_l2_dly), + .l2_acp_flsh_wr_cnt_active_glb_l2_dly (l2_acp_flsh_wr_cnt_active_glb_l2_dly), + .l2_acp_rd_haz_vld_l2_dly_q (l2_acp_rd_haz_vld_l2_dly_q), + .l2_acp_wr_haz_vld_l2_dly_q (l2_acp_wr_haz_vld_l2_dly_q), + .l2_actlr_disable_b2b_setway_hzd_opt_x2_ns (l2_actlr_disable_b2b_setway_hzd_opt_x2_ns), + .l2_actlr_disable_setway_opt (l2_actlr_disable_setway_opt), + .l2_actlr_plru_dynamic (l2_actlr_plru_dynamic), + .l2_actlr_plru_en (l2_actlr_plru_en), + .l2_actlr_plru_mode (l2_actlr_plru_mode[1:0]), + .l2_actlr_writeunique_disable (l2_actlr_writeunique_disable), + .l2_cfg_broadcastinner (l2_cfg_broadcastinner), + .l2_cfg_broadcastouter (l2_cfg_broadcastouter), + .l2_cpu0_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu0_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu0_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu0_ls_rd_haz_vld_l2_dly_q (l2_cpu0_ls_rd_haz_vld_l2_dly_q), + .l2_cpu0_ls_wr_haz_vld_l2_dly_q (l2_cpu0_ls_wr_haz_vld_l2_dly_q), + .l2_cpu1_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu1_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu1_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu1_ls_rd_haz_vld_l2_dly_q (l2_cpu1_ls_rd_haz_vld_l2_dly_q), + .l2_cpu1_ls_wr_haz_vld_l2_dly_q (l2_cpu1_ls_wr_haz_vld_l2_dly_q), + .l2_cpu2_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu2_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu2_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu2_ls_rd_haz_vld_l2_dly_q (l2_cpu2_ls_rd_haz_vld_l2_dly_q), + .l2_cpu2_ls_wr_haz_vld_l2_dly_q (l2_cpu2_ls_wr_haz_vld_l2_dly_q), + .l2_cpu3_flsh_ls_rd_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_rd_cnt_active_glb_l2_dly), + .l2_cpu3_flsh_ls_wr_cnt_active_glb_l2_dly (l2_cpu3_tbnk1_flsh_ls_wr_cnt_active_glb_l2_dly), + .l2_cpu3_ls_rd_haz_vld_l2_dly_q (l2_cpu3_ls_rd_haz_vld_l2_dly_q), + .l2_cpu3_ls_wr_haz_vld_l2_dly_q (l2_cpu3_ls_wr_haz_vld_l2_dly_q), + .l2_ctlr_x1_wr_q (l2_ctlr_x1_wr_q), + .l2_ctlr_x2_ns (l2_ctlr_x2_ns[9:0]), + .l2_mbist2_snp0_outdata_b2 (l2_mbist2_tbnk1_snp0_outdata_b2[79:0]), + .l2_mbist2_snp0_outdata_vld_b2 (l2_mbist2_tbnk1_snp0_outdata_vld_b2), + .l2_mbist2_snp1_outdata_b2 (l2_mbist2_tbnk1_snp1_outdata_b2[79:0]), + .l2_mbist2_snp1_outdata_vld_b2 (l2_mbist2_tbnk1_snp1_outdata_vld_b2), + .l2_mbist2_snp2_outdata_b2 (l2_mbist2_tbnk1_snp2_outdata_b2[79:0]), + .l2_mbist2_snp2_outdata_vld_b2 (l2_mbist2_tbnk1_snp2_outdata_vld_b2), + .l2_mbist2_snp3_outdata_b2 (l2_mbist2_tbnk1_snp3_outdata_b2[79:0]), + .l2_mbist2_snp3_outdata_vld_b2 (l2_mbist2_tbnk1_snp3_outdata_vld_b2), + .l2_no_ram_acc_nxt_cycle (l2_no_ram_acc_nxt_cycle), + .l2_rstdisable_x1_q (l2_rstdisable_x1_q), + .l2_skyros_intf (1'b1), + .l2_tbnk_addr_l1 (l2_tbnk1_addr_l1[44:0]), + .l2_tbnk_asq_cmp_evict_l3_q (l2_tbnk1_asq_cmp_evict_l3_q), + .l2_tbnk_asq_full_flsh (l2_tbnk1_asq_full_flsh), + .l2_tbnk_asq_nc_so_dev_limit (l2_tbnk1_asq_nc_so_dev_limit), + .l2_tbnk_cache_attr_l1 (l2_tbnk1_cache_attr_l1[2:0]), + .l2_tbnk_cfg_ecc_en (l2_tbnk1_cfg_ecc_en), + .l2_tbnk_cpu0_peq_full_q (l2_tbnk1_cpu0_peq_full_q), + .l2_tbnk_cpu0_peq_hit_q (l2_tbnk1_cpu0_peq_hit_q), + .l2_tbnk_cpu0_peq_self_evict_l3_q (l2_tbnk1_cpu0_peq_self_evict_l3_q), + .l2_tbnk_cpu0_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu0_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu0_snp_hit_e_l3 (l2_tbnk1_cpu0_snp_hit_e_l3), + .l2_tbnk_cpu0_snp_hit_s_l3 (l2_tbnk1_cpu0_snp_hit_s_l3), + .l2_tbnk_cpu0_snp_setway_addr_l3 (l2_tbnk1_cpu0_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu0_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu0_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu0_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu0_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu1_peq_full_q (l2_tbnk1_cpu1_peq_full_q), + .l2_tbnk_cpu1_peq_hit_q (l2_tbnk1_cpu1_peq_hit_q), + .l2_tbnk_cpu1_peq_self_evict_l3_q (l2_tbnk1_cpu1_peq_self_evict_l3_q), + .l2_tbnk_cpu1_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu1_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu1_snp_hit_e_l3 (l2_tbnk1_cpu1_snp_hit_e_l3), + .l2_tbnk_cpu1_snp_hit_s_l3 (l2_tbnk1_cpu1_snp_hit_s_l3), + .l2_tbnk_cpu1_snp_setway_addr_l3 (l2_tbnk1_cpu1_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu1_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu1_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu1_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu1_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu2_peq_full_q (l2_tbnk1_cpu2_peq_full_q), + .l2_tbnk_cpu2_peq_hit_q (l2_tbnk1_cpu2_peq_hit_q), + .l2_tbnk_cpu2_peq_self_evict_l3_q (l2_tbnk1_cpu2_peq_self_evict_l3_q), + .l2_tbnk_cpu2_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu2_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu2_snp_hit_e_l3 (l2_tbnk1_cpu2_snp_hit_e_l3), + .l2_tbnk_cpu2_snp_hit_s_l3 (l2_tbnk1_cpu2_snp_hit_s_l3), + .l2_tbnk_cpu2_snp_setway_addr_l3 (l2_tbnk1_cpu2_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu2_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu2_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu2_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu2_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_cpu3_peq_full_q (l2_tbnk1_cpu3_peq_full_q), + .l2_tbnk_cpu3_peq_hit_q (l2_tbnk1_cpu3_peq_hit_q), + .l2_tbnk_cpu3_peq_self_evict_l3_q (l2_tbnk1_cpu3_peq_self_evict_l3_q), + .l2_tbnk_cpu3_peq_self_evict_wbna_l3_q (l2_tbnk1_cpu3_peq_self_evict_wbna_l3_q), + .l2_tbnk_cpu3_snp_hit_e_l3 (l2_tbnk1_cpu3_snp_hit_e_l3), + .l2_tbnk_cpu3_snp_hit_s_l3 (l2_tbnk1_cpu3_snp_hit_s_l3), + .l2_tbnk_cpu3_snp_setway_addr_l3 (l2_tbnk1_cpu3_snp_setway_addr_l3[44:14]), + .l2_tbnk_cpu3_snp_tag_ecc_err_tp_l4_q (l2_tbnk1_cpu3_snp_tag_ecc_err_tp_l4_q), + .l2_tbnk_cpu3_snp_tag_wr_evict_qual_l4_dly (l2_tbnk1_cpu3_snp_tag_wr_evict_qual_l4_dly), + .l2_tbnk_dirty_l1 (l2_tbnk1_dirty_l1), + .l2_tbnk_dis_ns_dbg_arr_acc_x2 (l2_tbnk1_dis_ns_dbg_arr_acc_x2), + .l2_tbnk_excl_l1 (l2_tbnk1_excl_l1), + .l2_tbnk_feq_alloc_failed_l4 (l2_tbnk1_feq_alloc_failed_l4), + .l2_tbnk_feq_axi_wr_vld_not_popped (l2_tbnk1_feq_axi_wr_vld_not_popped), + .l2_tbnk_feq_frc_incl_l3a (l2_tbnk1_feq_frc_incl_l3a[15:0]), + .l2_tbnk_feq_kill_l3 (l2_tbnk1_feq_kill_l3), + .l2_tbnk_feq_last_id_q (l2_tbnk1_feq_last_id_q[4:0]), + .l2_tbnk_feq_tbnk_id_update_hit_prfm_or_l3 (l2_tbnk1_feq_tbnk_id_update_hit_prfm_or_l3), + .l2_tbnk_feq_tbnk_id_update_or_l3 (l2_tbnk1_feq_tbnk_id_update_or_l3), + .l2_tbnk_hwrst_done_x2 (l2_tbnk_hwrst_done_x2), + .l2_tbnk_hwrst_idx_x1_q (l2_tbnk_hwrst_idx_x1_q[13:0]), + .l2_tbnk_id_l1 (l2_tbnk1_id_l1[9:0]), + .l2_tbnk_init_req_l1 (l2_tbnk1_init_req_l1), + .l2_tbnk_kill_l2 (l2_tbnk1_kill_l2), + .l2_tbnk_l2bb_fake_wr_l1 (l2_tbnk1_l2bb_fake_wr_l1), + .l2_tbnk_l2bb_wr_l1 (l2_tbnk1_l2bb_wr_l1), + .l2_tbnk_last_qw_l1 (l2_tbnk1_last_qw_l1), + .l2_tbnk_lock_l1 (l2_tbnk1_lock_l1[2:0]), + .l2_tbnk_page_attr_l1 (l2_tbnk1_page_attr_l1[9:0]), + .l2_tbnk_partial_dw_wr_l1 (l2_tbnk1_partial_dw_wr_l1), + .l2_tbnk_pf_hazard_l3 (l2_tbnk1_pf_hazard_l3), + .l2_tbnk_prfm_l1 (l2_tbnk1_prfm_l1), + .l2_tbnk_prot_l1 (l2_tbnk1_prot_l1[3:0]), + .l2_tbnk_qw_cnt_l1 (l2_tbnk1_qw_cnt_l1[1:0]), + .l2_tbnk_rd_fail_hazchk_feq_l3 (l2_tbnk1_rd_fail_hazchk_feq_l3), + .l2_tbnk_rwvic_axi_read_err_l1 (l2_tbnk1_rwvic_axi_read_err_l1), + .l2_tbnk_rwvic_ccb_ls_xfer_l1 (l2_tbnk1_rwvic_ccb_ls_xfer_l1), + .l2_tbnk_rwvic_ccb_way_l1 (l2_tbnk1_rwvic_ccb_way_l1[3:0]), + .l2_tbnk_rwvic_cmo_clean_l1 (l2_tbnk1_rwvic_cmo_clean_l1), + .l2_tbnk_rwvic_cmo_inv_l1 (l2_tbnk1_rwvic_cmo_inv_l1), + .l2_tbnk_rwvic_cmo_pou_l1 (l2_tbnk1_rwvic_cmo_pou_l1), + .l2_tbnk_rwvic_cmo_setway_l1 (l2_tbnk1_rwvic_cmo_setway_l1), + .l2_tbnk_rwvic_cmo_setway_ls_full_miss_l1 (l2_tbnk1_rwvic_cmo_setway_ls_full_miss_l1), + .l2_tbnk_rwvic_cpu_fb_id_l1 (l2_tbnk1_rwvic_cpu_fb_id_l1[2:0]), + .l2_tbnk_rwvic_cpu_id_dcd_l1 (l2_tbnk1_rwvic_cpu_id_dcd_l1[3:0]), + .l2_tbnk_rwvic_feq_cmp_l3_q (l2_tbnk1_rwvic_feq_cmp_l3_q), + .l2_tbnk_rwvic_frc_l2hit_fwd_l1 (l2_tbnk1_rwvic_frc_l2hit_fwd_l1), + .l2_tbnk_rwvic_l2hit_e_l1 (l2_tbnk1_rwvic_l2hit_e_l1), + .l2_tbnk_rwvic_mesi_sh_l1 (l2_tbnk1_rwvic_mesi_sh_l1), + .l2_tbnk_rwvic_owner_l1 (l2_tbnk1_rwvic_owner_l1[2:0]), + .l2_tbnk_rwvic_snp_clr_dirty_l1 (l2_tbnk1_rwvic_snp_clr_dirty_l1), + .l2_tbnk_rwvic_snp_inv_l1 (l2_tbnk1_rwvic_snp_inv_l1), + .l2_tbnk_rwvic_snp_l1 (l2_tbnk1_rwvic_snp_l1), + .l2_tbnk_rwvic_type_l1 (l2_tbnk1_rwvic_type_l1[3:0]), + .l2_tbnk_rwvic_wa_l1 (l2_tbnk1_rwvic_wa_l1), + .l2_tbnk_sel_l1 (l2_tbnk1_sel_l1[13:0]), + .l2_tbnk_size_l1 (l2_tbnk1_size_l1[2:0]), + .l2_tbnk_snp_byp_peq_haz_pending_q (l2_tbnk1_snp_byp_peq_haz_pending_q), + .l2_tbnk_snp_dvm_cmpl_l1 (l2_tbnk1_snp_dvm_cmpl_l1), + .l2_tbnk_snp_hit_feq_evict_l4_dly (l2_tbnk1_snp_hit_feq_evict_l4_dly), + .l2_tbnk_snp_rd_feq_id_cmp_l4_dly_q (l2_tbnk1_snp_rd_feq_id_cmp_l4_dly_q[4:0]), + .l2_tbnk_snp_tag_double_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_double_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_snp_tag_single_ecc_err_l4_dly_q (l2_tbnk1_snp_tag_single_ecc_err_l4_dly_q[7:0]), + .l2_tbnk_sync_l1 (l2_tbnk1_sync_l1), + .l2_tbnk_type_l1 (l2_tbnk1_type_l1[6:0]), + .l2_tbnk_ulen_l1 (l2_tbnk1_ulen_l1[1:0]), + .l2_tbnk_way_l1 (l2_tbnk1_way_l1), + .l2_tbnk_wr_data_l3a_q (l2_tbnk1_wr_data_l3a_q[127:0]), + .l2_tbnk_wr_err_l1 (l2_tbnk1_wr_err_l1), + .l2_tbnk_wr_fail_feq_full_l3 (l2_tbnk1_wr_fail_feq_full_l3), + .l2_tbnk_wr_fail_hazchk_feq_l3 (l2_tbnk1_wr_fail_hazchk_feq_l3), + .l2_tbnk_wr_non_crit_id_l1 (l2_tbnk1_wr_non_crit_id_l1[11:0]), + .l2_tbnk_wr_strb_mask_l3a_q (l2_tbnk1_wr_strb_mask_l3a_q[15:0]) + ); // ul2_tbnk1 + + maia_dt_pclk udt_pclk( // outputs + .CTICHINACK (CTICHINACK[3:0]), + .CTICHOUT (CTICHOUT[3:0]), + .CTIIRQ (CTIIRQ[`MAIA_CN:0]), + .DBGPWRUPREQ (DBGPWRUPREQ[`MAIA_CN:0]), + .PMUSNAPSHOTACK (PMUSNAPSHOTACK[`MAIA_CN:0]), + .PRDATADBG (PRDATADBG[31:0]), + .PREADYDBG (PREADYDBG), + .PSLVERRDBG (PSLVERRDBG), + .dt_cpu0_apb_active_pclk (dt_cpu0_apb_active_pclk), + .dt_cpu0_cti_triginack_1to0_pclk (dt_cpu0_cti_triginack_1to0_pclk[1:0]), + .dt_cpu0_cti_triginack_7to4_pclk (dt_cpu0_cti_triginack_7to4_pclk[3:0]), + .dt_cpu0_cti_trigout_1to0_pclk (dt_cpu0_cti_trigout_1to0_pclk[1:0]), + .dt_cpu0_cti_trigout_7to4_pclk (dt_cpu0_cti_trigout_7to4_pclk[3:0]), + .dt_cpu0_dbif_addr_pclk (dt_cpu0_dbif_addr_pclk[14:2]), + .dt_cpu0_dbif_locked_pclk (dt_cpu0_dbif_locked_pclk), + .dt_cpu0_dbif_req_pclk (dt_cpu0_dbif_req_pclk), + .dt_cpu0_dbif_wrdata_pclk (dt_cpu0_dbif_wrdata_pclk[31:0]), + .dt_cpu0_dbif_write_pclk (dt_cpu0_dbif_write_pclk), + .dt_cpu0_edacr_frc_idleack_pclk (dt_cpu0_edacr_frc_idleack_pclk), + .dt_cpu0_edbgrq_pclk (dt_cpu0_edbgrq_pclk), + .dt_cpu0_edecr_osuce_pclk (dt_cpu0_edecr_osuce_pclk), + .dt_cpu0_edecr_rce_pclk (dt_cpu0_edecr_rce_pclk), + .dt_cpu0_edecr_ss_pclk (dt_cpu0_edecr_ss_pclk), + .dt_cpu0_edprcr_corepurq_pclk (dt_cpu0_edprcr_corepurq_pclk), + .dt_cpu0_noclkstop_pclk (dt_cpu0_noclkstop_pclk), + .dt_cpu0_pmusnapshot_req_pclk (dt_cpu0_pmusnapshot_req_pclk), + .dt_cpu0_poreset_status_ack_pclk (dt_cpu0_poreset_status_ack_pclk), + .dt_cpu0_trcauxctlr_sb_rcg_disable_pclk (dt_cpu0_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_apb_active_pclk (dt_cpu1_apb_active_pclk), + .dt_cpu1_cti_triginack_1to0_pclk (dt_cpu1_cti_triginack_1to0_pclk[1:0]), + .dt_cpu1_cti_triginack_7to4_pclk (dt_cpu1_cti_triginack_7to4_pclk[3:0]), + .dt_cpu1_cti_trigout_1to0_pclk (dt_cpu1_cti_trigout_1to0_pclk[1:0]), + .dt_cpu1_cti_trigout_7to4_pclk (dt_cpu1_cti_trigout_7to4_pclk[3:0]), + .dt_cpu1_dbif_addr_pclk (dt_cpu1_dbif_addr_pclk[14:2]), + .dt_cpu1_dbif_locked_pclk (dt_cpu1_dbif_locked_pclk), + .dt_cpu1_dbif_req_pclk (dt_cpu1_dbif_req_pclk), + .dt_cpu1_dbif_wrdata_pclk (dt_cpu1_dbif_wrdata_pclk[31:0]), + .dt_cpu1_dbif_write_pclk (dt_cpu1_dbif_write_pclk), + .dt_cpu1_edacr_frc_idleack_pclk (dt_cpu1_edacr_frc_idleack_pclk), + .dt_cpu1_edbgrq_pclk (dt_cpu1_edbgrq_pclk), + .dt_cpu1_edecr_osuce_pclk (dt_cpu1_edecr_osuce_pclk), + .dt_cpu1_edecr_rce_pclk (dt_cpu1_edecr_rce_pclk), + .dt_cpu1_edecr_ss_pclk (dt_cpu1_edecr_ss_pclk), + .dt_cpu1_edprcr_corepurq_pclk (dt_cpu1_edprcr_corepurq_pclk), + .dt_cpu1_noclkstop_pclk (dt_cpu1_noclkstop_pclk), + .dt_cpu1_pmusnapshot_req_pclk (dt_cpu1_pmusnapshot_req_pclk), + .dt_cpu1_poreset_status_ack_pclk (dt_cpu1_poreset_status_ack_pclk), + .dt_cpu1_trcauxctlr_sb_rcg_disable_pclk (dt_cpu1_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_apb_active_pclk (dt_cpu2_apb_active_pclk), + .dt_cpu2_cti_triginack_1to0_pclk (dt_cpu2_cti_triginack_1to0_pclk[1:0]), + .dt_cpu2_cti_triginack_7to4_pclk (dt_cpu2_cti_triginack_7to4_pclk[3:0]), + .dt_cpu2_cti_trigout_1to0_pclk (dt_cpu2_cti_trigout_1to0_pclk[1:0]), + .dt_cpu2_cti_trigout_7to4_pclk (dt_cpu2_cti_trigout_7to4_pclk[3:0]), + .dt_cpu2_dbif_addr_pclk (dt_cpu2_dbif_addr_pclk[14:2]), + .dt_cpu2_dbif_locked_pclk (dt_cpu2_dbif_locked_pclk), + .dt_cpu2_dbif_req_pclk (dt_cpu2_dbif_req_pclk), + .dt_cpu2_dbif_wrdata_pclk (dt_cpu2_dbif_wrdata_pclk[31:0]), + .dt_cpu2_dbif_write_pclk (dt_cpu2_dbif_write_pclk), + .dt_cpu2_edacr_frc_idleack_pclk (dt_cpu2_edacr_frc_idleack_pclk), + .dt_cpu2_edbgrq_pclk (dt_cpu2_edbgrq_pclk), + .dt_cpu2_edecr_osuce_pclk (dt_cpu2_edecr_osuce_pclk), + .dt_cpu2_edecr_rce_pclk (dt_cpu2_edecr_rce_pclk), + .dt_cpu2_edecr_ss_pclk (dt_cpu2_edecr_ss_pclk), + .dt_cpu2_edprcr_corepurq_pclk (dt_cpu2_edprcr_corepurq_pclk), + .dt_cpu2_noclkstop_pclk (dt_cpu2_noclkstop_pclk), + .dt_cpu2_pmusnapshot_req_pclk (dt_cpu2_pmusnapshot_req_pclk), + .dt_cpu2_poreset_status_ack_pclk (dt_cpu2_poreset_status_ack_pclk), + .dt_cpu2_trcauxctlr_sb_rcg_disable_pclk (dt_cpu2_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_apb_active_pclk (dt_cpu3_apb_active_pclk), + .dt_cpu3_cti_triginack_1to0_pclk (dt_cpu3_cti_triginack_1to0_pclk[1:0]), + .dt_cpu3_cti_triginack_7to4_pclk (dt_cpu3_cti_triginack_7to4_pclk[3:0]), + .dt_cpu3_cti_trigout_1to0_pclk (dt_cpu3_cti_trigout_1to0_pclk[1:0]), + .dt_cpu3_cti_trigout_7to4_pclk (dt_cpu3_cti_trigout_7to4_pclk[3:0]), + .dt_cpu3_dbif_addr_pclk (dt_cpu3_dbif_addr_pclk[14:2]), + .dt_cpu3_dbif_locked_pclk (dt_cpu3_dbif_locked_pclk), + .dt_cpu3_dbif_req_pclk (dt_cpu3_dbif_req_pclk), + .dt_cpu3_dbif_wrdata_pclk (dt_cpu3_dbif_wrdata_pclk[31:0]), + .dt_cpu3_dbif_write_pclk (dt_cpu3_dbif_write_pclk), + .dt_cpu3_edacr_frc_idleack_pclk (dt_cpu3_edacr_frc_idleack_pclk), + .dt_cpu3_edbgrq_pclk (dt_cpu3_edbgrq_pclk), + .dt_cpu3_edecr_osuce_pclk (dt_cpu3_edecr_osuce_pclk), + .dt_cpu3_edecr_rce_pclk (dt_cpu3_edecr_rce_pclk), + .dt_cpu3_edecr_ss_pclk (dt_cpu3_edecr_ss_pclk), + .dt_cpu3_edprcr_corepurq_pclk (dt_cpu3_edprcr_corepurq_pclk), + .dt_cpu3_noclkstop_pclk (dt_cpu3_noclkstop_pclk), + .dt_cpu3_pmusnapshot_req_pclk (dt_cpu3_pmusnapshot_req_pclk), + .dt_cpu3_poreset_status_ack_pclk (dt_cpu3_poreset_status_ack_pclk), + .dt_cpu3_trcauxctlr_sb_rcg_disable_pclk (dt_cpu3_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + + // inputs + .CIHSBYPASS (CIHSBYPASS[3:0]), + .CISBYPASS (CISBYPASS), + .CLUSTERIDAFF1 (CLUSTERIDAFF1[7:0]), + .CLUSTERIDAFF2 (CLUSTERIDAFF2[7:0]), + .CRYPTODISABLE (CRYPTODISABLE[`MAIA_CN:0]), + .CTICHIN (CTICHIN[3:0]), + .CTICHOUTACK (CTICHOUTACK[3:0]), + .CTIIRQACK (CTIIRQACK[`MAIA_CN:0]), + .DBGEN (DBGEN[`MAIA_CN:0]), + .DBGPWRDUP (DBGPWRDUP[`MAIA_CN:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .EDBGRQ (EDBGRQ[`MAIA_CN:0]), + .GICCDISABLE (GICCDISABLE), + .NIDEN (NIDEN[`MAIA_CN:0]), + .PADDRDBG (PADDRDBG[21:2]), + .PADDRDBG31 (PADDRDBG31), + .PCLKDBG (PCLKDBG), + .PCLKENDBG (PCLKENDBG), + .PENABLEDBG (PENABLEDBG), + .PMUSNAPSHOTREQ (PMUSNAPSHOTREQ[`MAIA_CN:0]), + .PSELDBG (PSELDBG), + .PWDATADBG (PWDATADBG[31:0]), + .PWRITEDBG (PWRITEDBG), + .SPIDEN (SPIDEN[`MAIA_CN:0]), + .SPNIDEN (SPNIDEN[`MAIA_CN:0]), + .ck_cpu0_dt_standbywfx (ck_cpu0_dt_standbywfx), + .ck_cpu0_dt_wfx_ack (ck_cpu0_dt_wfx_ack), + .ck_cpu0_poreset_status (ck_cpu0_poreset_status), + .ck_cpu1_dt_standbywfx (ck_cpu1_dt_standbywfx), + .ck_cpu1_dt_wfx_ack (ck_cpu1_dt_wfx_ack), + .ck_cpu1_poreset_status (ck_cpu1_poreset_status), + .ck_cpu2_dt_standbywfx (ck_cpu2_dt_standbywfx), + .ck_cpu2_dt_wfx_ack (ck_cpu2_dt_wfx_ack), + .ck_cpu2_poreset_status (ck_cpu2_poreset_status), + .ck_cpu3_dt_standbywfx (ck_cpu3_dt_standbywfx), + .ck_cpu3_dt_wfx_ack (ck_cpu3_dt_wfx_ack), + .ck_cpu3_poreset_status (ck_cpu3_poreset_status), + .ck_dt_cpu0_coredbg_in_reset_gclk (ck_dt_cpu0_coredbg_in_reset_gclk), + .ck_dt_cpu0_cti_trigin_1to0_gclk (ck_dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu0_et_oslock_gclk (ck_dt_cpu0_et_oslock_gclk), + .ck_dt_cpu0_hlt_dbgevt_ok_gclk (ck_dt_cpu0_hlt_dbgevt_ok_gclk), + .ck_dt_cpu0_os_double_lock_gclk (ck_dt_cpu0_os_double_lock_gclk), + .ck_dt_cpu0_pmusnapshot_ack_gclk (ck_dt_cpu0_pmusnapshot_ack_gclk), + .ck_dt_cpu0_wfx_dbg_req_gclk (ck_dt_cpu0_wfx_dbg_req_gclk), + .ck_dt_cpu1_coredbg_in_reset_gclk (ck_dt_cpu1_coredbg_in_reset_gclk), + .ck_dt_cpu1_cti_trigin_1to0_gclk (ck_dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu1_et_oslock_gclk (ck_dt_cpu1_et_oslock_gclk), + .ck_dt_cpu1_hlt_dbgevt_ok_gclk (ck_dt_cpu1_hlt_dbgevt_ok_gclk), + .ck_dt_cpu1_os_double_lock_gclk (ck_dt_cpu1_os_double_lock_gclk), + .ck_dt_cpu1_pmusnapshot_ack_gclk (ck_dt_cpu1_pmusnapshot_ack_gclk), + .ck_dt_cpu1_wfx_dbg_req_gclk (ck_dt_cpu1_wfx_dbg_req_gclk), + .ck_dt_cpu2_coredbg_in_reset_gclk (ck_dt_cpu2_coredbg_in_reset_gclk), + .ck_dt_cpu2_cti_trigin_1to0_gclk (ck_dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu2_et_oslock_gclk (ck_dt_cpu2_et_oslock_gclk), + .ck_dt_cpu2_hlt_dbgevt_ok_gclk (ck_dt_cpu2_hlt_dbgevt_ok_gclk), + .ck_dt_cpu2_os_double_lock_gclk (ck_dt_cpu2_os_double_lock_gclk), + .ck_dt_cpu2_pmusnapshot_ack_gclk (ck_dt_cpu2_pmusnapshot_ack_gclk), + .ck_dt_cpu2_wfx_dbg_req_gclk (ck_dt_cpu2_wfx_dbg_req_gclk), + .ck_dt_cpu3_coredbg_in_reset_gclk (ck_dt_cpu3_coredbg_in_reset_gclk), + .ck_dt_cpu3_cti_trigin_1to0_gclk (ck_dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu3_et_oslock_gclk (ck_dt_cpu3_et_oslock_gclk), + .ck_dt_cpu3_hlt_dbgevt_ok_gclk (ck_dt_cpu3_hlt_dbgevt_ok_gclk), + .ck_dt_cpu3_os_double_lock_gclk (ck_dt_cpu3_os_double_lock_gclk), + .ck_dt_cpu3_pmusnapshot_ack_gclk (ck_dt_cpu3_pmusnapshot_ack_gclk), + .ck_dt_cpu3_wfx_dbg_req_gclk (ck_dt_cpu3_wfx_dbg_req_gclk), + .dt_cpu0_cti_trigin_7to4_gclk (dt_cpu0_cti_trigin_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_7to4_gclk (dt_cpu0_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu0_cti_trigoutack_bit1_gclk (dt_cpu0_cti_trigoutack_bit1_gclk), + .dt_cpu0_dbif_ack_gclk (dt_cpu0_dbif_ack_gclk), + .dt_cpu0_dbif_err_gclk (dt_cpu0_dbif_err_gclk), + .dt_cpu0_dbif_rddata_gclk (dt_cpu0_dbif_rddata_gclk[31:0]), + .dt_cpu0_halt_ack_gclk (dt_cpu0_halt_ack_gclk), + .dt_cpu1_cti_trigin_7to4_gclk (dt_cpu1_cti_trigin_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_7to4_gclk (dt_cpu1_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu1_cti_trigoutack_bit1_gclk (dt_cpu1_cti_trigoutack_bit1_gclk), + .dt_cpu1_dbif_ack_gclk (dt_cpu1_dbif_ack_gclk), + .dt_cpu1_dbif_err_gclk (dt_cpu1_dbif_err_gclk), + .dt_cpu1_dbif_rddata_gclk (dt_cpu1_dbif_rddata_gclk[31:0]), + .dt_cpu1_halt_ack_gclk (dt_cpu1_halt_ack_gclk), + .dt_cpu2_cti_trigin_7to4_gclk (dt_cpu2_cti_trigin_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_7to4_gclk (dt_cpu2_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu2_cti_trigoutack_bit1_gclk (dt_cpu2_cti_trigoutack_bit1_gclk), + .dt_cpu2_dbif_ack_gclk (dt_cpu2_dbif_ack_gclk), + .dt_cpu2_dbif_err_gclk (dt_cpu2_dbif_err_gclk), + .dt_cpu2_dbif_rddata_gclk (dt_cpu2_dbif_rddata_gclk[31:0]), + .dt_cpu2_halt_ack_gclk (dt_cpu2_halt_ack_gclk), + .dt_cpu3_cti_trigin_7to4_gclk (dt_cpu3_cti_trigin_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_7to4_gclk (dt_cpu3_cti_trigoutack_7to4_gclk[3:0]), + .dt_cpu3_cti_trigoutack_bit1_gclk (dt_cpu3_cti_trigoutack_bit1_gclk), + .dt_cpu3_dbif_ack_gclk (dt_cpu3_dbif_ack_gclk), + .dt_cpu3_dbif_err_gclk (dt_cpu3_dbif_err_gclk), + .dt_cpu3_dbif_rddata_gclk (dt_cpu3_dbif_rddata_gclk[31:0]), + .dt_cpu3_halt_ack_gclk (dt_cpu3_halt_ack_gclk), + .nPRESETDBG (nPRESETDBG) + ); // udt_pclk + + maia_intctrl uic( // outputs + .ICCTDATA (ICCTDATA[15:0]), + .ICCTID (ICCTID[1:0]), + .ICCTLAST (ICCTLAST), + .ICCTVALID (ICCTVALID), + .ICDTREADY (ICDTREADY), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr_o[`MAIA_CN:0]), + .ic_cpu0_l2_dsb_block (ic_cpu0_l2_dsb_block), + .ic_cpu0_spr_rd_data (ic_cpu0_spr_rd_data[63:0]), + .ic_cpu1_l2_dsb_block (ic_cpu1_l2_dsb_block), + .ic_cpu1_spr_rd_data (ic_cpu1_spr_rd_data[63:0]), + .ic_cpu2_l2_dsb_block (ic_cpu2_l2_dsb_block), + .ic_cpu2_spr_rd_data (ic_cpu2_spr_rd_data[63:0]), + .ic_cpu3_l2_dsb_block (ic_cpu3_l2_dsb_block), + .ic_cpu3_spr_rd_data (ic_cpu3_spr_rd_data[63:0]), + .ic_el_change_complete_o (ic_el_change_complete_o[`MAIA_CN:0]), + .ic_hcr_change_complete_o (ic_hcr_change_complete_o[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0_o[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1_o[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc_o[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .ic_p_rdata (ic_p_rdata[31:0]), + .ic_p_rdata_valid (ic_p_rdata_valid), + .ic_p_ready (ic_p_ready), + .ic_p_valid (ic_p_valid[`MAIA_CN:0]), + .ic_sample_spr_o (ic_sample_spr_o[`MAIA_CN:0]), + .ic_scr_change_complete_o (ic_scr_change_complete_o[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en_o[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en_o[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en_o[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en_o[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap_o[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap_o[`MAIA_CN:0]), + .nVCPUMNTIRQ (nVCPUMNTIRQ[`MAIA_CN:0]), + + // inputs + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .GICCDISABLE (GICCDISABLE), + .ICCTREADY (ICCTREADY), + .ICDTDATA (ICDTDATA[15:0]), + .ICDTDEST (ICDTDEST[1:0]), + .ICDTLAST (ICDTLAST), + .ICDTVALID (ICDTVALID), + .ck_areset_l2 (ck_areset_l2), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_crcx_clk_en_n_ic (ck_cpu0_crcx_clk_en_n_ic), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_crcx_clk_en_n_ic (ck_cpu1_crcx_clk_en_n_ic), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_crcx_clk_en_n_ic (ck_cpu2_crcx_clk_en_n_ic), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_crcx_clk_en_n_ic (ck_cpu3_crcx_clk_en_n_ic), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_aa64naa32_i (ds_cpu0_ic_aa64naa32_i), + .ds_cpu0_cpsr_mode_i (ds_cpu0_ic_cpsr_mode_i[4:0]), + .ds_cpu0_hcr_change_i (ds_cpu0_ic_hcr_change_i), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_l2_spr_addr (ds_cpu0_l2_spr_addr[8:0]), + .ds_cpu0_l2_spr_dw (ds_cpu0_l2_spr_dw), + .ds_cpu0_l2_spr_rd (ds_cpu0_l2_spr_rd), + .ds_cpu0_l2_spr_wr (ds_cpu0_l2_spr_wr), + .ds_cpu0_l2_spr_wr_data (ds_cpu0_l2_spr_wr_data[63:0]), + .ds_cpu0_sample_spr_i (ds_cpu0_ic_sample_spr_i), + .ds_cpu0_scr_change_i (ds_cpu0_ic_scr_change_i), + .ds_cpu1_aa64naa32_i (ds_cpu1_ic_aa64naa32_i), + .ds_cpu1_cpsr_mode_i (ds_cpu1_ic_cpsr_mode_i[4:0]), + .ds_cpu1_hcr_change_i (ds_cpu1_ic_hcr_change_i), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_l2_spr_addr (ds_cpu1_l2_spr_addr[8:0]), + .ds_cpu1_l2_spr_dw (ds_cpu1_l2_spr_dw), + .ds_cpu1_l2_spr_rd (ds_cpu1_l2_spr_rd), + .ds_cpu1_l2_spr_wr (ds_cpu1_l2_spr_wr), + .ds_cpu1_l2_spr_wr_data (ds_cpu1_l2_spr_wr_data[63:0]), + .ds_cpu1_sample_spr_i (ds_cpu1_ic_sample_spr_i), + .ds_cpu1_scr_change_i (ds_cpu1_ic_scr_change_i), + .ds_cpu2_aa64naa32_i (ds_cpu2_ic_aa64naa32_i), + .ds_cpu2_cpsr_mode_i (ds_cpu2_ic_cpsr_mode_i[4:0]), + .ds_cpu2_hcr_change_i (ds_cpu2_ic_hcr_change_i), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_l2_spr_addr (ds_cpu2_l2_spr_addr[8:0]), + .ds_cpu2_l2_spr_dw (ds_cpu2_l2_spr_dw), + .ds_cpu2_l2_spr_rd (ds_cpu2_l2_spr_rd), + .ds_cpu2_l2_spr_wr (ds_cpu2_l2_spr_wr), + .ds_cpu2_l2_spr_wr_data (ds_cpu2_l2_spr_wr_data[63:0]), + .ds_cpu2_sample_spr_i (ds_cpu2_ic_sample_spr_i), + .ds_cpu2_scr_change_i (ds_cpu2_ic_scr_change_i), + .ds_cpu3_aa64naa32_i (ds_cpu3_ic_aa64naa32_i), + .ds_cpu3_cpsr_mode_i (ds_cpu3_ic_cpsr_mode_i[4:0]), + .ds_cpu3_hcr_change_i (ds_cpu3_ic_hcr_change_i), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_l2_spr_addr (ds_cpu3_l2_spr_addr[8:0]), + .ds_cpu3_l2_spr_dw (ds_cpu3_l2_spr_dw), + .ds_cpu3_l2_spr_rd (ds_cpu3_l2_spr_rd), + .ds_cpu3_l2_spr_wr (ds_cpu3_l2_spr_wr), + .ds_cpu3_l2_spr_wr_data (ds_cpu3_l2_spr_wr_data[63:0]), + .ds_cpu3_sample_spr_i (ds_cpu3_ic_sample_spr_i), + .ds_cpu3_scr_change_i (ds_cpu3_ic_scr_change_i), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_cpu0_wr_decerr_i (l2_cpu0_wr_decerr_q), + .l2_cpu0_wr_slverr_i (l2_cpu0_wr_slverr_q), + .l2_cpu1_wr_decerr_i (l2_cpu1_wr_decerr_q), + .l2_cpu1_wr_slverr_i (l2_cpu1_wr_slverr_q), + .l2_cpu2_wr_decerr_i (l2_cpu2_wr_decerr_q), + .l2_cpu2_wr_slverr_i (l2_cpu2_wr_slverr_q), + .l2_cpu3_wr_decerr_i (l2_cpu3_wr_decerr_q), + .l2_cpu3_wr_slverr_i (l2_cpu3_wr_slverr_q), + .l2_p_addr (l2_p_addr[13:0]), + .l2_p_cpu (l2_p_cpu[1:0]), + .l2_p_nsecure (l2_p_nsecure), + .l2_p_sel (l2_p_sel[2:0]), + .l2_p_wdata (l2_p_wdata[31:0]), + .l2_p_write (l2_p_write), + .ls_cpu0_imp_abort_containable (ls_cpu0_imp_abort_containable), + .ls_cpu0_imp_abort_dec (ls_cpu0_imp_abort_dec), + .ls_cpu0_imp_abort_ecc (ls_cpu0_imp_abort_ecc), + .ls_cpu0_imp_abort_slv (ls_cpu0_imp_abort_slv), + .ls_cpu0_raw_eae_nonsec (ls_cpu0_raw_eae_nonsec), + .ls_cpu0_raw_eae_secure (ls_cpu0_raw_eae_secure), + .ls_cpu1_imp_abort_containable (ls_cpu1_imp_abort_containable), + .ls_cpu1_imp_abort_dec (ls_cpu1_imp_abort_dec), + .ls_cpu1_imp_abort_ecc (ls_cpu1_imp_abort_ecc), + .ls_cpu1_imp_abort_slv (ls_cpu1_imp_abort_slv), + .ls_cpu1_raw_eae_nonsec (ls_cpu1_raw_eae_nonsec), + .ls_cpu1_raw_eae_secure (ls_cpu1_raw_eae_secure), + .ls_cpu2_imp_abort_containable (ls_cpu2_imp_abort_containable), + .ls_cpu2_imp_abort_dec (ls_cpu2_imp_abort_dec), + .ls_cpu2_imp_abort_ecc (ls_cpu2_imp_abort_ecc), + .ls_cpu2_imp_abort_slv (ls_cpu2_imp_abort_slv), + .ls_cpu2_raw_eae_nonsec (ls_cpu2_raw_eae_nonsec), + .ls_cpu2_raw_eae_secure (ls_cpu2_raw_eae_secure), + .ls_cpu3_imp_abort_containable (ls_cpu3_imp_abort_containable), + .ls_cpu3_imp_abort_dec (ls_cpu3_imp_abort_dec), + .ls_cpu3_imp_abort_ecc (ls_cpu3_imp_abort_ecc), + .ls_cpu3_imp_abort_slv (ls_cpu3_imp_abort_slv), + .ls_cpu3_raw_eae_nonsec (ls_cpu3_raw_eae_nonsec), + .ls_cpu3_raw_eae_secure (ls_cpu3_raw_eae_secure), + .nFIQ (nFIQ[`MAIA_CN:0]), + .nIRQ (nIRQ[`MAIA_CN:0]), + .nREI (nREI[`MAIA_CN:0]), + .nSEI (nSEI[`MAIA_CN:0]), + .nVFIQ (nVFIQ[`MAIA_CN:0]), + .nVIRQ (nVIRQ[`MAIA_CN:0]), + .nVSEI (nVSEI[`MAIA_CN:0]) + ); // uic + + maia_ck_l2 uck_l2( // outputs + .ck_gclkb0 (ck_gclkb0), + .ck_gclkb1 (ck_gclkb1), + .ck_gclkfr (ck_gclkfr), + .ck_gclkl2 (ck_gclkl2), + + // inputs + .DFTL2CLKDISABLE (DFTL2CLKDISABLE), + .DFTSE (DFTSE), + .ck_gclktl2 (ck_gclktl2), + .ck_l2_logic_clk_en (ck_l2_logic_clk_en), + .ck_l2_tbnk0_clk_en (ck_l2_tbnk0_clk_en), + .ck_l2_tbnk1_clk_en (ck_l2_tbnk1_clk_en), + .l2_reset3 (l2_reset3) + ); // uck_l2 + + maia_ck_top uck_top( // outputs + .ck_gclkt (ck_gclkt[`MAIA_CN:0]), + .ck_gclktl2 (ck_gclktl2), + + // inputs + .CLK (CLK), + .CLKEN (CLKEN), + .DFTSE (DFTSE), + .MBISTREQ (MBISTREQ) + ); // uck_top + + maia_ck_logic uck_logic( // outputs + .CPUQACCEPTn (CPUQACCEPTn[`MAIA_CN:0]), + .CPUQACTIVE (CPUQACTIVE[`MAIA_CN:0]), + .CPUQDENY (CPUQDENY[`MAIA_CN:0]), + .STANDBYWFE (STANDBYWFE[`MAIA_CN:0]), + .STANDBYWFI (STANDBYWFI[`MAIA_CN:0]), + .STANDBYWFIL2 (STANDBYWFIL2), + .WARMRSTREQ (WARMRSTREQ[`MAIA_CN:0]), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_areset_l2dt (ck_cpu0_areset_l2dt), + .ck_cpu0_commrx (ck_cpu0_commrx), + .ck_cpu0_commtx (ck_cpu0_commtx), + .ck_cpu0_crcx_clk_en_n (ck_cpu0_crcx_clk_en_n), + .ck_cpu0_crcx_clk_en_n_ic (ck_cpu0_crcx_clk_en_n_ic), + .ck_cpu0_dbgnopwrdwn (ck_cpu0_dbgnopwrdwn), + .ck_cpu0_dbgrstreq (ck_cpu0_dbgrstreq), + .ck_cpu0_dt_standbywfx (ck_cpu0_dt_standbywfx), + .ck_cpu0_dt_wfx_ack (ck_cpu0_dt_wfx_ack), + .ck_cpu0_event_reg (ck_cpu0_event_reg), + .ck_cpu0_l2_standbywfi (ck_cpu0_l2_standbywfi), + .ck_cpu0_l2_standbywfx (ck_cpu0_l2_standbywfx), + .ck_cpu0_ncommirq (ck_cpu0_ncommirq), + .ck_cpu0_npmuirq (ck_cpu0_npmuirq), + .ck_cpu0_poreset_status (ck_cpu0_poreset_status), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu0_reset1_n_l2dt (ck_cpu0_reset1_n_l2dt), + .ck_cpu0_wfe_ack (ck_cpu0_wfe_ack), + .ck_cpu0_wfi_ack (ck_cpu0_wfi_ack), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_areset_l2dt (ck_cpu1_areset_l2dt), + .ck_cpu1_commrx (ck_cpu1_commrx), + .ck_cpu1_commtx (ck_cpu1_commtx), + .ck_cpu1_crcx_clk_en_n (ck_cpu1_crcx_clk_en_n), + .ck_cpu1_crcx_clk_en_n_ic (ck_cpu1_crcx_clk_en_n_ic), + .ck_cpu1_dbgnopwrdwn (ck_cpu1_dbgnopwrdwn), + .ck_cpu1_dbgrstreq (ck_cpu1_dbgrstreq), + .ck_cpu1_dt_standbywfx (ck_cpu1_dt_standbywfx), + .ck_cpu1_dt_wfx_ack (ck_cpu1_dt_wfx_ack), + .ck_cpu1_event_reg (ck_cpu1_event_reg), + .ck_cpu1_l2_standbywfi (ck_cpu1_l2_standbywfi), + .ck_cpu1_l2_standbywfx (ck_cpu1_l2_standbywfx), + .ck_cpu1_ncommirq (ck_cpu1_ncommirq), + .ck_cpu1_npmuirq (ck_cpu1_npmuirq), + .ck_cpu1_poreset_status (ck_cpu1_poreset_status), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu1_reset1_n_l2dt (ck_cpu1_reset1_n_l2dt), + .ck_cpu1_wfe_ack (ck_cpu1_wfe_ack), + .ck_cpu1_wfi_ack (ck_cpu1_wfi_ack), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_areset_l2dt (ck_cpu2_areset_l2dt), + .ck_cpu2_commrx (ck_cpu2_commrx), + .ck_cpu2_commtx (ck_cpu2_commtx), + .ck_cpu2_crcx_clk_en_n (ck_cpu2_crcx_clk_en_n), + .ck_cpu2_crcx_clk_en_n_ic (ck_cpu2_crcx_clk_en_n_ic), + .ck_cpu2_dbgnopwrdwn (ck_cpu2_dbgnopwrdwn), + .ck_cpu2_dbgrstreq (ck_cpu2_dbgrstreq), + .ck_cpu2_dt_standbywfx (ck_cpu2_dt_standbywfx), + .ck_cpu2_dt_wfx_ack (ck_cpu2_dt_wfx_ack), + .ck_cpu2_event_reg (ck_cpu2_event_reg), + .ck_cpu2_l2_standbywfi (ck_cpu2_l2_standbywfi), + .ck_cpu2_l2_standbywfx (ck_cpu2_l2_standbywfx), + .ck_cpu2_ncommirq (ck_cpu2_ncommirq), + .ck_cpu2_npmuirq (ck_cpu2_npmuirq), + .ck_cpu2_poreset_status (ck_cpu2_poreset_status), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu2_reset1_n_l2dt (ck_cpu2_reset1_n_l2dt), + .ck_cpu2_wfe_ack (ck_cpu2_wfe_ack), + .ck_cpu2_wfi_ack (ck_cpu2_wfi_ack), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_areset_l2dt (ck_cpu3_areset_l2dt), + .ck_cpu3_commrx (ck_cpu3_commrx), + .ck_cpu3_commtx (ck_cpu3_commtx), + .ck_cpu3_crcx_clk_en_n (ck_cpu3_crcx_clk_en_n), + .ck_cpu3_crcx_clk_en_n_ic (ck_cpu3_crcx_clk_en_n_ic), + .ck_cpu3_dbgnopwrdwn (ck_cpu3_dbgnopwrdwn), + .ck_cpu3_dbgrstreq (ck_cpu3_dbgrstreq), + .ck_cpu3_dt_standbywfx (ck_cpu3_dt_standbywfx), + .ck_cpu3_dt_wfx_ack (ck_cpu3_dt_wfx_ack), + .ck_cpu3_event_reg (ck_cpu3_event_reg), + .ck_cpu3_l2_standbywfi (ck_cpu3_l2_standbywfi), + .ck_cpu3_l2_standbywfx (ck_cpu3_l2_standbywfx), + .ck_cpu3_ncommirq (ck_cpu3_ncommirq), + .ck_cpu3_npmuirq (ck_cpu3_npmuirq), + .ck_cpu3_poreset_status (ck_cpu3_poreset_status), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_cpu3_reset1_n_l2dt (ck_cpu3_reset1_n_l2dt), + .ck_cpu3_wfe_ack (ck_cpu3_wfe_ack), + .ck_cpu3_wfi_ack (ck_cpu3_wfi_ack), + .ck_dt_cpu0_coredbg_in_reset_gclk (ck_dt_cpu0_coredbg_in_reset_gclk), + .ck_dt_cpu0_cti_trigin_1to0_gclk (ck_dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu0_et_oslock_gclk (ck_dt_cpu0_et_oslock_gclk), + .ck_dt_cpu0_hlt_dbgevt_ok_gclk (ck_dt_cpu0_hlt_dbgevt_ok_gclk), + .ck_dt_cpu0_os_double_lock_gclk (ck_dt_cpu0_os_double_lock_gclk), + .ck_dt_cpu0_pmusnapshot_ack_gclk (ck_dt_cpu0_pmusnapshot_ack_gclk), + .ck_dt_cpu0_wfx_dbg_req_gclk (ck_dt_cpu0_wfx_dbg_req_gclk), + .ck_dt_cpu1_coredbg_in_reset_gclk (ck_dt_cpu1_coredbg_in_reset_gclk), + .ck_dt_cpu1_cti_trigin_1to0_gclk (ck_dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu1_et_oslock_gclk (ck_dt_cpu1_et_oslock_gclk), + .ck_dt_cpu1_hlt_dbgevt_ok_gclk (ck_dt_cpu1_hlt_dbgevt_ok_gclk), + .ck_dt_cpu1_os_double_lock_gclk (ck_dt_cpu1_os_double_lock_gclk), + .ck_dt_cpu1_pmusnapshot_ack_gclk (ck_dt_cpu1_pmusnapshot_ack_gclk), + .ck_dt_cpu1_wfx_dbg_req_gclk (ck_dt_cpu1_wfx_dbg_req_gclk), + .ck_dt_cpu2_coredbg_in_reset_gclk (ck_dt_cpu2_coredbg_in_reset_gclk), + .ck_dt_cpu2_cti_trigin_1to0_gclk (ck_dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu2_et_oslock_gclk (ck_dt_cpu2_et_oslock_gclk), + .ck_dt_cpu2_hlt_dbgevt_ok_gclk (ck_dt_cpu2_hlt_dbgevt_ok_gclk), + .ck_dt_cpu2_os_double_lock_gclk (ck_dt_cpu2_os_double_lock_gclk), + .ck_dt_cpu2_pmusnapshot_ack_gclk (ck_dt_cpu2_pmusnapshot_ack_gclk), + .ck_dt_cpu2_wfx_dbg_req_gclk (ck_dt_cpu2_wfx_dbg_req_gclk), + .ck_dt_cpu3_coredbg_in_reset_gclk (ck_dt_cpu3_coredbg_in_reset_gclk), + .ck_dt_cpu3_cti_trigin_1to0_gclk (ck_dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .ck_dt_cpu3_et_oslock_gclk (ck_dt_cpu3_et_oslock_gclk), + .ck_dt_cpu3_hlt_dbgevt_ok_gclk (ck_dt_cpu3_hlt_dbgevt_ok_gclk), + .ck_dt_cpu3_os_double_lock_gclk (ck_dt_cpu3_os_double_lock_gclk), + .ck_dt_cpu3_pmusnapshot_ack_gclk (ck_dt_cpu3_pmusnapshot_ack_gclk), + .ck_dt_cpu3_wfx_dbg_req_gclk (ck_dt_cpu3_wfx_dbg_req_gclk), + .ck_l2_ace_inactive (ck_l2_ace_inactive), + .ck_l2_acp_inactive (ck_l2_acp_inactive), + .ck_l2_sky_link_deactivate (ck_l2_sky_link_deactivate), + + // inputs + .ACINACTM (SINACT), + .AINACTS (AINACTS), + .CPUQREQn (CPUQREQn[`MAIA_CN:0]), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .ck_gclkfr (ck_gclkfr), + .clrexmon_c1 (clrexmon_c1), + .commrx_cpu0_i (commrx_cpu0_i), + .commrx_cpu1_i (commrx_cpu1_i), + .commrx_cpu2_i (commrx_cpu2_i), + .commrx_cpu3_i (commrx_cpu3_i), + .commtx_cpu0_i (commtx_cpu0_i), + .commtx_cpu1_i (commtx_cpu1_i), + .commtx_cpu2_i (commtx_cpu2_i), + .commtx_cpu3_i (commtx_cpu3_i), + .dbgnopwrdwn_cpu0_i (dbgnopwrdwn_cpu0_i), + .dbgnopwrdwn_cpu1_i (dbgnopwrdwn_cpu1_i), + .dbgnopwrdwn_cpu2_i (dbgnopwrdwn_cpu2_i), + .dbgnopwrdwn_cpu3_i (dbgnopwrdwn_cpu3_i), + .dbgrstreq_cpu0_i (dbgrstreq_cpu0_i), + .dbgrstreq_cpu1_i (dbgrstreq_cpu1_i), + .dbgrstreq_cpu2_i (dbgrstreq_cpu2_i), + .dbgrstreq_cpu3_i (dbgrstreq_cpu3_i), + .ds_cpu0_cpuectlr_ret (ds_cpu0_cpuectlr_ret[2:0]), + .ds_cpu0_fiq_wfe_qual (ds_cpu0_fiq_wfe_qual), + .ds_cpu0_fiq_wfi_qual (ds_cpu0_fiq_wfi_qual), + .ds_cpu0_flush (ds_cpu0_flush), + .ds_cpu0_flush_type (ds_cpu0_flush_type[5:0]), + .ds_cpu0_hcr_va (ds_cpu0_hcr_va), + .ds_cpu0_hcr_vf (ds_cpu0_hcr_vf), + .ds_cpu0_hcr_vi (ds_cpu0_hcr_vi), + .ds_cpu0_imp_abrt_wfe_qual (ds_cpu0_imp_abrt_wfe_qual), + .ds_cpu0_imp_abrt_wfi_qual (ds_cpu0_imp_abrt_wfi_qual), + .ds_cpu0_irq_wfe_qual (ds_cpu0_irq_wfe_qual), + .ds_cpu0_irq_wfi_qual (ds_cpu0_irq_wfi_qual), + .ds_cpu0_reset_req (ds_cpu0_reset_req), + .ds_cpu0_sevl_req (ds_cpu0_sevl_req), + .ds_cpu0_vfiq_wfe_qual (ds_cpu0_vfiq_wfe_qual), + .ds_cpu0_vfiq_wfi_qual (ds_cpu0_vfiq_wfi_qual), + .ds_cpu0_vimp_abrt_wfe_qual (ds_cpu0_vimp_abrt_wfe_qual), + .ds_cpu0_vimp_abrt_wfi_qual (ds_cpu0_vimp_abrt_wfi_qual), + .ds_cpu0_virq_wfe_qual (ds_cpu0_virq_wfe_qual), + .ds_cpu0_virq_wfi_qual (ds_cpu0_virq_wfi_qual), + .ds_cpu0_wfe_req (ds_cpu0_wfe_req), + .ds_cpu0_wfi_req (ds_cpu0_wfi_req), + .ds_cpu1_cpuectlr_ret (ds_cpu1_cpuectlr_ret[2:0]), + .ds_cpu1_fiq_wfe_qual (ds_cpu1_fiq_wfe_qual), + .ds_cpu1_fiq_wfi_qual (ds_cpu1_fiq_wfi_qual), + .ds_cpu1_flush (ds_cpu1_flush), + .ds_cpu1_flush_type (ds_cpu1_flush_type[5:0]), + .ds_cpu1_hcr_va (ds_cpu1_hcr_va), + .ds_cpu1_hcr_vf (ds_cpu1_hcr_vf), + .ds_cpu1_hcr_vi (ds_cpu1_hcr_vi), + .ds_cpu1_imp_abrt_wfe_qual (ds_cpu1_imp_abrt_wfe_qual), + .ds_cpu1_imp_abrt_wfi_qual (ds_cpu1_imp_abrt_wfi_qual), + .ds_cpu1_irq_wfe_qual (ds_cpu1_irq_wfe_qual), + .ds_cpu1_irq_wfi_qual (ds_cpu1_irq_wfi_qual), + .ds_cpu1_reset_req (ds_cpu1_reset_req), + .ds_cpu1_sevl_req (ds_cpu1_sevl_req), + .ds_cpu1_vfiq_wfe_qual (ds_cpu1_vfiq_wfe_qual), + .ds_cpu1_vfiq_wfi_qual (ds_cpu1_vfiq_wfi_qual), + .ds_cpu1_vimp_abrt_wfe_qual (ds_cpu1_vimp_abrt_wfe_qual), + .ds_cpu1_vimp_abrt_wfi_qual (ds_cpu1_vimp_abrt_wfi_qual), + .ds_cpu1_virq_wfe_qual (ds_cpu1_virq_wfe_qual), + .ds_cpu1_virq_wfi_qual (ds_cpu1_virq_wfi_qual), + .ds_cpu1_wfe_req (ds_cpu1_wfe_req), + .ds_cpu1_wfi_req (ds_cpu1_wfi_req), + .ds_cpu2_cpuectlr_ret (ds_cpu2_cpuectlr_ret[2:0]), + .ds_cpu2_fiq_wfe_qual (ds_cpu2_fiq_wfe_qual), + .ds_cpu2_fiq_wfi_qual (ds_cpu2_fiq_wfi_qual), + .ds_cpu2_flush (ds_cpu2_flush), + .ds_cpu2_flush_type (ds_cpu2_flush_type[5:0]), + .ds_cpu2_hcr_va (ds_cpu2_hcr_va), + .ds_cpu2_hcr_vf (ds_cpu2_hcr_vf), + .ds_cpu2_hcr_vi (ds_cpu2_hcr_vi), + .ds_cpu2_imp_abrt_wfe_qual (ds_cpu2_imp_abrt_wfe_qual), + .ds_cpu2_imp_abrt_wfi_qual (ds_cpu2_imp_abrt_wfi_qual), + .ds_cpu2_irq_wfe_qual (ds_cpu2_irq_wfe_qual), + .ds_cpu2_irq_wfi_qual (ds_cpu2_irq_wfi_qual), + .ds_cpu2_reset_req (ds_cpu2_reset_req), + .ds_cpu2_sevl_req (ds_cpu2_sevl_req), + .ds_cpu2_vfiq_wfe_qual (ds_cpu2_vfiq_wfe_qual), + .ds_cpu2_vfiq_wfi_qual (ds_cpu2_vfiq_wfi_qual), + .ds_cpu2_vimp_abrt_wfe_qual (ds_cpu2_vimp_abrt_wfe_qual), + .ds_cpu2_vimp_abrt_wfi_qual (ds_cpu2_vimp_abrt_wfi_qual), + .ds_cpu2_virq_wfe_qual (ds_cpu2_virq_wfe_qual), + .ds_cpu2_virq_wfi_qual (ds_cpu2_virq_wfi_qual), + .ds_cpu2_wfe_req (ds_cpu2_wfe_req), + .ds_cpu2_wfi_req (ds_cpu2_wfi_req), + .ds_cpu3_cpuectlr_ret (ds_cpu3_cpuectlr_ret[2:0]), + .ds_cpu3_fiq_wfe_qual (ds_cpu3_fiq_wfe_qual), + .ds_cpu3_fiq_wfi_qual (ds_cpu3_fiq_wfi_qual), + .ds_cpu3_flush (ds_cpu3_flush), + .ds_cpu3_flush_type (ds_cpu3_flush_type[5:0]), + .ds_cpu3_hcr_va (ds_cpu3_hcr_va), + .ds_cpu3_hcr_vf (ds_cpu3_hcr_vf), + .ds_cpu3_hcr_vi (ds_cpu3_hcr_vi), + .ds_cpu3_imp_abrt_wfe_qual (ds_cpu3_imp_abrt_wfe_qual), + .ds_cpu3_imp_abrt_wfi_qual (ds_cpu3_imp_abrt_wfi_qual), + .ds_cpu3_irq_wfe_qual (ds_cpu3_irq_wfe_qual), + .ds_cpu3_irq_wfi_qual (ds_cpu3_irq_wfi_qual), + .ds_cpu3_reset_req (ds_cpu3_reset_req), + .ds_cpu3_sevl_req (ds_cpu3_sevl_req), + .ds_cpu3_vfiq_wfe_qual (ds_cpu3_vfiq_wfe_qual), + .ds_cpu3_vfiq_wfi_qual (ds_cpu3_vfiq_wfi_qual), + .ds_cpu3_vimp_abrt_wfe_qual (ds_cpu3_vimp_abrt_wfe_qual), + .ds_cpu3_vimp_abrt_wfi_qual (ds_cpu3_vimp_abrt_wfi_qual), + .ds_cpu3_virq_wfe_qual (ds_cpu3_virq_wfe_qual), + .ds_cpu3_virq_wfi_qual (ds_cpu3_virq_wfi_qual), + .ds_cpu3_wfe_req (ds_cpu3_wfe_req), + .ds_cpu3_wfi_req (ds_cpu3_wfi_req), + .dt_cpu0_apb_active_pclk (dt_cpu0_apb_active_pclk), + .dt_cpu0_coredbg_in_reset_gclk (dt_cpu0_coredbg_in_reset_gclk), + .dt_cpu0_cti_trigin_1to0_gclk (dt_cpu0_cti_trigin_1to0_gclk[1:0]), + .dt_cpu0_et_oslock_gclk (dt_cpu0_et_oslock_gclk), + .dt_cpu0_hlt_dbgevt_ok_gclk (dt_cpu0_hlt_dbgevt_ok_gclk), + .dt_cpu0_os_double_lock_gclk (dt_cpu0_os_double_lock_gclk), + .dt_cpu0_pmusnapshot_ack_gclk (dt_cpu0_pmusnapshot_ack_gclk), + .dt_cpu0_poreset_status_ack_pclk (dt_cpu0_poreset_status_ack_pclk), + .dt_cpu0_wfx_dbg_req_gclk (dt_cpu0_wfx_dbg_req_gclk), + .dt_cpu0_wfx_wakeup_pclk (dt_cpu0_wfx_wakeup_pclk), + .dt_cpu1_apb_active_pclk (dt_cpu1_apb_active_pclk), + .dt_cpu1_coredbg_in_reset_gclk (dt_cpu1_coredbg_in_reset_gclk), + .dt_cpu1_cti_trigin_1to0_gclk (dt_cpu1_cti_trigin_1to0_gclk[1:0]), + .dt_cpu1_et_oslock_gclk (dt_cpu1_et_oslock_gclk), + .dt_cpu1_hlt_dbgevt_ok_gclk (dt_cpu1_hlt_dbgevt_ok_gclk), + .dt_cpu1_os_double_lock_gclk (dt_cpu1_os_double_lock_gclk), + .dt_cpu1_pmusnapshot_ack_gclk (dt_cpu1_pmusnapshot_ack_gclk), + .dt_cpu1_poreset_status_ack_pclk (dt_cpu1_poreset_status_ack_pclk), + .dt_cpu1_wfx_dbg_req_gclk (dt_cpu1_wfx_dbg_req_gclk), + .dt_cpu1_wfx_wakeup_pclk (dt_cpu1_wfx_wakeup_pclk), + .dt_cpu2_apb_active_pclk (dt_cpu2_apb_active_pclk), + .dt_cpu2_coredbg_in_reset_gclk (dt_cpu2_coredbg_in_reset_gclk), + .dt_cpu2_cti_trigin_1to0_gclk (dt_cpu2_cti_trigin_1to0_gclk[1:0]), + .dt_cpu2_et_oslock_gclk (dt_cpu2_et_oslock_gclk), + .dt_cpu2_hlt_dbgevt_ok_gclk (dt_cpu2_hlt_dbgevt_ok_gclk), + .dt_cpu2_os_double_lock_gclk (dt_cpu2_os_double_lock_gclk), + .dt_cpu2_pmusnapshot_ack_gclk (dt_cpu2_pmusnapshot_ack_gclk), + .dt_cpu2_poreset_status_ack_pclk (dt_cpu2_poreset_status_ack_pclk), + .dt_cpu2_wfx_dbg_req_gclk (dt_cpu2_wfx_dbg_req_gclk), + .dt_cpu2_wfx_wakeup_pclk (dt_cpu2_wfx_wakeup_pclk), + .dt_cpu3_apb_active_pclk (dt_cpu3_apb_active_pclk), + .dt_cpu3_coredbg_in_reset_gclk (dt_cpu3_coredbg_in_reset_gclk), + .dt_cpu3_cti_trigin_1to0_gclk (dt_cpu3_cti_trigin_1to0_gclk[1:0]), + .dt_cpu3_et_oslock_gclk (dt_cpu3_et_oslock_gclk), + .dt_cpu3_hlt_dbgevt_ok_gclk (dt_cpu3_hlt_dbgevt_ok_gclk), + .dt_cpu3_os_double_lock_gclk (dt_cpu3_os_double_lock_gclk), + .dt_cpu3_pmusnapshot_ack_gclk (dt_cpu3_pmusnapshot_ack_gclk), + .dt_cpu3_poreset_status_ack_pclk (dt_cpu3_poreset_status_ack_pclk), + .dt_cpu3_wfx_dbg_req_gclk (dt_cpu3_wfx_dbg_req_gclk), + .dt_cpu3_wfx_wakeup_pclk (dt_cpu3_wfx_wakeup_pclk), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .l2_actlr_ncpu_rcg_enable (l2_actlr_ncpu_rcg_enable), + .l2_cpu0_snp_active (l2_cpu0_snp_active), + .l2_cpu1_snp_active (l2_cpu1_snp_active), + .l2_cpu2_snp_active (l2_cpu2_snp_active), + .l2_cpu3_snp_active (l2_cpu3_snp_active), + .l2_idle (l2_idle), + .l2_mbist1_en_b1 (l2_mbist1_en_b1[`MAIA_CN:0]), + .l2_reset3 (l2_reset3), + .l2_sky_link_stopped (l2_sky_link_stopped), + .ls_cpu0_clrexmon (ls_cpu0_clrexmon), + .ls_cpu1_clrexmon (ls_cpu1_clrexmon), + .ls_cpu2_clrexmon (ls_cpu2_clrexmon), + .ls_cpu3_clrexmon (ls_cpu3_clrexmon), + .nCORERESET (nCORERESET[`MAIA_CN:0]), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nL2RESET (nL2RESET), + .nMBISTRESET (nMBISTRESET), + .ncommirq_cpu0_i (ncommirq_cpu0_i), + .ncommirq_cpu1_i (ncommirq_cpu1_i), + .ncommirq_cpu2_i (ncommirq_cpu2_i), + .ncommirq_cpu3_i (ncommirq_cpu3_i), + .npmuirq_cpu0_i (npmuirq_cpu0_i), + .npmuirq_cpu1_i (npmuirq_cpu1_i), + .npmuirq_cpu2_i (npmuirq_cpu2_i), + .npmuirq_cpu3_i (npmuirq_cpu3_i), + .tm_cntpct_q (tm_cntpct_q[8:0]), + .tm_cpu0_event_sev (tm_cpu0_event_sev), + .tm_cpu1_event_sev (tm_cpu1_event_sev), + .tm_cpu2_event_sev (tm_cpu2_event_sev), + .tm_cpu3_event_sev (tm_cpu3_event_sev) + ); // uck_logic + + maia_cpu_io ucpu_io( // outputs + .aa64naa32_cpu0_o (aa64naa32_cpu0_o), + .aa64naa32_cpu1_o (aa64naa32_cpu1_o), + .aa64naa32_cpu2_o (aa64naa32_cpu2_o), + .aa64naa32_cpu3_o (aa64naa32_cpu3_o), + .cfgend_cpu0_o (cfgend_cpu0_o), + .cfgend_cpu1_o (cfgend_cpu1_o), + .cfgend_cpu2_o (cfgend_cpu2_o), + .cfgend_cpu3_o (cfgend_cpu3_o), + .cfgte_cpu0_o (cfgte_cpu0_o), + .cfgte_cpu1_o (cfgte_cpu1_o), + .cfgte_cpu2_o (cfgte_cpu2_o), + .cfgte_cpu3_o (cfgte_cpu3_o), + .clrexmon_c1 (clrexmon_c1), + .clrexmonack_o (CLREXMONACK), + .clusteridaff1_cpu0_o (clusteridaff1_cpu0_o[7:0]), + .clusteridaff1_cpu1_o (clusteridaff1_cpu1_o[7:0]), + .clusteridaff1_cpu2_o (clusteridaff1_cpu2_o[7:0]), + .clusteridaff1_cpu3_o (clusteridaff1_cpu3_o[7:0]), + .clusteridaff2_cpu0_o (clusteridaff2_cpu0_o[7:0]), + .clusteridaff2_cpu1_o (clusteridaff2_cpu1_o[7:0]), + .clusteridaff2_cpu2_o (clusteridaff2_cpu2_o[7:0]), + .clusteridaff2_cpu3_o (clusteridaff2_cpu3_o[7:0]), + .commrx_o (COMMRX[`MAIA_CN:0]), + .commtx_o (COMMTX[`MAIA_CN:0]), + .cp15sdisable_cpu0_o (cp15sdisable_cpu0_o), + .cp15sdisable_cpu1_o (cp15sdisable_cpu1_o), + .cp15sdisable_cpu2_o (cp15sdisable_cpu2_o), + .cp15sdisable_cpu3_o (cp15sdisable_cpu3_o), + .cpuid_cpu0_o (cpuid_cpu0_o[1:0]), + .cpuid_cpu1_o (cpuid_cpu1_o[1:0]), + .cpuid_cpu2_o (cpuid_cpu2_o[1:0]), + .cpuid_cpu3_o (cpuid_cpu3_o[1:0]), + .cryptodisable_cpu0_o (cryptodisable_cpu0_o), + .cryptodisable_cpu1_o (cryptodisable_cpu1_o), + .cryptodisable_cpu2_o (cryptodisable_cpu2_o), + .cryptodisable_cpu3_o (cryptodisable_cpu3_o), + .dbgack_o (DBGACK[`MAIA_CN:0]), + .dbgen_cpu0_o (dbgen_cpu0_o), + .dbgen_cpu1_o (dbgen_cpu1_o), + .dbgen_cpu2_o (dbgen_cpu2_o), + .dbgen_cpu3_o (dbgen_cpu3_o), + .dbgl1rstdisable_cpu0_o (dbgl1rstdisable_cpu0_o), + .dbgl1rstdisable_cpu1_o (dbgl1rstdisable_cpu1_o), + .dbgl1rstdisable_cpu2_o (dbgl1rstdisable_cpu2_o), + .dbgl1rstdisable_cpu3_o (dbgl1rstdisable_cpu3_o), + .dbgnopwrdwn_o (DBGNOPWRDWN[`MAIA_CN:0]), + .dbgromaddr_cpu0_o (dbgromaddr_cpu0_o[43:12]), + .dbgromaddr_cpu1_o (dbgromaddr_cpu1_o[43:12]), + .dbgromaddr_cpu2_o (dbgromaddr_cpu2_o[43:12]), + .dbgromaddr_cpu3_o (dbgromaddr_cpu3_o[43:12]), + .dbgromaddrv_cpu0_o (dbgromaddrv_cpu0_o), + .dbgromaddrv_cpu1_o (dbgromaddrv_cpu1_o), + .dbgromaddrv_cpu2_o (dbgromaddrv_cpu2_o), + .dbgromaddrv_cpu3_o (dbgromaddrv_cpu3_o), + .dbgrstreq_o (DBGRSTREQ[`MAIA_CN:0]), + .dftcrclkdisable_cpu0_o (dftcrclkdisable_cpu0_o), + .dftcrclkdisable_cpu1_o (dftcrclkdisable_cpu1_o), + .dftcrclkdisable_cpu2_o (dftcrclkdisable_cpu2_o), + .dftcrclkdisable_cpu3_o (dftcrclkdisable_cpu3_o), + .dftramhold_cpu0_o (dftramhold_cpu0_o), + .dftramhold_cpu1_o (dftramhold_cpu1_o), + .dftramhold_cpu2_o (dftramhold_cpu2_o), + .dftramhold_cpu3_o (dftramhold_cpu3_o), + .dftrstdisable_cpu0_o (dftrstdisable_cpu0_o), + .dftrstdisable_cpu1_o (dftrstdisable_cpu1_o), + .dftrstdisable_cpu2_o (dftrstdisable_cpu2_o), + .dftrstdisable_cpu3_o (dftrstdisable_cpu3_o), + .dftse_cpu0_o (dftse_cpu0_o), + .dftse_cpu1_o (dftse_cpu1_o), + .dftse_cpu2_o (dftse_cpu2_o), + .dftse_cpu3_o (dftse_cpu3_o), + .eventi_sev (eventi_sev), + .evento_o (EVENTO), + .giccdisable_cpu0_o (giccdisable_cpu0_o), + .giccdisable_cpu1_o (giccdisable_cpu1_o), + .giccdisable_cpu2_o (giccdisable_cpu2_o), + .giccdisable_cpu3_o (giccdisable_cpu3_o), + .ncommirq_o (nCOMMIRQ[`MAIA_CN:0]), + .ncorereset_cpu0_o (ncorereset_cpu0_o), + .ncorereset_cpu1_o (ncorereset_cpu1_o), + .ncorereset_cpu2_o (ncorereset_cpu2_o), + .ncorereset_cpu3_o (ncorereset_cpu3_o), + .ncpuporeset_cpu0_o (ncpuporeset_cpu0_o), + .ncpuporeset_cpu1_o (ncpuporeset_cpu1_o), + .ncpuporeset_cpu2_o (ncpuporeset_cpu2_o), + .ncpuporeset_cpu3_o (ncpuporeset_cpu3_o), + .niden_cpu0_o (niden_cpu0_o), + .niden_cpu1_o (niden_cpu1_o), + .niden_cpu2_o (niden_cpu2_o), + .niden_cpu3_o (niden_cpu3_o), + .nmbistreset_cpu0_o (nmbistreset_cpu0_o), + .nmbistreset_cpu1_o (nmbistreset_cpu1_o), + .nmbistreset_cpu2_o (nmbistreset_cpu2_o), + .nmbistreset_cpu3_o (nmbistreset_cpu3_o), + .npmuirq_o (nPMUIRQ[`MAIA_CN:0]), + .pmuevent0_o (PMUEVENT0[24:0]), + .pmuevent1_o (PMUEVENT1[24:0]), + .pmuevent2_o (PMUEVENT2[24:0]), + .pmuevent3_o (PMUEVENT3[24:0]), + .rvbaraddr_cpu0_o (rvbaraddr_cpu0_o[43:2]), + .rvbaraddr_cpu1_o (rvbaraddr_cpu1_o[43:2]), + .rvbaraddr_cpu2_o (rvbaraddr_cpu2_o[43:2]), + .rvbaraddr_cpu3_o (rvbaraddr_cpu3_o[43:2]), + .smpen_o (SMPEN[`MAIA_CN:0]), + .spiden_cpu0_o (spiden_cpu0_o), + .spiden_cpu1_o (spiden_cpu1_o), + .spiden_cpu2_o (spiden_cpu2_o), + .spiden_cpu3_o (spiden_cpu3_o), + .spniden_cpu0_o (spniden_cpu0_o), + .spniden_cpu1_o (spniden_cpu1_o), + .spniden_cpu2_o (spniden_cpu2_o), + .spniden_cpu3_o (spniden_cpu3_o), + .vinithi_cpu0_o (vinithi_cpu0_o), + .vinithi_cpu1_o (vinithi_cpu1_o), + .vinithi_cpu2_o (vinithi_cpu2_o), + .vinithi_cpu3_o (vinithi_cpu3_o), + + // inputs + .aa64naa32_i (AA64nAA32[`MAIA_CN:0]), + .cfgend_i (CFGEND[`MAIA_CN:0]), + .cfgte_i (CFGTE[`MAIA_CN:0]), + .ck_cpu0_areset_l2cpu (ck_cpu0_areset_l2cpu), + .ck_cpu0_areset_l2dt (ck_cpu0_areset_l2dt), + .ck_cpu0_commrx (ck_cpu0_commrx), + .ck_cpu0_commtx (ck_cpu0_commtx), + .ck_cpu0_dbgnopwrdwn (ck_cpu0_dbgnopwrdwn), + .ck_cpu0_dbgrstreq (ck_cpu0_dbgrstreq), + .ck_cpu0_ncommirq (ck_cpu0_ncommirq), + .ck_cpu0_npmuirq (ck_cpu0_npmuirq), + .ck_cpu0_reset1_n_l2cpu (ck_cpu0_reset1_n_l2cpu), + .ck_cpu0_reset1_n_l2dt (ck_cpu0_reset1_n_l2dt), + .ck_cpu1_areset_l2cpu (ck_cpu1_areset_l2cpu), + .ck_cpu1_areset_l2dt (ck_cpu1_areset_l2dt), + .ck_cpu1_commrx (ck_cpu1_commrx), + .ck_cpu1_commtx (ck_cpu1_commtx), + .ck_cpu1_dbgnopwrdwn (ck_cpu1_dbgnopwrdwn), + .ck_cpu1_dbgrstreq (ck_cpu1_dbgrstreq), + .ck_cpu1_ncommirq (ck_cpu1_ncommirq), + .ck_cpu1_npmuirq (ck_cpu1_npmuirq), + .ck_cpu1_reset1_n_l2cpu (ck_cpu1_reset1_n_l2cpu), + .ck_cpu1_reset1_n_l2dt (ck_cpu1_reset1_n_l2dt), + .ck_cpu2_areset_l2cpu (ck_cpu2_areset_l2cpu), + .ck_cpu2_areset_l2dt (ck_cpu2_areset_l2dt), + .ck_cpu2_commrx (ck_cpu2_commrx), + .ck_cpu2_commtx (ck_cpu2_commtx), + .ck_cpu2_dbgnopwrdwn (ck_cpu2_dbgnopwrdwn), + .ck_cpu2_dbgrstreq (ck_cpu2_dbgrstreq), + .ck_cpu2_ncommirq (ck_cpu2_ncommirq), + .ck_cpu2_npmuirq (ck_cpu2_npmuirq), + .ck_cpu2_reset1_n_l2cpu (ck_cpu2_reset1_n_l2cpu), + .ck_cpu2_reset1_n_l2dt (ck_cpu2_reset1_n_l2dt), + .ck_cpu3_areset_l2cpu (ck_cpu3_areset_l2cpu), + .ck_cpu3_areset_l2dt (ck_cpu3_areset_l2dt), + .ck_cpu3_commrx (ck_cpu3_commrx), + .ck_cpu3_commtx (ck_cpu3_commtx), + .ck_cpu3_dbgnopwrdwn (ck_cpu3_dbgnopwrdwn), + .ck_cpu3_dbgrstreq (ck_cpu3_dbgrstreq), + .ck_cpu3_ncommirq (ck_cpu3_ncommirq), + .ck_cpu3_npmuirq (ck_cpu3_npmuirq), + .ck_cpu3_reset1_n_l2cpu (ck_cpu3_reset1_n_l2cpu), + .ck_cpu3_reset1_n_l2dt (ck_cpu3_reset1_n_l2dt), + .ck_gclkfr (ck_gclkfr), + .clrexmonreq_i (CLREXMONREQ), + .clusteridaff1_i (CLUSTERIDAFF1[7:0]), + .clusteridaff2_i (CLUSTERIDAFF2[7:0]), + .cp15sdisable_i (CP15SDISABLE[`MAIA_CN:0]), + .cryptodisable_i (CRYPTODISABLE[`MAIA_CN:0]), + .dbgack_cpu0_i (dbgack_cpu0_i), + .dbgack_cpu1_i (dbgack_cpu1_i), + .dbgack_cpu2_i (dbgack_cpu2_i), + .dbgack_cpu3_i (dbgack_cpu3_i), + .dbgen_i (DBGEN[`MAIA_CN:0]), + .dbgl1rstdisable_i (DBGL1RSTDISABLE), + .dbgromaddr_i (DBGROMADDR[43:12]), + .dbgromaddrv_i (DBGROMADDRV), + .dftcrclkdisable_i (DFTCRCLKDISABLE[`MAIA_CN:0]), + .dftramhold_i (DFTRAMHOLD), + .dftrstdisable_i (DFTRSTDISABLE), + .dftse_i (DFTSE), + .ds_cpu0_cpuectlr_smp (ds_cpu0_cpuectlr_smp), + .ds_cpu0_sev_req (ds_cpu0_sev_req), + .ds_cpu1_cpuectlr_smp (ds_cpu1_cpuectlr_smp), + .ds_cpu1_sev_req (ds_cpu1_sev_req), + .ds_cpu2_cpuectlr_smp (ds_cpu2_cpuectlr_smp), + .ds_cpu2_sev_req (ds_cpu2_sev_req), + .ds_cpu3_cpuectlr_smp (ds_cpu3_cpuectlr_smp), + .ds_cpu3_sev_req (ds_cpu3_sev_req), + .eventi_i (EVENTI), + .giccdisable_i (GICCDISABLE), + .l2_reset3 (l2_reset3), + .ncorereset_i (nCORERESET[`MAIA_CN:0]), + .ncpuporeset_i (nCPUPORESET[`MAIA_CN:0]), + .niden_i (NIDEN[`MAIA_CN:0]), + .nmbistreset_i (nMBISTRESET), + .pm_export_cpu0_i (pm_export_cpu0_i), + .pm_export_cpu1_i (pm_export_cpu1_i), + .pm_export_cpu2_i (pm_export_cpu2_i), + .pm_export_cpu3_i (pm_export_cpu3_i), + .pmuevent_cpu0_i (pmuevent_cpu0_i[24:0]), + .pmuevent_cpu1_i (pmuevent_cpu1_i[24:0]), + .pmuevent_cpu2_i (pmuevent_cpu2_i[24:0]), + .pmuevent_cpu3_i (pmuevent_cpu3_i[24:0]), + .rvbaraddr0_i (RVBARADDR0[43:2]), + .rvbaraddr1_i (RVBARADDR1[43:2]), + .rvbaraddr2_i (RVBARADDR2[43:2]), + .rvbaraddr3_i (RVBARADDR3[43:2]), + .spiden_i (SPIDEN[`MAIA_CN:0]), + .spniden_i (SPNIDEN[`MAIA_CN:0]), + .vinithi_i (VINITHI[`MAIA_CN:0]) + ); // ucpu_io + + maia_dt_sb udt_sb( // outputs + .afreadym0_o (AFREADYM0), + .afreadym1_o (AFREADYM1), + .afreadym2_o (AFREADYM2), + .afreadym3_o (AFREADYM3), + .afvalidm_cpu0_o (afvalidm_cpu0_o), + .afvalidm_cpu1_o (afvalidm_cpu1_o), + .afvalidm_cpu2_o (afvalidm_cpu2_o), + .afvalidm_cpu3_o (afvalidm_cpu3_o), + .atbytesm0_o (ATBYTESM0[1:0]), + .atbytesm1_o (ATBYTESM1[1:0]), + .atbytesm2_o (ATBYTESM2[1:0]), + .atbytesm3_o (ATBYTESM3[1:0]), + .atclken_cpu0_o (atclken_cpu0_o), + .atclken_cpu1_o (atclken_cpu1_o), + .atclken_cpu2_o (atclken_cpu2_o), + .atclken_cpu3_o (atclken_cpu3_o), + .atdatam0_o (ATDATAM0[31:0]), + .atdatam1_o (ATDATAM1[31:0]), + .atdatam2_o (ATDATAM2[31:0]), + .atdatam3_o (ATDATAM3[31:0]), + .atidm0_o (ATIDM0[6:0]), + .atidm1_o (ATIDM1[6:0]), + .atidm2_o (ATIDM2[6:0]), + .atidm3_o (ATIDM3[6:0]), + .atreadym_cpu0_o (atreadym_cpu0_o), + .atreadym_cpu1_o (atreadym_cpu1_o), + .atreadym_cpu2_o (atreadym_cpu2_o), + .atreadym_cpu3_o (atreadym_cpu3_o), + .atvalidm0_o (ATVALIDM0), + .atvalidm1_o (ATVALIDM1), + .atvalidm2_o (ATVALIDM2), + .atvalidm3_o (ATVALIDM3), + .syncreqm_cpu0_o (syncreqm_cpu0_o), + .syncreqm_cpu1_o (syncreqm_cpu1_o), + .syncreqm_cpu2_o (syncreqm_cpu2_o), + .syncreqm_cpu3_o (syncreqm_cpu3_o), + .tsvalueb_cpu0_o (tsvalueb_cpu0_o[63:0]), + .tsvalueb_cpu1_o (tsvalueb_cpu1_o[63:0]), + .tsvalueb_cpu2_o (tsvalueb_cpu2_o[63:0]), + .tsvalueb_cpu3_o (tsvalueb_cpu3_o[63:0]), + + // inputs + .DFTMCPHOLD (DFTMCPHOLD), + .DFTRSTDISABLE (DFTRSTDISABLE), + .DFTSE (DFTSE), + .TSVALUEB (TSVALUEB[63:0]), + .afreadym_cpu0_i (afreadym_cpu0_i), + .afreadym_cpu1_i (afreadym_cpu1_i), + .afreadym_cpu2_i (afreadym_cpu2_i), + .afreadym_cpu3_i (afreadym_cpu3_i), + .afvalidm0_i (AFVALIDM0), + .afvalidm1_i (AFVALIDM1), + .afvalidm2_i (AFVALIDM2), + .afvalidm3_i (AFVALIDM3), + .atbytesm_cpu0_i (atbytesm_cpu0_i[1:0]), + .atbytesm_cpu1_i (atbytesm_cpu1_i[1:0]), + .atbytesm_cpu2_i (atbytesm_cpu2_i[1:0]), + .atbytesm_cpu3_i (atbytesm_cpu3_i[1:0]), + .atclken_i (ATCLKEN), + .atdatam_cpu0_i (atdatam_cpu0_i[31:0]), + .atdatam_cpu1_i (atdatam_cpu1_i[31:0]), + .atdatam_cpu2_i (atdatam_cpu2_i[31:0]), + .atdatam_cpu3_i (atdatam_cpu3_i[31:0]), + .atidm_cpu0_i (atidm_cpu0_i[6:0]), + .atidm_cpu1_i (atidm_cpu1_i[6:0]), + .atidm_cpu2_i (atidm_cpu2_i[6:0]), + .atidm_cpu3_i (atidm_cpu3_i[6:0]), + .atreadym0_i (ATREADYM0), + .atreadym1_i (ATREADYM1), + .atreadym2_i (ATREADYM2), + .atreadym3_i (ATREADYM3), + .atvalidm_cpu0_i (atvalidm_cpu0_i), + .atvalidm_cpu1_i (atvalidm_cpu1_i), + .atvalidm_cpu2_i (atvalidm_cpu2_i), + .atvalidm_cpu3_i (atvalidm_cpu3_i), + .ck_gclkfr (ck_gclkfr), + .dt_cpu0_trcauxctlr_sb_rcg_disable_pclk (dt_cpu0_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu1_trcauxctlr_sb_rcg_disable_pclk (dt_cpu1_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu2_trcauxctlr_sb_rcg_disable_pclk (dt_cpu2_trcauxctlr_sb_rcg_disable_pclk), + .dt_cpu3_trcauxctlr_sb_rcg_disable_pclk (dt_cpu3_trcauxctlr_sb_rcg_disable_pclk), + .etclken_cpu0_i (etclken_cpu0_i), + .etclken_cpu1_i (etclken_cpu1_i), + .etclken_cpu2_i (etclken_cpu2_i), + .etclken_cpu3_i (etclken_cpu3_i), + .nCPUPORESET (nCPUPORESET[`MAIA_CN:0]), + .nMBISTRESET (nMBISTRESET), + .syncreqm0_i (SYNCREQM0), + .syncreqm1_i (SYNCREQM1), + .syncreqm2_i (SYNCREQM2), + .syncreqm3_i (SYNCREQM3) + ); // udt_sb + + maia_ncpu_reg_rep uncpu_reg_rep( // outputs + .ds_cpu0_ic_aa64naa32_reg_o (ds_cpu0_ic_aa64naa32_i), + .ds_cpu0_ic_cpsr_mode_reg_o (ds_cpu0_ic_cpsr_mode_i[4:0]), + .ds_cpu0_ic_hcr_change_reg_o (ds_cpu0_ic_hcr_change_i), + .ds_cpu0_ic_sample_spr_reg_o (ds_cpu0_ic_sample_spr_i), + .ds_cpu0_ic_scr_change_reg_o (ds_cpu0_ic_scr_change_i), + .ds_cpu1_ic_aa64naa32_reg_o (ds_cpu1_ic_aa64naa32_i), + .ds_cpu1_ic_cpsr_mode_reg_o (ds_cpu1_ic_cpsr_mode_i[4:0]), + .ds_cpu1_ic_hcr_change_reg_o (ds_cpu1_ic_hcr_change_i), + .ds_cpu1_ic_sample_spr_reg_o (ds_cpu1_ic_sample_spr_i), + .ds_cpu1_ic_scr_change_reg_o (ds_cpu1_ic_scr_change_i), + .ds_cpu2_ic_aa64naa32_reg_o (ds_cpu2_ic_aa64naa32_i), + .ds_cpu2_ic_cpsr_mode_reg_o (ds_cpu2_ic_cpsr_mode_i[4:0]), + .ds_cpu2_ic_hcr_change_reg_o (ds_cpu2_ic_hcr_change_i), + .ds_cpu2_ic_sample_spr_reg_o (ds_cpu2_ic_sample_spr_i), + .ds_cpu2_ic_scr_change_reg_o (ds_cpu2_ic_scr_change_i), + .ds_cpu3_ic_aa64naa32_reg_o (ds_cpu3_ic_aa64naa32_i), + .ds_cpu3_ic_cpsr_mode_reg_o (ds_cpu3_ic_cpsr_mode_i[4:0]), + .ds_cpu3_ic_hcr_change_reg_o (ds_cpu3_ic_hcr_change_i), + .ds_cpu3_ic_sample_spr_reg_o (ds_cpu3_ic_sample_spr_i), + .ds_cpu3_ic_scr_change_reg_o (ds_cpu3_ic_scr_change_i), + .ic_block_eoi_sgi_wr_reg_o (ic_block_eoi_sgi_wr[`MAIA_CN:0]), + .ic_el_change_complete_reg_o (ic_el_change_complete[`MAIA_CN:0]), + .ic_hcr_change_complete_reg_o (ic_hcr_change_complete[`MAIA_CN:0]), + .ic_ich_el2_tall0_reg_o (ic_ich_el2_tall0[`MAIA_CN:0]), + .ic_ich_el2_tall1_reg_o (ic_ich_el2_tall1[`MAIA_CN:0]), + .ic_ich_el2_tc_reg_o (ic_ich_el2_tc[`MAIA_CN:0]), + .ic_nfiq_reg_o (ic_nfiq[`MAIA_CN:0]), + .ic_nirq_reg_o (ic_nirq[`MAIA_CN:0]), + .ic_nsei_reg_o (ic_nsei[`MAIA_CN:0]), + .ic_nvfiq_reg_o (ic_nvfiq[`MAIA_CN:0]), + .ic_nvirq_reg_o (ic_nvirq[`MAIA_CN:0]), + .ic_nvsei_reg_o (ic_nvsei[`MAIA_CN:0]), + .ic_sample_spr_reg_o (ic_sample_spr[`MAIA_CN:0]), + .ic_scr_change_complete_reg_o (ic_scr_change_complete[`MAIA_CN:0]), + .ic_sra_el1ns_en_reg_o (ic_sra_el1ns_en[`MAIA_CN:0]), + .ic_sra_el1s_en_reg_o (ic_sra_el1s_en[`MAIA_CN:0]), + .ic_sra_el2_en_reg_o (ic_sra_el2_en[`MAIA_CN:0]), + .ic_sra_el3_en_reg_o (ic_sra_el3_en[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap_reg_o (ic_sre_el1ns_hyp_trap[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap_reg_o (ic_sre_el1ns_mon_trap[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap_reg_o (ic_sre_el1s_mon_trap[`MAIA_CN:0]), + .ic_sre_el2_mon_trap_reg_o (ic_sre_el2_mon_trap[`MAIA_CN:0]), + + // inputs + .ck_gclkfr (ck_gclkfr), + .ck_reset1_n_l2 (ck_reset1_n_l2), + .ds_cpu0_ic_aa64naa32 (ds_cpu0_ic_aa64naa32), + .ds_cpu0_ic_cpsr_mode (ds_cpu0_ic_cpsr_mode[4:0]), + .ds_cpu0_ic_hcr_change (ds_cpu0_ic_hcr_change), + .ds_cpu0_ic_sample_spr (ds_cpu0_ic_sample_spr), + .ds_cpu0_ic_scr_change (ds_cpu0_ic_scr_change), + .ds_cpu1_ic_aa64naa32 (ds_cpu1_ic_aa64naa32), + .ds_cpu1_ic_cpsr_mode (ds_cpu1_ic_cpsr_mode[4:0]), + .ds_cpu1_ic_hcr_change (ds_cpu1_ic_hcr_change), + .ds_cpu1_ic_sample_spr (ds_cpu1_ic_sample_spr), + .ds_cpu1_ic_scr_change (ds_cpu1_ic_scr_change), + .ds_cpu2_ic_aa64naa32 (ds_cpu2_ic_aa64naa32), + .ds_cpu2_ic_cpsr_mode (ds_cpu2_ic_cpsr_mode[4:0]), + .ds_cpu2_ic_hcr_change (ds_cpu2_ic_hcr_change), + .ds_cpu2_ic_sample_spr (ds_cpu2_ic_sample_spr), + .ds_cpu2_ic_scr_change (ds_cpu2_ic_scr_change), + .ds_cpu3_ic_aa64naa32 (ds_cpu3_ic_aa64naa32), + .ds_cpu3_ic_cpsr_mode (ds_cpu3_ic_cpsr_mode[4:0]), + .ds_cpu3_ic_hcr_change (ds_cpu3_ic_hcr_change), + .ds_cpu3_ic_sample_spr (ds_cpu3_ic_sample_spr), + .ds_cpu3_ic_scr_change (ds_cpu3_ic_scr_change), + .ic_block_eoi_sgi_wr (ic_block_eoi_sgi_wr_o[`MAIA_CN:0]), + .ic_el_change_complete (ic_el_change_complete_o[`MAIA_CN:0]), + .ic_hcr_change_complete (ic_hcr_change_complete_o[`MAIA_CN:0]), + .ic_ich_el2_tall0 (ic_ich_el2_tall0_o[`MAIA_CN:0]), + .ic_ich_el2_tall1 (ic_ich_el2_tall1_o[`MAIA_CN:0]), + .ic_ich_el2_tc (ic_ich_el2_tc_o[`MAIA_CN:0]), + .ic_nfiq (ic_nfiq_o[`MAIA_CN:0]), + .ic_nirq (ic_nirq_o[`MAIA_CN:0]), + .ic_nsei (ic_nsei_o[`MAIA_CN:0]), + .ic_nvfiq (ic_nvfiq_o[`MAIA_CN:0]), + .ic_nvirq (ic_nvirq_o[`MAIA_CN:0]), + .ic_nvsei (ic_nvsei_o[`MAIA_CN:0]), + .ic_sample_spr (ic_sample_spr_o[`MAIA_CN:0]), + .ic_scr_change_complete (ic_scr_change_complete_o[`MAIA_CN:0]), + .ic_sra_el1ns_en (ic_sra_el1ns_en_o[`MAIA_CN:0]), + .ic_sra_el1s_en (ic_sra_el1s_en_o[`MAIA_CN:0]), + .ic_sra_el2_en (ic_sra_el2_en_o[`MAIA_CN:0]), + .ic_sra_el3_en (ic_sra_el3_en_o[`MAIA_CN:0]), + .ic_sre_el1ns_hyp_trap (ic_sre_el1ns_hyp_trap_o[`MAIA_CN:0]), + .ic_sre_el1ns_mon_trap (ic_sre_el1ns_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el1s_mon_trap (ic_sre_el1s_mon_trap_o[`MAIA_CN:0]), + .ic_sre_el2_mon_trap (ic_sre_el2_mon_trap_o[`MAIA_CN:0]) + ); // uncpu_reg_rep + +//----------------------------------------------------------------------------- +// OVL Assertions +//----------------------------------------------------------------------------- +`ifdef ARM_ASSERT_ON + `include "maia_noncpu_s_val.v" +`endif + +endmodule // maia_noncpu_s + +//ARMAUTO UNDEF START +`define MAIA_UNDEFINE +`include "maia_header.v" +`undef MAIA_UNDEFINE +//ARMAUTO UNDEF END diff --git a/Security Algo Accelerator/logical/maia_complex/verilog/maia_complex.v b/Security Algo Accelerator/logical/maia_complex/verilog/maia_complex.v new file mode 100644 index 0000000000..496b1e1872 --- /dev/null +++ b/Security Algo Accelerator/logical/maia_complex/verilog/maia_complex.v @@ -0,0 +1,2816 @@ + +//----------------------------------------------------------------------------- +// The confidential and proprietary information contained in this file may +// only be used by a person authorised under and to the extent permitted +// by a subsisting licensing agreement from ARM Limited. +// +// (C) COPYRIGHT 2013-2014 ARM Limited. +// ALL RIGHTS RESERVED +// +// This entire notice must be reproduced on all copies of this file +// and copies of this file may only be made by a person if such person is +// permitted to do so under the terms of a subsisting license agreement +// from ARM Limited. +// +// Filename : $RCSfile: maia_complex.v $ +// Checked In : $Date: 2014-08-29 00:16:46 -0500 (Fri, 29 Aug 2014) $ +// Revision : $Revision: 70482 $ +// Release Information : Cortex-A72-r1p0-00rel0 +// +//----------------------------------------------------------------------------- +// Verilog-2001 (IEEE Std 1364-2001) +//----------------------------------------------------------------------------- +//# +//# Overview +//# ======== +//# +//# This is top-level interconnect layer for the Complex Execute unit. +//# + +`include "maia_header.v" + +module maia_complex( // outputs + cx_active, + cx_credit_j, + cx_credit_k, + cx_dstp_tag_ke1, + cx_dstp_tag_vld_ke1, + cx_resp_data_w1, + cx_resp_qfbit_gid_w1, + cx_resp_qfbit_vld_w1, + cx_resp_qfbit_w2, + cx_resp_tag_vld_w0, + cx_resp_tag_w0, + cx_resx_data_w2, + cx_resx_dw_w1, + cx_resx_qfbit_gid_w1, + cx_resx_qfbit_vld_w1, + cx_resx_qfbit_w2, + cx_resx_tag_vld_w1, + cx_resx_tag_w1, + cx_resy_data_w2, + cx_resy_dw_w1, + cx_resy_qfbit_gid_w1, + cx_resy_qfbit_vld_w1, + cx_resy_qfbit_w2, + cx_resy_tag_vld_w1, + cx_resy_tag_w1, + cx_resz_data_w2, + cx_resz_dw_w1, + cx_resz_qfbit_gid_w1, + cx_resz_qfbit_vld_w1, + cx_resz_qfbit_w2, + cx_resz_tag_vld_w1, + cx_resz_tag_w1, + + // inputs + ck_areset, + ck_gclkcx, + ck_reset1_n_cx, + dftrstdisable_cpu, + dftse_cpu, + ds_cx_aarch32_state, + ds_cx_aarch64_state, + ds_cx_cpuactlr_frc_cpu_rcg_active, + ds_cx_dstp_tag_jp2, + ds_cx_dstp_tag_kp2, + ds_cx_dstp_tag_vld_jp2, + ds_cx_dstp_tag_vld_kp2, + ds_cx_dstx_dw_jp2, + ds_cx_dstx_dw_kp2, + ds_cx_dstx_tag_jp2, + ds_cx_dstx_tag_kp2, + ds_cx_dstx_tag_vld_jp2, + ds_cx_dstx_tag_vld_kp2, + ds_cx_dsty_dw_jp2, + ds_cx_dsty_dw_kp2, + ds_cx_dsty_tag_jp2, + ds_cx_dsty_tag_kp2, + ds_cx_dsty_tag_vld_jp2, + ds_cx_dsty_tag_vld_kp2, + ds_cx_flush_gid, + ds_cx_flush_seq, + ds_cx_flush_u1, + ds_cx_fpscr_ahp, + ds_cx_fpscr_dn, + ds_cx_fpscr_fz, + ds_cx_fpscr_rmode, + ds_cx_gid_jp2, + ds_cx_gid_kp2, + ds_cx_prt_sel_jp1, + ds_cx_prt_sel_kp1, + ds_cx_srca_data_jp2, + ds_cx_srca_data_kp2, + ds_cx_srca_data_vld_jp2, + ds_cx_srca_data_vld_kp2, + ds_cx_srcb_data_jp2, + ds_cx_srcb_data_kp2, + ds_cx_srcb_data_vld_jp2, + ds_cx_srcb_data_vld_kp2, + ds_cx_srcc_data_jp2, + ds_cx_srcc_data_kp2, + ds_cx_srcc_data_vld_jp2, + ds_cx_srcc_data_vld_kp2, + ds_cx_srcd_data_jp2, + ds_cx_srcd_data_kp2, + ds_cx_srcd_data_vld_jp2, + ds_cx_srcd_data_vld_kp2, + ds_cx_srcp_data_jp2, + ds_cx_srcp_data_kp2, + ds_cx_srcp_data_vld_jp2, + ds_cx_srcp_data_vld_kp2, + ds_cx_swdw_nuke_jp2, + ds_cx_swdw_nuke_kp2, + ds_cx_uop_ctl_jp2, + ds_cx_uop_ctl_kp2, + ds_cx_uop_vld_jp2, + ds_cx_uop_vld_kp2, + ds_srca_dw_0p1, + ds_srca_dw_1p1, + ds_srca_dw_2p1, + ds_srca_prdcr_dw_0p1, + ds_srca_prdcr_dw_1p1, + ds_srca_prdcr_dw_2p1, + ds_srca_tag_0p1, + ds_srca_tag_1p1, + ds_srca_tag_2p1, + ds_srca_tag_vld_0p1, + ds_srca_tag_vld_1p1, + ds_srca_tag_vld_2p1, + ds_srcb_dw_0p1, + ds_srcb_dw_1p1, + ds_srcb_dw_2p1, + ds_srcb_prdcr_dw_0p1, + ds_srcb_prdcr_dw_1p1, + ds_srcb_prdcr_dw_2p1, + ds_srcb_tag_0p1, + ds_srcb_tag_1p1, + ds_srcb_tag_2p1, + ds_srcb_tag_vld_0p1, + ds_srcb_tag_vld_1p1, + ds_srcb_tag_vld_2p1, + ds_srcc_dw_0p1, + ds_srcc_dw_1p1, + ds_srcc_dw_2p1, + ds_srcc_prdcr_dw_0p1, + ds_srcc_prdcr_dw_1p1, + ds_srcc_prdcr_dw_2p1, + ds_srcc_tag_0p1, + ds_srcc_tag_1p1, + ds_srcc_tag_2p1, + ds_srcc_tag_vld_0p1, + ds_srcc_tag_vld_1p1, + ds_srcc_tag_vld_2p1, + ds_srcd_dw_0p1, + ds_srcd_dw_1p1, + ds_srcd_dw_2p1, + ds_srcd_prdcr_dw_0p1, + ds_srcd_prdcr_dw_1p1, + ds_srcd_prdcr_dw_2p1, + ds_srcd_tag_0p1, + ds_srcd_tag_1p1, + ds_srcd_tag_2p1, + ds_srcd_tag_vld_0p1, + ds_srcd_tag_vld_1p1, + ds_srcd_tag_vld_2p1, + ds_srcp_tag_0p1, + ds_srcp_tag_1p1, + ds_srcp_tag_2p1, + ds_srcp_tag_vld_0p1, + ds_srcp_tag_vld_1p1, + ds_srcp_tag_vld_2p1, + ls_resx_data_cancel_w1, + ls_resx_data_cancel_w2, + ls_resx_data_w2, + ls_resx_dw_w0, + ls_resx_dw_w1, + ls_resx_tag_vld_w0, + ls_resx_tag_vld_w1, + ls_resx_tag_w0, + ls_resx_tag_w1, + ls_resy_data_cancel_w1, + ls_resy_data_cancel_w2, + ls_resy_data_w2, + ls_resy_dw_w0, + ls_resy_dw_w1, + ls_resy_tag_vld_w0, + ls_resy_tag_vld_w1, + ls_resy_tag_w0, + ls_resy_tag_w1, + mx_resp_data_w2, + mx_resp_tag_vld_w0, + mx_resp_tag_vld_w1, + mx_resp_tag_w0, + mx_resp_tag_w1, + sx_ldxcancel_sel_jw0, + sx_ldxcancel_sel_jw1, + sx_ldxcancel_sel_kw0, + sx_ldxcancel_sel_kw1, + sx_resp_data_jw2, + sx_resp_data_kw2, + sx_resp_tag_jw0, + sx_resp_tag_jw1, + sx_resp_tag_kw0, + sx_resp_tag_kw1, + sx_resp_tag_vld_jw0, + sx_resp_tag_vld_jw1, + sx_resp_tag_vld_kw0, + sx_resp_tag_vld_kw1, + sx_uop_vld_jw0, + sx_uop_vld_kw0 + ); + +wire [3:0] unused1; + + // outputs + output cx_active; + output [2:0] cx_credit_j; + output [2:0] cx_credit_k; + output [4:0] cx_dstp_tag_ke1; + output cx_dstp_tag_vld_ke1; + output [3:0] cx_resp_data_w1; + output [5:0] cx_resp_qfbit_gid_w1; + output cx_resp_qfbit_vld_w1; + output [6:0] cx_resp_qfbit_w2; + output cx_resp_tag_vld_w0; + output [4:0] cx_resp_tag_w0; + output [63:0] cx_resx_data_w2; + output cx_resx_dw_w1; + output [5:0] cx_resx_qfbit_gid_w1; + output cx_resx_qfbit_vld_w1; + output [6:0] cx_resx_qfbit_w2; + output cx_resx_tag_vld_w1; + output [6:0] cx_resx_tag_w1; + output [63:0] cx_resy_data_w2; + output cx_resy_dw_w1; + output [5:0] cx_resy_qfbit_gid_w1; + output cx_resy_qfbit_vld_w1; + output [6:0] cx_resy_qfbit_w2; + output cx_resy_tag_vld_w1; + output [6:0] cx_resy_tag_w1; + output [63:0] cx_resz_data_w2; + output cx_resz_dw_w1; + output [5:0] cx_resz_qfbit_gid_w1; + output cx_resz_qfbit_vld_w1; + output [6:0] cx_resz_qfbit_w2; + output cx_resz_tag_vld_w1; + output [6:0] cx_resz_tag_w1; + + // inputs + input ck_areset; + input ck_gclkcx; + input ck_reset1_n_cx; + input dftrstdisable_cpu; + input dftse_cpu; + input ds_cx_aarch32_state; + input ds_cx_aarch64_state; + input ds_cx_cpuactlr_frc_cpu_rcg_active; + input [4:0] ds_cx_dstp_tag_jp2; + input [4:0] ds_cx_dstp_tag_kp2; + input ds_cx_dstp_tag_vld_jp2; + input ds_cx_dstp_tag_vld_kp2; + input ds_cx_dstx_dw_jp2; + input ds_cx_dstx_dw_kp2; + input [6:0] ds_cx_dstx_tag_jp2; + input [6:0] ds_cx_dstx_tag_kp2; + input ds_cx_dstx_tag_vld_jp2; + input ds_cx_dstx_tag_vld_kp2; + input ds_cx_dsty_dw_jp2; + input ds_cx_dsty_dw_kp2; + input [6:0] ds_cx_dsty_tag_jp2; + input [6:0] ds_cx_dsty_tag_kp2; + input ds_cx_dsty_tag_vld_jp2; + input ds_cx_dsty_tag_vld_kp2; + input [6:0] ds_cx_flush_gid; + input ds_cx_flush_seq; + input ds_cx_flush_u1; + input ds_cx_fpscr_ahp; + input ds_cx_fpscr_dn; + input ds_cx_fpscr_fz; + input [1:0] ds_cx_fpscr_rmode; + input [6:0] ds_cx_gid_jp2; + input [6:0] ds_cx_gid_kp2; + input [2:0] ds_cx_prt_sel_jp1; + input [2:0] ds_cx_prt_sel_kp1; + input [63:0] ds_cx_srca_data_jp2; + input [63:0] ds_cx_srca_data_kp2; + input [1:0] ds_cx_srca_data_vld_jp2; + input [1:0] ds_cx_srca_data_vld_kp2; + input [63:0] ds_cx_srcb_data_jp2; + input [63:0] ds_cx_srcb_data_kp2; + input [1:0] ds_cx_srcb_data_vld_jp2; + input [1:0] ds_cx_srcb_data_vld_kp2; + input [63:0] ds_cx_srcc_data_jp2; + input [63:0] ds_cx_srcc_data_kp2; + input [1:0] ds_cx_srcc_data_vld_jp2; + input [1:0] ds_cx_srcc_data_vld_kp2; + input [63:0] ds_cx_srcd_data_jp2; + input [63:0] ds_cx_srcd_data_kp2; + input [1:0] ds_cx_srcd_data_vld_jp2; + input [1:0] ds_cx_srcd_data_vld_kp2; + input [3:0] ds_cx_srcp_data_jp2; + input [3:0] ds_cx_srcp_data_kp2; + input ds_cx_srcp_data_vld_jp2; + input ds_cx_srcp_data_vld_kp2; + input ds_cx_swdw_nuke_jp2; + input ds_cx_swdw_nuke_kp2; + input [58:0] ds_cx_uop_ctl_jp2; + input [58:0] ds_cx_uop_ctl_kp2; + input ds_cx_uop_vld_jp2; + input ds_cx_uop_vld_kp2; + input ds_srca_dw_0p1; + input ds_srca_dw_1p1; + input ds_srca_dw_2p1; + input ds_srca_prdcr_dw_0p1; + input ds_srca_prdcr_dw_1p1; + input ds_srca_prdcr_dw_2p1; + input [6:0] ds_srca_tag_0p1; + input [6:0] ds_srca_tag_1p1; + input [6:0] ds_srca_tag_2p1; + input ds_srca_tag_vld_0p1; + input ds_srca_tag_vld_1p1; + input ds_srca_tag_vld_2p1; + input ds_srcb_dw_0p1; + input ds_srcb_dw_1p1; + input ds_srcb_dw_2p1; + input ds_srcb_prdcr_dw_0p1; + input ds_srcb_prdcr_dw_1p1; + input ds_srcb_prdcr_dw_2p1; + input [6:0] ds_srcb_tag_0p1; + input [6:0] ds_srcb_tag_1p1; + input [6:0] ds_srcb_tag_2p1; + input ds_srcb_tag_vld_0p1; + input ds_srcb_tag_vld_1p1; + input ds_srcb_tag_vld_2p1; + input ds_srcc_dw_0p1; + input ds_srcc_dw_1p1; + input ds_srcc_dw_2p1; + input ds_srcc_prdcr_dw_0p1; + input ds_srcc_prdcr_dw_1p1; + input ds_srcc_prdcr_dw_2p1; + input [6:0] ds_srcc_tag_0p1; + input [6:0] ds_srcc_tag_1p1; + input [6:0] ds_srcc_tag_2p1; + input ds_srcc_tag_vld_0p1; + input ds_srcc_tag_vld_1p1; + input ds_srcc_tag_vld_2p1; + input ds_srcd_dw_0p1; + input ds_srcd_dw_1p1; + input ds_srcd_dw_2p1; + input ds_srcd_prdcr_dw_0p1; + input ds_srcd_prdcr_dw_1p1; + input ds_srcd_prdcr_dw_2p1; + input [6:0] ds_srcd_tag_0p1; + input [6:0] ds_srcd_tag_1p1; + input [6:0] ds_srcd_tag_2p1; + input ds_srcd_tag_vld_0p1; + input ds_srcd_tag_vld_1p1; + input ds_srcd_tag_vld_2p1; + input [4:0] ds_srcp_tag_0p1; + input [4:0] ds_srcp_tag_1p1; + input [4:0] ds_srcp_tag_2p1; + input ds_srcp_tag_vld_0p1; + input ds_srcp_tag_vld_1p1; + input ds_srcp_tag_vld_2p1; + input ls_resx_data_cancel_w1; + input ls_resx_data_cancel_w2; + input [63:0] ls_resx_data_w2; + input ls_resx_dw_w0; + input ls_resx_dw_w1; + input ls_resx_tag_vld_w0; + input ls_resx_tag_vld_w1; + input [6:0] ls_resx_tag_w0; + input [6:0] ls_resx_tag_w1; + input ls_resy_data_cancel_w1; + input ls_resy_data_cancel_w2; + input [63:0] ls_resy_data_w2; + input ls_resy_dw_w0; + input ls_resy_dw_w1; + input ls_resy_tag_vld_w0; + input ls_resy_tag_vld_w1; + input [6:0] ls_resy_tag_w0; + input [6:0] ls_resy_tag_w1; + input [3:0] mx_resp_data_w2; + input mx_resp_tag_vld_w0; + input mx_resp_tag_vld_w1; + input [4:0] mx_resp_tag_w0; + input [4:0] mx_resp_tag_w1; + input sx_ldxcancel_sel_jw0; + input sx_ldxcancel_sel_jw1; + input sx_ldxcancel_sel_kw0; + input sx_ldxcancel_sel_kw1; + input [3:0] sx_resp_data_jw2; + input [3:0] sx_resp_data_kw2; + input [4:0] sx_resp_tag_jw0; + input [4:0] sx_resp_tag_jw1; + input [4:0] sx_resp_tag_kw0; + input [4:0] sx_resp_tag_kw1; + input sx_resp_tag_vld_jw0; + input sx_resp_tag_vld_jw1; + input sx_resp_tag_vld_kw0; + input sx_resp_tag_vld_kw1; + input sx_uop_vld_jw0; + input sx_uop_vld_kw0; + + // wires + wire acc_size_eq64_e3_q; + wire acc_size_ge32_e3_q; + wire acc_size_ne08_e3_q; + wire addj_active; + wire addk_active; + wire aesd_e1; + wire aesdimc_e1; + wire aese_e1; + wire aesemc_e1; + wire aesimc_e1; + wire aesmc_e1; + wire ahp_mode_e1_q; + wire [3:0] c00_x_sel_e1; + wire c00_y_sel_e1; + wire [5:0] c01_x_sel_e1; + wire [2:0] c01_y_sel_e1; + wire [5:0] c02_x_sel_e1; + wire [2:0] c02_y_sel_e1; + wire [6:0] c03_x_sel_e1; + wire [4:0] c03_y_sel_e1; + wire [5:0] c04_x_sel_e1; + wire [2:0] c04_y_sel_e1; + wire [7:0] c05_x_sel_e1; + wire [4:0] c05_y_sel_e1; + wire [5:0] c06_x_sel_e1; + wire [4:0] c06_y_sel_e1; + wire [6:0] c07_x_sel_e1; + wire [4:0] c07_y_sel_e1; + wire [6:0] c08_x_sel_e1; + wire [2:0] c08_y_sel_e1; + wire [8:0] c09_x_sel_e1; + wire [5:0] c09_y_sel_e1; + wire [8:0] c10_x_sel_e1; + wire [5:0] c10_y_sel_e1; + wire [9:0] c11_x_sel_e1; + wire [7:0] c11_y_sel_e1; + wire [7:0] c12_x_sel_e1; + wire [5:0] c12_y_sel_e1; + wire [9:0] c13_x_sel_e1; + wire [6:0] c13_y_sel_e1; + wire [7:0] c14_x_sel_e1; + wire [6:0] c14_y_sel_e1; + wire [7:0] c15_x_sel_e1; + wire [6:0] c15_y_sel_e1; + wire ccpass_ke2; + wire ck_gclkcx_crypt; + wire ck_gclkcx_floatj; + wire ck_gclkcx_floatk; + wire ck_gclkcx_intj; + wire ck_gclkcx_intk; + wire crp3_vld_je1; + wire crypt2_active; + wire [127:0] crypt2_out_e3_q; + wire crypt2_vld_e1; + wire crypt3_active; + wire [127:0] crypt3_out_e6_q; + wire crypt3_vld0_e1; + wire crypt3_vld1_e1; + wire cvtj_active; + wire [3:0] cx_acc_type_je1; + wire [3:1] cx_acc_type_je2; + wire [3:0] cx_acc_type_ke1; + wire [3:1] cx_acc_type_ke2; + wire cx_ccpass_je1; + wire cx_ccpass_ke1; + wire cx_ctl_dp_fp_valid_ji1; + wire cx_ctl_dp_fp_valid_ki1; + wire cx_ctl_dp_int_valid_ji1; + wire cx_ctl_dp_int_valid_ki1; + wire [4:0] cx_dst_sel_je1; + wire [4:0] cx_dst_sel_ke1; + wire [4:0] cx_dstp_tag_je1; + wire [4:0] cx_dstp_tag_ke1; + wire cx_dstp_tag_vld_je1; + wire cx_dstp_tag_vld_ke1; + wire cx_dstx_dw_je1; + wire cx_dstx_dw_ke1; + wire [6:0] cx_dstx_tag_je1; + wire [6:0] cx_dstx_tag_je2; + wire [6:0] cx_dstx_tag_ke1; + wire [6:0] cx_dstx_tag_ke2; + wire cx_dstx_tag_vld_je1; + wire cx_dstx_tag_vld_ke1; + wire cx_dsty_dw_je1; + wire cx_dsty_dw_ke1; + wire [6:0] cx_dsty_tag_je1; + wire [6:0] cx_dsty_tag_ke1; + wire cx_dsty_tag_vld_je1; + wire cx_dsty_tag_vld_ke1; + wire [63:0] cx_fadd_srca_fp_data32_je1; + wire [63:0] cx_fadd_srca_fp_data32_ke1; + wire [63:0] cx_fadd_srca_fp_data64_je1; + wire [63:0] cx_fadd_srca_fp_data64_ke1; + wire [55:0] cx_fadd_srcb_fp_data32_h_je1; + wire [55:0] cx_fadd_srcb_fp_data32_h_ke1; + wire [55:0] cx_fadd_srcb_fp_data32_l_je1; + wire [55:0] cx_fadd_srcb_fp_data32_l_ke1; + wire [116:0] cx_fadd_srcb_fp_data64_je1; + wire [116:0] cx_fadd_srcb_fp_data64_ke1; + wire [63:0] cx_fadd_srcc_fp_data32_je1; + wire [63:0] cx_fadd_srcc_fp_data32_ke1; + wire [31:0] cx_fadd_srcc_fp_data64_je1; + wire [31:0] cx_fadd_srcc_fp_data64_ke1; + wire [31:0] cx_fadd_srcd_fp_data64_je1; + wire [31:0] cx_fadd_srcd_fp_data64_ke1; + wire [63:0] cx_fmul_srca_fp_data32_je1; + wire [63:0] cx_fmul_srca_fp_data32_ke1; + wire [63:0] cx_fmul_srcb_fp_data32_je1; + wire [63:0] cx_fmul_srcb_fp_data32_ke1; + wire [6:0] cx_gid_je1; + wire [6:0] cx_gid_ke1; + wire [12:0] cx_imac_cmd_e1; + wire cx_imac_vld_e1; + wire cx_ls_resx_data_cancel_w2; + wire cx_ls_resx_data_cancel_w3; + wire cx_ls_resx_dw_w1; + wire cx_ls_resx_dw_w2; + wire cx_ls_resx_tag_vld_w1; + wire cx_ls_resx_tag_vld_w2; + wire [6:0] cx_ls_resx_tag_w1; + wire [6:0] cx_ls_resx_tag_w2; + wire cx_ls_resy_data_cancel_w2; + wire cx_ls_resy_data_cancel_w3; + wire cx_ls_resy_dw_w1; + wire cx_ls_resy_dw_w2; + wire cx_ls_resy_tag_vld_w1; + wire cx_ls_resy_tag_vld_w2; + wire [6:0] cx_ls_resy_tag_w1; + wire [6:0] cx_ls_resy_tag_w2; + wire [4:0] cx_mla_fwd_sel_je1; + wire [4:0] cx_mla_fwd_sel_je2; + wire [4:0] cx_mla_fwd_sel_je3; + wire [4:0] cx_mla_fwd_sel_ke1; + wire [4:0] cx_mla_fwd_sel_ke2; + wire [4:0] cx_mla_fwd_sel_ke3; + wire cx_mx_resp_tag_vld_w1; + wire cx_mx_resp_tag_vld_w2; + wire [4:0] cx_mx_resp_tag_w1; + wire [4:0] cx_mx_resp_tag_w2; + wire [2:0] cx_region_je1; + wire [2:0] cx_region_ke1; + wire cx_res128_je1; + wire cx_res128_ke1; + wire cx_reset3; + wire [3:0] cx_resp_data_w1; + wire [3:0] cx_resp_data_w2; + wire cx_resp_tag_vld_w0; + wire cx_resp_tag_vld_w1; + wire cx_resp_tag_vld_w2; + wire [4:0] cx_resp_tag_w0; + wire [4:0] cx_resp_tag_w1; + wire [4:0] cx_resp_tag_w2; + wire [63:0] cx_resx_data_w2; + wire cx_resx_dw_w0; + wire cx_resx_dw_w0m1; + wire cx_resx_dw_w1; + wire cx_resx_dw_w2; + wire [2:0] cx_resx_region_w0m1; + wire [49:32] cx_resx_sel_dec_jw0; + wire [13:0] cx_resx_sel_dec_kw0; + wire cx_resx_selj_w0; + wire cx_resx_tag_vld_w0; + wire cx_resx_tag_vld_w0m1; + wire cx_resx_tag_vld_w1; + wire cx_resx_tag_vld_w2; + wire [6:0] cx_resx_tag_w0; + wire [6:0] cx_resx_tag_w0m1; + wire [6:0] cx_resx_tag_w1; + wire [6:0] cx_resx_tag_w2; + wire [63:0] cx_resy_data_w2; + wire cx_resy_dw_w0; + wire cx_resy_dw_w0m1; + wire cx_resy_dw_w1; + wire cx_resy_dw_w2; + wire [2:0] cx_resy_region_w0m1; + wire [49:32] cx_resy_sel_dec_jw0; + wire [13:0] cx_resy_sel_dec_kw0; + wire cx_resy_selj_w0; + wire cx_resy_tag_vld_w0; + wire cx_resy_tag_vld_w0m1; + wire cx_resy_tag_vld_w1; + wire cx_resy_tag_vld_w2; + wire [6:0] cx_resy_tag_w0; + wire [6:0] cx_resy_tag_w0m1; + wire [6:0] cx_resy_tag_w1; + wire [6:0] cx_resy_tag_w2; + wire [63:0] cx_resz_data_w2; + wire cx_resz_dw_w0; + wire cx_resz_dw_w0m1; + wire cx_resz_dw_w1; + wire cx_resz_dw_w2; + wire [2:0] cx_resz_region_w0m1; + wire [49:32] cx_resz_sel_dec_jw0; + wire [13:0] cx_resz_sel_dec_kw0; + wire cx_resz_selj_w0; + wire cx_resz_tag_vld_w0; + wire cx_resz_tag_vld_w0m1; + wire cx_resz_tag_vld_w1; + wire cx_resz_tag_vld_w2; + wire [6:0] cx_resz_tag_w0; + wire [6:0] cx_resz_tag_w0m1; + wire [6:0] cx_resz_tag_w1; + wire [6:0] cx_resz_tag_w2; + wire [63:0] cx_srca_crypt_data_je1; + wire [63:0] cx_srca_data_ji1; + wire [63:0] cx_srca_data_ki1; + wire cx_srca_en_je1; + wire cx_srca_en_ke1; + wire [63:0] cx_srca_fp_data32_je1; + wire [63:0] cx_srca_fp_data32_ke1; + wire [63:0] cx_srca_fp_data64_je1; + wire [63:0] cx_srca_fp_data64_ke1; + wire cx_srca_fp_h_en_ji1; + wire cx_srca_fp_h_en_ki1; + wire cx_srca_fp_l_en_ji1; + wire cx_srca_fp_l_en_ki1; + wire [63:0] cx_srca_int_data_je1; + wire [63:0] cx_srca_int_data_ke1; + wire cx_srca_int_h_en_ji1; + wire cx_srca_int_h_en_ki1; + wire cx_srca_int_l_en_ji1; + wire cx_srca_int_l_en_ki1; + wire [63:0] cx_srcb_crypt_data_je1; + wire [63:0] cx_srcb_data_ji1; + wire [63:0] cx_srcb_data_ki1; + wire cx_srcb_en_je1; + wire cx_srcb_en_ke1; + wire [63:0] cx_srcb_fp_data32_je1; + wire [63:0] cx_srcb_fp_data64_je1; + wire [63:0] cx_srcb_fp_data64_ke1; + wire cx_srcb_fp_h_en_ji1; + wire cx_srcb_fp_h_en_ki1; + wire cx_srcb_fp_l_en_ji1; + wire cx_srcb_fp_l_en_ki1; + wire [63:0] cx_srcb_int_data_je1; + wire [63:0] cx_srcb_int_data_ke1; + wire cx_srcb_int_h_en_ji1; + wire cx_srcb_int_h_en_ki1; + wire cx_srcb_int_l_en_ji1; + wire cx_srcb_int_l_en_ki1; + wire [63:0] cx_srcc_crypt_data_je1; + wire [63:0] cx_srcc_data_ji1; + wire [63:0] cx_srcc_data_ke3; + wire [63:0] cx_srcc_data_ki1; + wire cx_srcc_en_je1; + wire cx_srcc_en_ke1; + wire [63:0] cx_srcc_fp_data32_je1; + wire [63:0] cx_srcc_fp_data32_ke1; + wire cx_srcc_fp_h_en_ji1; + wire cx_srcc_fp_h_en_ki1; + wire cx_srcc_fp_l_en_ji1; + wire cx_srcc_fp_l_en_ki1; + wire [63:0] cx_srcc_int_data_je1; + wire [63:0] cx_srcc_int_data_ke1; + wire cx_srcc_int_h_en_ji1; + wire cx_srcc_int_h_en_ki1; + wire cx_srcc_int_l_en_ji1; + wire cx_srcc_int_l_en_ki1; + wire [63:0] cx_srcd_crypt_data_je1; + wire [63:0] cx_srcd_data_ji1; + wire [63:0] cx_srcd_data_ke3; + wire [63:0] cx_srcd_data_ki1; + wire cx_srcd_en_je1; + wire cx_srcd_en_ke1; + wire [31:0] cx_srcd_fp_data32_je1; + wire [31:0] cx_srcd_fp_data32_ke1; + wire cx_srcd_fp_h_en_ji1; + wire cx_srcd_fp_h_en_ki1; + wire cx_srcd_fp_l_en_ji1; + wire cx_srcd_fp_l_en_ki1; + wire [63:0] cx_srcd_int_data_je1; + wire [63:0] cx_srcd_int_data_ke1; + wire cx_srcd_int_h_en_ji1; + wire cx_srcd_int_h_en_ki1; + wire cx_srcd_int_l_en_ji1; + wire cx_srcd_int_l_en_ki1; + wire [3:0] cx_srcp_data_je1; + wire [3:0] cx_srcp_data_ke1; + wire cx_sx_ldxcancel_sel_jw1; + wire cx_sx_ldxcancel_sel_kw1; + wire [4:0] cx_sx_resp_tag_jw1; + wire [4:0] cx_sx_resp_tag_jw2; + wire [4:0] cx_sx_resp_tag_kw1; + wire [4:0] cx_sx_resp_tag_kw2; + wire cx_sx_resp_tag_vld_jw1; + wire cx_sx_resp_tag_vld_jw2; + wire cx_sx_resp_tag_vld_kw1; + wire cx_sx_resp_tag_vld_kw2; + wire [58:0] cx_uop_ctl_ji1; + wire [58:0] cx_uop_ctl_ki1; + wire [2:0] cx_uop_res_latency_je1; + wire [2:0] cx_uop_res_latency_ke1; + wire cx_uop_vld_je1; + wire cx_uop_vld_ji1; + wire cx_uop_vld_ke1; + wire cx_uop_vld_ki1; + wire dn_fadd_je1; + wire dn_fadd_ke1; + wire dn_je1; + wire dn_ke1; + wire dn_raw_e1_q; + wire [39:0] dstx_bytesel_je; + wire [39:0] dstx_bytesel_ke; + wire [39:0] dsty_bytesel_je; + wire [39:0] dsty_bytesel_ke; + wire [5:0] fadd32_ex_h_je4; + wire [5:0] fadd32_ex_h_ke4; + wire [5:0] fadd32_ex_l_je4; + wire [5:0] fadd32_ex_l_ke4; + wire [5:0] fadd64_ex_je4; + wire [5:0] fadd64_ex_ke4; + wire fadd_absin_je1; + wire fadd_absin_ke1; + wire fadd_absout_je1; + wire fadd_absout_ke1; + wire fadd_ccpass_je1; + wire fadd_ccpass_ke1; + wire fadd_hazard1_j; + wire fadd_hazard1_k; + wire [2:0] fadd_srca_sel_h_je1; + wire [2:0] fadd_srca_sel_h_ke1; + wire fadd_srca_sel_l_je1; + wire fadd_srca_sel_l_ke1; + wire [2:0] fadd_srcb_sel_h_je1; + wire [2:0] fadd_srcb_sel_h_ke1; + wire [2:0] fadd_srcb_sel_l_je1; + wire [2:0] fadd_srcb_sel_l_ke1; + wire fadd_sub_je1; + wire fadd_sub_ke1; + wire [2:0] fadd_vld_je1; + wire [2:0] fadd_vld_je4; + wire [2:0] fadd_vld_ke1; + wire [2:0] fadd_vld_ke4; + wire [31:0] faddout32_h_je4; + wire [31:0] faddout32_h_ke4; + wire [31:0] faddout32_l_je4; + wire [31:0] faddout32_l_ke4; + wire [63:0] faddout64_je4; + wire [63:0] faddout64_ke4; + wire fcvt_cvt_f_to_f_je1; + wire fcvt_cvt_f_to_i_je1; + wire fcvt_cvt_i_to_f_je1; + wire fcvt_cvts_je1; + wire [5:0] fcvt_ex_h_e3; + wire [5:0] fcvt_ex_l_e3; + wire fcvt_frint_je1; + wire fcvt_hp_sel_top_je1; + wire fcvt_imm_je1; + wire [5:0] fcvt_immv_je1; + wire [1:0] fcvt_isize_je1; + wire fcvt_noixc_je1; + wire [1:0] fcvt_osize_je1; + wire fcvt_recpe_je1; + wire fcvt_recpx_je1; + wire fcvt_restf_je1; + wire fcvt_rsqrte_je1; + wire fcvt_scalar_je1; + wire [1:0] fcvt_vld_je1; + wire [1:0] fcvt_vld_je3; + wire [127:0] fcvtout_e3; + wire fdiv_active; + wire [1:0] fdiv_busy_q; + wire [2:0] fdiv_cmd_e1; + wire [1:0] fdiv_done; + wire [1:0] fdiv_done_ack; + wire [1:0] fdiv_done_hold; + wire [1:0] fdiv_flush; + wire [1:0] fdiv_scalar; + wire fdiv_scalar_je1; + wire [1:0] fdiv_uop_vld_je1; + wire [5:0] fdivexc32_q; + wire [5:0] fdivexc64_q; + wire [31:0] fdivout32_q; + wire [63:0] fdivout64_q; + wire [63:0] fmla_acc_je4; + wire [63:0] fmla_acc_ke4; + wire fmla_fused_je1; + wire fmla_fused_je4; + wire fmla_fused_ke1; + wire fmla_fused_ke4; + wire [1:0] fmla_fwd_je3; + wire [1:0] fmla_fwd_je4; + wire [1:0] fmla_fwd_ke3; + wire [1:0] fmla_fwd_ke4; + wire fmla_je1; + wire fmla_je2; + wire fmla_je3; + wire fmla_je4; + wire fmla_ke1; + wire fmla_ke2; + wire fmla_ke3; + wire fmla_ke4; + wire fmla_negopa_je4; + wire fmla_negopa_ke4; + wire [4:0] fmul32_ex_h_je4; + wire [4:0] fmul32_ex_h_ke4; + wire [4:0] fmul32_ex_l_je4; + wire [4:0] fmul32_ex_l_ke4; + wire [4:0] fmul64_ex_je4; + wire [4:0] fmul64_ex_ke4; + wire fmul_c_on_d_je1; + wire fmul_c_on_d_ke1; + wire fmul_div_je4; + wire fmul_div_ke4; + wire fmul_ext_je1; + wire fmul_ext_ke1; + wire fmul_f_exp_ovfl_h_je4; + wire fmul_f_exp_ovfl_h_ke4; + wire fmul_f_exp_ovfl_je4; + wire fmul_f_exp_ovfl_ke4; + wire fmul_f_exp_ovfl_l_je4; + wire fmul_f_exp_ovfl_l_ke4; + wire fmul_f_infnanzero_h_je4; + wire fmul_f_infnanzero_h_ke4; + wire fmul_f_infnanzero_je4; + wire fmul_f_infnanzero_ke4; + wire fmul_f_infnanzero_l_je4; + wire fmul_f_infnanzero_l_ke4; + wire fmul_f_prod_inf_zero_h_je4; + wire fmul_f_prod_inf_zero_h_ke4; + wire fmul_f_prod_inf_zero_je4; + wire fmul_f_prod_inf_zero_ke4; + wire fmul_f_prod_inf_zero_l_je4; + wire fmul_f_prod_inf_zero_l_ke4; + wire fmul_negmul_je1; + wire fmul_negmul_ke1; + wire fmul_srca_sel_l_je1; + wire fmul_srca_sel_l_ke1; + wire fmul_srcb_sel_h_je1; + wire fmul_srcb_sel_h_ke1; + wire fmul_srcb_sel_l_je1; + wire fmul_srcb_sel_l_ke1; + wire fmul_step_je1; + wire fmul_step_ke1; + wire [2:0] fmul_vld_je1; + wire [2:0] fmul_vld_je2; + wire [2:0] fmul_vld_je3; + wire [2:0] fmul_vld_je4; + wire [2:0] fmul_vld_ke1; + wire [2:0] fmul_vld_ke2; + wire [2:0] fmul_vld_ke3; + wire [2:0] fmul_vld_ke4; + wire fmulj_active; + wire fmulk_active; + wire [55:0] fmulout32_h_je4; + wire [55:0] fmulout32_h_ke4; + wire [55:0] fmulout32_l_je4; + wire [55:0] fmulout32_l_ke4; + wire [116:0] fmulout64_je4; + wire [116:0] fmulout64_ke4; + wire fsqrt_active; + wire [1:0] fsqrt_busy_q; + wire [2:0] fsqrt_cmd_e1; + wire [1:0] fsqrt_done; + wire [1:0] fsqrt_done_ack; + wire [1:0] fsqrt_done_hold; + wire [1:0] fsqrt_flush; + wire [1:0] fsqrt_scalar; + wire fsqrt_scalar_ke1; + wire [1:0] fsqrt_uop_vld_ke1; + wire [5:0] fsqrtexc32_q; + wire [5:0] fsqrtexc64_q; + wire [31:0] fsqrtout32_q; + wire [63:0] fsqrtout64_q; + wire fz_fadd_je1; + wire fz_fadd_ke1; + wire fz_je1; + wire fz_ke1; + wire fz_raw_e1_q; + wire [7:1] iacc_cin_sel_e3_q; + wire iacc_en_e1; + wire iacc_en_e2; + wire iacc_en_e4; + wire iacc_shfsel_e2; + wire iacce4_fwd_e2; + wire ialu_acc_en_ke1; + wire [21:0] ialu_ctl_je1; + wire [21:0] ialu_ctl_ke1; + wire ialu_en_je1; + wire ialu_en_ke1; + wire ialu_en_ke3; + wire [1:0] ialu_esize_je1; + wire [1:0] ialu_esize_ke1; + wire ialu_fp_dn_je1; + wire ialu_fp_dn_ke1; + wire ialu_fp_fz_je1; + wire ialu_fp_fz_ke1; + wire [4:0] ialu_fpex_je3_q; + wire [4:0] ialu_fpex_ke3_q; + wire [3:0] ialu_nzcv_ke3_q; + wire ialu_qc_je3_q; + wire ialu_qc_ke3_q; + wire ialu_qc_vld_je2; + wire ialu_qc_vld_ke2; + wire ialu_res128_je1_q; + wire ialu_res128_ke1_q; + wire ialuj_active; + wire ialuk_active; + wire [127:0] ialuout_je3_q; + wire [127:0] ialuout_ke3_q; + wire imac_active; + wire imac_qc_e4_q; + wire imac_qc_vld_e3; + wire [6:0] iqj_flush_gid; + wire iqj_flush_u2; + wire [6:0] iqk_flush_gid; + wire iqk_flush_u2; + wire [1:0] ired_esize_ke1; + wire ired_long_ke1; + wire ired_opb_en_ke1; + wire ired_seladd_ke1; + wire ired_selmax_ke1; + wire ired_selmin_ke1; + wire ired_selusgn_ke1; + wire ired_vrop_ke1; + wire iredk_active; + wire [63:0] iredout_ke2; + wire ishf3_iss_e2; + wire ishf3_iss_e3; + wire ishf3_uiss_e2; + wire ishf_active; + wire ishf_imm_e1; + wire [7:0] ishf_immv_e1; + wire ishf_insert_e1; + wire ishf_iss_e1; + wire ishf_iss_e2; + wire ishf_left_e1; + wire ishf_narrow_e1; + wire ishf_qc_e4_q; + wire ishf_qc_vld_e3; + wire ishf_round_e1; + wire [2:0] ishf_s1_sel_e1; + wire [2:0] ishf_s2_sel_e1; + wire [3:0] ishf_s3_sel_e1; + wire [2:0] ishf_s4_sel_e1; + wire [3:0] ishf_s5_sel_e1; + wire [3:0] ishf_s6_sel_e1; + wire [4:0] ishf_s7_sel_e1; + wire ishf_saturate_e1; + wire ishf_scalar_e1; + wire ishf_sel16_e1; + wire ishf_sel32_e1; + wire ishf_sel64_e1; + wire ishf_sel8_e1; + wire ishf_selqsat_e3; + wire ishf_signed_e1; + wire ishf_stous_e1; + wire ishf_uiss_e2; + wire ishf_widen_e1; + wire [127:0] ishfaccout_e4_q; + wire [127:0] ishfout_e3_q; + wire issq_active; + wire issq_crypt_active; + wire issq_floatj_active; + wire issq_floatk_active; + wire issq_intj_active; + wire issq_intk_active; + wire [127:0] iwbout_e4_q; + wire [127:0] lspout_je3_q; + wire [127:0] lspout_ke3_q; + wire perm_en_je1; + wire perm_en_je2; + wire perm_en_ke1; + wire perm_en_ke2; + wire perm_opa_en_je1; + wire perm_opa_en_ke1; + wire perm_opb_en_je1; + wire perm_opb_en_ke1; + wire perm_opc_en_je1; + wire perm_opc_en_ke1; + wire perm_opd_en_je1; + wire perm_opd_en_ke1; + wire [2:0] perm_sign_sel0_je1; + wire [2:0] perm_sign_sel0_ke1; + wire [2:0] perm_sign_sel1_je1; + wire [2:0] perm_sign_sel1_ke1; + wire [2:0] perm_sign_sel2_je1; + wire [2:0] perm_sign_sel2_ke1; + wire [2:0] perm_sign_sel3_je1; + wire [2:0] perm_sign_sel3_ke1; + wire perm_uen_je1; + wire perm_uen_je2; + wire perm_uen_ke1; + wire perm_uen_ke2; + wire pmull_e1; + wire res128_e2; + wire [1:0] rmode_fadd_je1; + wire [1:0] rmode_fadd_ke1; + wire [2:0] rmode_fcvt_je1; + wire [1:0] rmode_fpscr_e1_q; + wire [1:0] rmode_je1; + wire [1:0] rmode_ke1; + wire selusgn_je1_q; + wire selusgn_ke1_q; + wire sha1c_e1; + wire sha1h_e1; + wire sha1m_e1; + wire sha1p_e1; + wire sha1su1_e1; + wire sha256h2_e1; + wire sha256h_e1; + wire sha256su0_e1; + wire sha256su1_e1; + wire shf_size_eq64_e3_q; + wire shf_size_ge32_e3_q; + wire shf_size_ne08_e3_q; + wire [11:1] srca_dec_hi_sel_ji1; + wire [11:1] srca_dec_hi_sel_ki1; + wire [11:1] srca_dec_sel_ji1; + wire [11:1] srca_dec_sel_ki1; + wire srca_hi_sel_ji1; + wire srca_hi_sel_ki1; + wire [11:1] srcb_dec_hi_sel_ji1; + wire [11:1] srcb_dec_hi_sel_ki1; + wire [11:1] srcb_dec_sel_ji1; + wire [11:1] srcb_dec_sel_ki1; + wire srcb_hi_sel_ji1; + wire srcb_hi_sel_ki1; + wire [11:1] srcc_dec_hi_sel_ji1; + wire [11:1] srcc_dec_hi_sel_ki1; + wire [11:1] srcc_dec_sel_ji1; + wire [11:1] srcc_dec_sel_ki1; + wire srcc_hi_sel_ji1; + wire srcc_hi_sel_ki1; + wire [11:1] srcd_dec_hi_sel_ji1; + wire [11:1] srcd_dec_hi_sel_ki1; + wire [11:1] srcd_dec_sel_ji1; + wire [11:1] srcd_dec_sel_ki1; + wire srcd_hi_sel_ji1; + wire srcd_hi_sel_ki1; + wire tbl_inst_je; + wire tbl_inst_ke; + wire tbltbx_qdest_je; + wire tbltbx_qdest_ke; + wire [3:0] tbltbx_reg_bitmask_je; + wire [3:0] tbltbx_reg_bitmask_ke; + wire tbx_inst_je; + wire tbx_inst_ke; + wire [2:0] uopnum_je; + wire [2:0] uopnum_ke; + wire vcmp_inst_je; + wire vcmp_inst_ke; + + maia_cx_rb urb( // outputs + .ahp_mode_e1_q (ahp_mode_e1_q), + .ck_gclkcx_crypt (ck_gclkcx_crypt), + .ck_gclkcx_floatj (ck_gclkcx_floatj), + .ck_gclkcx_floatk (ck_gclkcx_floatk), + .ck_gclkcx_intj (ck_gclkcx_intj), + .ck_gclkcx_intk (ck_gclkcx_intk), + .cx_acc_type_je2 (cx_acc_type_je2[3:1]), + .cx_acc_type_ke2 (cx_acc_type_ke2[3:1]), + .cx_active (cx_active), + .cx_dstx_tag_je2 (cx_dstx_tag_je2[6:0]), + .cx_dstx_tag_ke2 (cx_dstx_tag_ke2[6:0]), + .cx_ls_resx_data_cancel_w2 (cx_ls_resx_data_cancel_w2), + .cx_ls_resx_data_cancel_w3 (cx_ls_resx_data_cancel_w3), + .cx_ls_resx_dw_w1 (cx_ls_resx_dw_w1), + .cx_ls_resx_dw_w2 (cx_ls_resx_dw_w2), + .cx_ls_resx_tag_vld_w1 (cx_ls_resx_tag_vld_w1), + .cx_ls_resx_tag_vld_w2 (cx_ls_resx_tag_vld_w2), + .cx_ls_resx_tag_w1 (cx_ls_resx_tag_w1[6:0]), + .cx_ls_resx_tag_w2 (cx_ls_resx_tag_w2[6:0]), + .cx_ls_resy_data_cancel_w2 (cx_ls_resy_data_cancel_w2), + .cx_ls_resy_data_cancel_w3 (cx_ls_resy_data_cancel_w3), + .cx_ls_resy_dw_w1 (cx_ls_resy_dw_w1), + .cx_ls_resy_dw_w2 (cx_ls_resy_dw_w2), + .cx_ls_resy_tag_vld_w1 (cx_ls_resy_tag_vld_w1), + .cx_ls_resy_tag_vld_w2 (cx_ls_resy_tag_vld_w2), + .cx_ls_resy_tag_w1 (cx_ls_resy_tag_w1[6:0]), + .cx_ls_resy_tag_w2 (cx_ls_resy_tag_w2[6:0]), + .cx_mx_resp_tag_vld_w1 (cx_mx_resp_tag_vld_w1), + .cx_mx_resp_tag_vld_w2 (cx_mx_resp_tag_vld_w2), + .cx_mx_resp_tag_w1 (cx_mx_resp_tag_w1[4:0]), + .cx_mx_resp_tag_w2 (cx_mx_resp_tag_w2[4:0]), + .cx_reset3 (cx_reset3), + .cx_resp_data_w1 (cx_resp_data_w1[3:0]), + .cx_resp_data_w2 (cx_resp_data_w2[3:0]), + .cx_resp_qfbit_gid_w1 (cx_resp_qfbit_gid_w1[5:0]), + .cx_resp_qfbit_vld_w1 (cx_resp_qfbit_vld_w1), + .cx_resp_qfbit_w2 (cx_resp_qfbit_w2[6:0]), + .cx_resp_tag_vld_w0 (cx_resp_tag_vld_w0), + .cx_resp_tag_vld_w1 (cx_resp_tag_vld_w1), + .cx_resp_tag_vld_w2 (cx_resp_tag_vld_w2), + .cx_resp_tag_w0 (cx_resp_tag_w0[4:0]), + .cx_resp_tag_w1 (cx_resp_tag_w1[4:0]), + .cx_resp_tag_w2 (cx_resp_tag_w2[4:0]), + .cx_resx_dw_w0 (cx_resx_dw_w0), + .cx_resx_dw_w0m1 (cx_resx_dw_w0m1), + .cx_resx_dw_w1 (cx_resx_dw_w1), + .cx_resx_dw_w2 (cx_resx_dw_w2), + .cx_resx_qfbit_gid_w1 (cx_resx_qfbit_gid_w1[5:0]), + .cx_resx_qfbit_vld_w1 (cx_resx_qfbit_vld_w1), + .cx_resx_qfbit_w2 (cx_resx_qfbit_w2[6:0]), + .cx_resx_region_w0m1 (cx_resx_region_w0m1[2:0]), + .cx_resx_sel_dec_jw0 (cx_resx_sel_dec_jw0[49:32]), + .cx_resx_sel_dec_kw0 (cx_resx_sel_dec_kw0[13:0]), + .cx_resx_selj_w0 (cx_resx_selj_w0), + .cx_resx_tag_vld_w0 (cx_resx_tag_vld_w0), + .cx_resx_tag_vld_w0m1 (cx_resx_tag_vld_w0m1), + .cx_resx_tag_vld_w1 (cx_resx_tag_vld_w1), + .cx_resx_tag_vld_w2 (cx_resx_tag_vld_w2), + .cx_resx_tag_w0 (cx_resx_tag_w0[6:0]), + .cx_resx_tag_w0m1 (cx_resx_tag_w0m1[6:0]), + .cx_resx_tag_w1 (cx_resx_tag_w1[6:0]), + .cx_resx_tag_w2 (cx_resx_tag_w2[6:0]), + .cx_resy_dw_w0 (cx_resy_dw_w0), + .cx_resy_dw_w0m1 (cx_resy_dw_w0m1), + .cx_resy_dw_w1 (cx_resy_dw_w1), + .cx_resy_dw_w2 (cx_resy_dw_w2), + .cx_resy_qfbit_gid_w1 (cx_resy_qfbit_gid_w1[5:0]), + .cx_resy_qfbit_vld_w1 (cx_resy_qfbit_vld_w1), + .cx_resy_qfbit_w2 (cx_resy_qfbit_w2[6:0]), + .cx_resy_region_w0m1 (cx_resy_region_w0m1[2:0]), + .cx_resy_sel_dec_jw0 (cx_resy_sel_dec_jw0[49:32]), + .cx_resy_sel_dec_kw0 (cx_resy_sel_dec_kw0[13:0]), + .cx_resy_selj_w0 (cx_resy_selj_w0), + .cx_resy_tag_vld_w0 (cx_resy_tag_vld_w0), + .cx_resy_tag_vld_w0m1 (cx_resy_tag_vld_w0m1), + .cx_resy_tag_vld_w1 (cx_resy_tag_vld_w1), + .cx_resy_tag_vld_w2 (cx_resy_tag_vld_w2), + .cx_resy_tag_w0 (cx_resy_tag_w0[6:0]), + .cx_resy_tag_w0m1 (cx_resy_tag_w0m1[6:0]), + .cx_resy_tag_w1 (cx_resy_tag_w1[6:0]), + .cx_resy_tag_w2 (cx_resy_tag_w2[6:0]), + .cx_resz_dw_w0 (cx_resz_dw_w0), + .cx_resz_dw_w0m1 (cx_resz_dw_w0m1), + .cx_resz_dw_w1 (cx_resz_dw_w1), + .cx_resz_dw_w2 (cx_resz_dw_w2), + .cx_resz_qfbit_gid_w1 (cx_resz_qfbit_gid_w1[5:0]), + .cx_resz_qfbit_vld_w1 (cx_resz_qfbit_vld_w1), + .cx_resz_qfbit_w2 (cx_resz_qfbit_w2[6:0]), + .cx_resz_region_w0m1 (cx_resz_region_w0m1[2:0]), + .cx_resz_sel_dec_jw0 (cx_resz_sel_dec_jw0[49:32]), + .cx_resz_sel_dec_kw0 (cx_resz_sel_dec_kw0[13:0]), + .cx_resz_selj_w0 (cx_resz_selj_w0), + .cx_resz_tag_vld_w0 (cx_resz_tag_vld_w0), + .cx_resz_tag_vld_w0m1 (cx_resz_tag_vld_w0m1), + .cx_resz_tag_vld_w1 (cx_resz_tag_vld_w1), + .cx_resz_tag_vld_w2 (cx_resz_tag_vld_w2), + .cx_resz_tag_w0 (cx_resz_tag_w0[6:0]), + .cx_resz_tag_w0m1 (cx_resz_tag_w0m1[6:0]), + .cx_resz_tag_w1 (cx_resz_tag_w1[6:0]), + .cx_resz_tag_w2 (cx_resz_tag_w2[6:0]), + .cx_sx_ldxcancel_sel_jw1 (cx_sx_ldxcancel_sel_jw1), + .cx_sx_ldxcancel_sel_kw1 (cx_sx_ldxcancel_sel_kw1), + .cx_sx_resp_tag_jw1 (cx_sx_resp_tag_jw1[4:0]), + .cx_sx_resp_tag_jw2 (cx_sx_resp_tag_jw2[4:0]), + .cx_sx_resp_tag_kw1 (cx_sx_resp_tag_kw1[4:0]), + .cx_sx_resp_tag_kw2 (cx_sx_resp_tag_kw2[4:0]), + .cx_sx_resp_tag_vld_jw1 (cx_sx_resp_tag_vld_jw1), + .cx_sx_resp_tag_vld_jw2 (cx_sx_resp_tag_vld_jw2), + .cx_sx_resp_tag_vld_kw1 (cx_sx_resp_tag_vld_kw1), + .cx_sx_resp_tag_vld_kw2 (cx_sx_resp_tag_vld_kw2), + .dn_raw_e1_q (dn_raw_e1_q), + .fdiv_busy_q (fdiv_busy_q[1:0]), + .fdiv_done_hold (fdiv_done_hold[1:0]), + .fdiv_flush (fdiv_flush[1:0]), + .fdiv_scalar (fdiv_scalar[1:0]), + .fsqrt_busy_q (fsqrt_busy_q[1:0]), + .fsqrt_done_hold (fsqrt_done_hold[1:0]), + .fsqrt_flush (fsqrt_flush[1:0]), + .fsqrt_scalar (fsqrt_scalar[1:0]), + .fz_raw_e1_q (fz_raw_e1_q), + .iqj_flush_gid (iqj_flush_gid[6:0]), + .iqj_flush_u2 (iqj_flush_u2), + .iqk_flush_gid (iqk_flush_gid[6:0]), + .iqk_flush_u2 (iqk_flush_u2), + .rmode_fpscr_e1_q (rmode_fpscr_e1_q[1:0]), + + // inputs + .ccpass_ke2 (ccpass_ke2), + .ck_areset (ck_areset), + .ck_gclkcx (ck_gclkcx), + .ck_reset1_n_cx (ck_reset1_n_cx), + .crypt2_active (crypt2_active), + .crypt3_active (crypt3_active), + .cx_acc_type_je1 (cx_acc_type_je1[3:0]), + .cx_acc_type_ke1 (cx_acc_type_ke1[3:0]), + .cx_ccpass_je1 (cx_ccpass_je1), + .cx_ccpass_ke1 (cx_ccpass_ke1), + .cx_dst_sel_je1 (cx_dst_sel_je1[4:0]), + .cx_dst_sel_ke1 (cx_dst_sel_ke1[4:0]), + .cx_dstp_tag_je1 (cx_dstp_tag_je1[4:0]), + .cx_dstp_tag_ke1 (cx_dstp_tag_ke1[4:0]), + .cx_dstp_tag_vld_je1 (cx_dstp_tag_vld_je1), + .cx_dstp_tag_vld_ke1 (cx_dstp_tag_vld_ke1), + .cx_dstx_dw_je1 (cx_dstx_dw_je1), + .cx_dstx_dw_ke1 (cx_dstx_dw_ke1), + .cx_dstx_tag_je1 (cx_dstx_tag_je1[6:0]), + .cx_dstx_tag_ke1 (cx_dstx_tag_ke1[6:0]), + .cx_dstx_tag_vld_je1 (cx_dstx_tag_vld_je1), + .cx_dstx_tag_vld_ke1 (cx_dstx_tag_vld_ke1), + .cx_dsty_dw_je1 (cx_dsty_dw_je1), + .cx_dsty_dw_ke1 (cx_dsty_dw_ke1), + .cx_dsty_tag_je1 (cx_dsty_tag_je1[6:0]), + .cx_dsty_tag_ke1 (cx_dsty_tag_ke1[6:0]), + .cx_dsty_tag_vld_je1 (cx_dsty_tag_vld_je1), + .cx_dsty_tag_vld_ke1 (cx_dsty_tag_vld_ke1), + .cx_gid_je1 (cx_gid_je1[6:0]), + .cx_gid_ke1 (cx_gid_ke1[6:0]), + .cx_region_je1 (cx_region_je1[2:0]), + .cx_region_ke1 (cx_region_ke1[2:0]), + .cx_uop_res_latency_je1 (cx_uop_res_latency_je1[2:0]), + .cx_uop_res_latency_ke1 (cx_uop_res_latency_ke1[2:0]), + .dftrstdisable_cpu (dftrstdisable_cpu), + .dftse_cpu (dftse_cpu), + .ds_cx_cpuactlr_frc_cpu_rcg_active (ds_cx_cpuactlr_frc_cpu_rcg_active), + .ds_cx_flush_gid (ds_cx_flush_gid[6:0]), + .ds_cx_flush_seq (ds_cx_flush_seq), + .ds_cx_flush_u1 (ds_cx_flush_u1), + .ds_cx_fpscr_ahp (ds_cx_fpscr_ahp), + .ds_cx_fpscr_dn (ds_cx_fpscr_dn), + .ds_cx_fpscr_fz (ds_cx_fpscr_fz), + .ds_cx_fpscr_rmode (ds_cx_fpscr_rmode[1:0]), + .fadd32_ex_h_je4 (fadd32_ex_h_je4[5:0]), + .fadd32_ex_h_ke4 (fadd32_ex_h_ke4[5:0]), + .fadd32_ex_l_je4 (fadd32_ex_l_je4[5:0]), + .fadd32_ex_l_ke4 (fadd32_ex_l_ke4[5:0]), + .fadd64_ex_je4 (fadd64_ex_je4[5:0]), + .fadd64_ex_ke4 (fadd64_ex_ke4[5:0]), + .fadd_vld_je4 (fadd_vld_je4[2:0]), + .fadd_vld_ke4 (fadd_vld_ke4[2:0]), + .faddj_active (addj_active), + .faddk_active (addk_active), + .fcvt_ex_h_je3 (fcvt_ex_h_e3[5:0]), + .fcvt_ex_l_je3 (fcvt_ex_l_e3[5:0]), + .fcvt_vld_je3 (fcvt_vld_je3[1:0]), + .fcvtj_active (cvtj_active), + .fdiv_done (fdiv_done[1:0]), + .fdiv_done_ack (fdiv_done_ack[1:0]), + .fdiv_scalar_je1 (fdiv_scalar_je1), + .fdiv_uop_vld_je1 (fdiv_uop_vld_je1[1:0]), + .fdivexc32_q (fdivexc32_q[5:0]), + .fdivexc64_q (fdivexc64_q[5:0]), + .fdivj_active (fdiv_active), + .fmul32_ex_h_je4 (fmul32_ex_h_je4[4:0]), + .fmul32_ex_h_ke4 (fmul32_ex_h_ke4[4:0]), + .fmul32_ex_l_je4 (fmul32_ex_l_je4[4:0]), + .fmul32_ex_l_ke4 (fmul32_ex_l_ke4[4:0]), + .fmul64_ex_je4 (fmul64_ex_je4[4:0]), + .fmul64_ex_ke4 (fmul64_ex_ke4[4:0]), + .fmul_vld_je4 (fmul_vld_je4[2:0]), + .fmul_vld_ke4 (fmul_vld_ke4[2:0]), + .fmulj_active (fmulj_active), + .fmulk_active (fmulk_active), + .fsqrt_done (fsqrt_done[1:0]), + .fsqrt_done_ack (fsqrt_done_ack[1:0]), + .fsqrt_scalar_ke1 (fsqrt_scalar_ke1), + .fsqrt_uop_vld_ke1 (fsqrt_uop_vld_ke1[1:0]), + .fsqrtexc32_q (fsqrtexc32_q[5:0]), + .fsqrtexc64_q (fsqrtexc64_q[5:0]), + .fsqrtk_active (fsqrt_active), + .ialu_fpex_je3_q (ialu_fpex_je3_q[4:0]), + .ialu_fpex_ke3_q (ialu_fpex_ke3_q[4:0]), + .ialu_nzcv_ke3_q (ialu_nzcv_ke3_q[3:0]), + .ialu_qc_je3_q (ialu_qc_je3_q), + .ialu_qc_ke3_q (ialu_qc_ke3_q), + .ialu_qc_vld_je2 (ialu_qc_vld_je2), + .ialu_qc_vld_ke2 (ialu_qc_vld_ke2), + .ialuj_active (ialuj_active), + .ialuk_active (ialuk_active), + .imac_qc_e4_q (imac_qc_e4_q), + .imac_qc_vld_e3 (imac_qc_vld_e3), + .imacj_active (imac_active), + .iredk_active (iredk_active), + .ishf_qc_e4_q (ishf_qc_e4_q), + .ishf_qc_vld_e3 (ishf_qc_vld_e3), + .ishfk_active (ishf_active), + .issq_active (issq_active), + .issq_crypt_active (issq_crypt_active), + .issq_floatj_active (issq_floatj_active), + .issq_floatk_active (issq_floatk_active), + .issq_intj_active (issq_intj_active), + .issq_intk_active (issq_intk_active), + .ls_resx_data_cancel_w1 (ls_resx_data_cancel_w1), + .ls_resx_data_cancel_w2 (ls_resx_data_cancel_w2), + .ls_resx_dw_w0 (ls_resx_dw_w0), + .ls_resx_dw_w1 (ls_resx_dw_w1), + .ls_resx_tag_vld_w0 (ls_resx_tag_vld_w0), + .ls_resx_tag_vld_w1 (ls_resx_tag_vld_w1), + .ls_resx_tag_w0 (ls_resx_tag_w0[6:0]), + .ls_resx_tag_w1 (ls_resx_tag_w1[6:0]), + .ls_resy_data_cancel_w1 (ls_resy_data_cancel_w1), + .ls_resy_data_cancel_w2 (ls_resy_data_cancel_w2), + .ls_resy_dw_w0 (ls_resy_dw_w0), + .ls_resy_dw_w1 (ls_resy_dw_w1), + .ls_resy_tag_vld_w0 (ls_resy_tag_vld_w0), + .ls_resy_tag_vld_w1 (ls_resy_tag_vld_w1), + .ls_resy_tag_w0 (ls_resy_tag_w0[6:0]), + .ls_resy_tag_w1 (ls_resy_tag_w1[6:0]), + .mx_resp_tag_vld_w0 (mx_resp_tag_vld_w0), + .mx_resp_tag_vld_w1 (mx_resp_tag_vld_w1), + .mx_resp_tag_w0 (mx_resp_tag_w0[4:0]), + .mx_resp_tag_w1 (mx_resp_tag_w1[4:0]), + .sx_ldxcancel_sel_jw0 (sx_ldxcancel_sel_jw0), + .sx_ldxcancel_sel_jw1 (sx_ldxcancel_sel_jw1), + .sx_ldxcancel_sel_kw0 (sx_ldxcancel_sel_kw0), + .sx_ldxcancel_sel_kw1 (sx_ldxcancel_sel_kw1), + .sx_resp_tag_jw0 (sx_resp_tag_jw0[4:0]), + .sx_resp_tag_jw1 (sx_resp_tag_jw1[4:0]), + .sx_resp_tag_kw0 (sx_resp_tag_kw0[4:0]), + .sx_resp_tag_kw1 (sx_resp_tag_kw1[4:0]), + .sx_resp_tag_vld_jw0 (sx_resp_tag_vld_jw0), + .sx_resp_tag_vld_jw1 (sx_resp_tag_vld_jw1), + .sx_resp_tag_vld_kw0 (sx_resp_tag_vld_kw0), + .sx_resp_tag_vld_kw1 (sx_resp_tag_vld_kw1), + .sx_uop_vld_jw0 (sx_uop_vld_jw0), + .sx_uop_vld_kw0 (sx_uop_vld_kw0) + ); // urb + + maia_cx_rb_dp urb_dp( // outputs + .cx_fadd_srca_fp_data32_je1 (cx_fadd_srca_fp_data32_je1[63:0]), + .cx_fadd_srca_fp_data32_ke1 (cx_fadd_srca_fp_data32_ke1[63:0]), + .cx_fadd_srca_fp_data64_je1 (cx_fadd_srca_fp_data64_je1[63:0]), + .cx_fadd_srca_fp_data64_ke1 (cx_fadd_srca_fp_data64_ke1[63:0]), + .cx_fadd_srcb_fp_data32_h_je1 (cx_fadd_srcb_fp_data32_h_je1[55:0]), + .cx_fadd_srcb_fp_data32_h_ke1 (cx_fadd_srcb_fp_data32_h_ke1[55:0]), + .cx_fadd_srcb_fp_data32_l_je1 (cx_fadd_srcb_fp_data32_l_je1[55:0]), + .cx_fadd_srcb_fp_data32_l_ke1 (cx_fadd_srcb_fp_data32_l_ke1[55:0]), + .cx_fadd_srcb_fp_data64_je1 (cx_fadd_srcb_fp_data64_je1[116:0]), + .cx_fadd_srcb_fp_data64_ke1 (cx_fadd_srcb_fp_data64_ke1[116:0]), + .cx_fadd_srcc_fp_data32_je1 (cx_fadd_srcc_fp_data32_je1[63:0]), + .cx_fadd_srcc_fp_data32_ke1 (cx_fadd_srcc_fp_data32_ke1[63:0]), + .cx_fadd_srcc_fp_data64_je1 (cx_fadd_srcc_fp_data64_je1[31:0]), + .cx_fadd_srcc_fp_data64_ke1 (cx_fadd_srcc_fp_data64_ke1[31:0]), + .cx_fadd_srcd_fp_data64_je1 (cx_fadd_srcd_fp_data64_je1[31:0]), + .cx_fadd_srcd_fp_data64_ke1 (cx_fadd_srcd_fp_data64_ke1[31:0]), + .cx_fmul_srca_fp_data32_je1 (cx_fmul_srca_fp_data32_je1[63:0]), + .cx_fmul_srca_fp_data32_ke1 (cx_fmul_srca_fp_data32_ke1[63:0]), + .cx_fmul_srcb_fp_data32_je1 (cx_fmul_srcb_fp_data32_je1[63:0]), + .cx_fmul_srcb_fp_data32_ke1 (cx_fmul_srcb_fp_data32_ke1[63:0]), + .cx_resx_data_w2 (cx_resx_data_w2[63:0]), + .cx_resy_data_w2 (cx_resy_data_w2[63:0]), + .cx_resz_data_w2 (cx_resz_data_w2[63:0]), + .cx_srca_crypt_data_je1 (cx_srca_crypt_data_je1[63:0]), + .cx_srca_fp_data32_je1 (cx_srca_fp_data32_je1[63:0]), + .cx_srca_fp_data32_ke1 (cx_srca_fp_data32_ke1[63:0]), + .cx_srca_fp_data64_je1 (cx_srca_fp_data64_je1[63:0]), + .cx_srca_fp_data64_ke1 (cx_srca_fp_data64_ke1[63:0]), + .cx_srca_int_data_je1 (cx_srca_int_data_je1[63:0]), + .cx_srca_int_data_ke1 (cx_srca_int_data_ke1[63:0]), + .cx_srcb_crypt_data_je1 (cx_srcb_crypt_data_je1[63:0]), + .cx_srcb_fp_data32_je1 (cx_srcb_fp_data32_je1[63:0]), + .cx_srcb_fp_data64_je1 (cx_srcb_fp_data64_je1[63:0]), + .cx_srcb_fp_data64_ke1 (cx_srcb_fp_data64_ke1[63:0]), + .cx_srcb_int_data_je1 (cx_srcb_int_data_je1[63:0]), + .cx_srcb_int_data_ke1 (cx_srcb_int_data_ke1[63:0]), + .cx_srcc_crypt_data_je1 (cx_srcc_crypt_data_je1[63:0]), + .cx_srcc_fp_data32_je1 (cx_srcc_fp_data32_je1[63:0]), + .cx_srcc_fp_data32_ke1 (cx_srcc_fp_data32_ke1[63:0]), + .cx_srcc_int_data_je1 (cx_srcc_int_data_je1[63:0]), + .cx_srcc_int_data_ke1 (cx_srcc_int_data_ke1[63:0]), + .cx_srcd_crypt_data_je1 (cx_srcd_crypt_data_je1[63:0]), + .cx_srcd_fp_data32_je1 (cx_srcd_fp_data32_je1[31:0]), + .cx_srcd_fp_data32_ke1 (cx_srcd_fp_data32_ke1[31:0]), + .cx_srcd_int_data_je1 (cx_srcd_int_data_je1[63:0]), + .cx_srcd_int_data_ke1 (cx_srcd_int_data_ke1[63:0]), + + // inputs + .ck_gclkcx (ck_gclkcx), + .crypt2_out_e3_q (crypt2_out_e3_q[127:0]), + .crypt3_out_e6_q (crypt3_out_e6_q[127:0]), + .cx_ctl_dp_fp_valid_ji1 (cx_ctl_dp_fp_valid_ji1), + .cx_ctl_dp_fp_valid_ki1 (cx_ctl_dp_fp_valid_ki1), + .cx_ctl_dp_int_valid_ji1 (cx_ctl_dp_int_valid_ji1), + .cx_ctl_dp_int_valid_ki1 (cx_ctl_dp_int_valid_ki1), + .cx_reset3 (cx_reset3), + .cx_resx_dw_w1 (cx_resx_dw_w1), + .cx_resx_sel_dec_jw0 (cx_resx_sel_dec_jw0[49:32]), + .cx_resx_sel_dec_kw0 (cx_resx_sel_dec_kw0[13:0]), + .cx_resx_selj_w0 (cx_resx_selj_w0), + .cx_resx_tag_vld_w0 (cx_resx_tag_vld_w0), + .cx_resx_tag_vld_w1 (cx_resx_tag_vld_w1), + .cx_resy_dw_w1 (cx_resy_dw_w1), + .cx_resy_sel_dec_jw0 (cx_resy_sel_dec_jw0[49:32]), + .cx_resy_sel_dec_kw0 (cx_resy_sel_dec_kw0[13:0]), + .cx_resy_selj_w0 (cx_resy_selj_w0), + .cx_resy_tag_vld_w0 (cx_resy_tag_vld_w0), + .cx_resy_tag_vld_w1 (cx_resy_tag_vld_w1), + .cx_resz_dw_w1 (cx_resz_dw_w1), + .cx_resz_sel_dec_jw0 (cx_resz_sel_dec_jw0[49:32]), + .cx_resz_sel_dec_kw0 (cx_resz_sel_dec_kw0[13:0]), + .cx_resz_selj_w0 (cx_resz_selj_w0), + .cx_resz_tag_vld_w0 (cx_resz_tag_vld_w0), + .cx_resz_tag_vld_w1 (cx_resz_tag_vld_w1), + .cx_srca_data_ji1 (cx_srca_data_ji1[63:0]), + .cx_srca_data_ki1 (cx_srca_data_ki1[63:0]), + .cx_srca_fp_h_en_ji1 (cx_srca_fp_h_en_ji1), + .cx_srca_fp_h_en_ki1 (cx_srca_fp_h_en_ki1), + .cx_srca_fp_l_en_ji1 (cx_srca_fp_l_en_ji1), + .cx_srca_fp_l_en_ki1 (cx_srca_fp_l_en_ki1), + .cx_srca_int_h_en_ji1 (cx_srca_int_h_en_ji1), + .cx_srca_int_h_en_ki1 (cx_srca_int_h_en_ki1), + .cx_srca_int_l_en_ji1 (cx_srca_int_l_en_ji1), + .cx_srca_int_l_en_ki1 (cx_srca_int_l_en_ki1), + .cx_srcb_data_ji1 (cx_srcb_data_ji1[63:0]), + .cx_srcb_data_ki1 (cx_srcb_data_ki1[63:0]), + .cx_srcb_fp_h_en_ji1 (cx_srcb_fp_h_en_ji1), + .cx_srcb_fp_h_en_ki1 (cx_srcb_fp_h_en_ki1), + .cx_srcb_fp_l_en_ji1 (cx_srcb_fp_l_en_ji1), + .cx_srcb_fp_l_en_ki1 (cx_srcb_fp_l_en_ki1), + .cx_srcb_int_h_en_ji1 (cx_srcb_int_h_en_ji1), + .cx_srcb_int_h_en_ki1 (cx_srcb_int_h_en_ki1), + .cx_srcb_int_l_en_ji1 (cx_srcb_int_l_en_ji1), + .cx_srcb_int_l_en_ki1 (cx_srcb_int_l_en_ki1), + .cx_srcc_data_ji1 (cx_srcc_data_ji1[63:0]), + .cx_srcc_data_ki1 (cx_srcc_data_ki1[63:0]), + .cx_srcc_fp_h_en_ji1 (cx_srcc_fp_h_en_ji1), + .cx_srcc_fp_h_en_ki1 (cx_srcc_fp_h_en_ki1), + .cx_srcc_fp_l_en_ji1 (cx_srcc_fp_l_en_ji1), + .cx_srcc_fp_l_en_ki1 (cx_srcc_fp_l_en_ki1), + .cx_srcc_int_h_en_ji1 (cx_srcc_int_h_en_ji1), + .cx_srcc_int_h_en_ki1 (cx_srcc_int_h_en_ki1), + .cx_srcc_int_l_en_ji1 (cx_srcc_int_l_en_ji1), + .cx_srcc_int_l_en_ki1 (cx_srcc_int_l_en_ki1), + .cx_srcd_data_ji1 (cx_srcd_data_ji1[63:0]), + .cx_srcd_data_ki1 (cx_srcd_data_ki1[63:0]), + .cx_srcd_fp_h_en_ji1 (cx_srcd_fp_h_en_ji1), + .cx_srcd_fp_h_en_ki1 (cx_srcd_fp_h_en_ki1), + .cx_srcd_fp_l_en_ji1 (cx_srcd_fp_l_en_ji1), + .cx_srcd_fp_l_en_ki1 (cx_srcd_fp_l_en_ki1), + .cx_srcd_int_h_en_ji1 (cx_srcd_int_h_en_ji1), + .cx_srcd_int_h_en_ki1 (cx_srcd_int_h_en_ki1), + .cx_srcd_int_l_en_ji1 (cx_srcd_int_l_en_ji1), + .cx_srcd_int_l_en_ki1 (cx_srcd_int_l_en_ki1), + .cx_uop_vld_ji1 (cx_uop_vld_ji1), + .cx_uop_vld_ki1 (cx_uop_vld_ki1), + .fadd_srca_sel_h_je1 (fadd_srca_sel_h_je1[2:0]), + .fadd_srca_sel_h_ke1 (fadd_srca_sel_h_ke1[2:0]), + .fadd_srca_sel_l_je1 (fadd_srca_sel_l_je1), + .fadd_srca_sel_l_ke1 (fadd_srca_sel_l_ke1), + .fadd_srcb_sel_h_je1 (fadd_srcb_sel_h_je1[2:0]), + .fadd_srcb_sel_h_ke1 (fadd_srcb_sel_h_ke1[2:0]), + .fadd_srcb_sel_l_je1 (fadd_srcb_sel_l_je1[2:0]), + .fadd_srcb_sel_l_ke1 (fadd_srcb_sel_l_ke1[2:0]), + .fadd_vld_je4 (fadd_vld_je4[0]), + .fadd_vld_ke4 (fadd_vld_ke4[0]), + .faddout32_h_je4 (faddout32_h_je4[31:0]), + .faddout32_h_ke4 (faddout32_h_ke4[31:0]), + .faddout32_l_je4 (faddout32_l_je4[31:0]), + .faddout32_l_ke4 (faddout32_l_ke4[31:0]), + .faddout64_je4 (faddout64_je4[63:0]), + .faddout64_ke4 (faddout64_ke4[63:0]), + .fcvtout_je3 (fcvtout_e3[127:0]), + .fdivout32_q (fdivout32_q[31:0]), + .fdivout64_q (fdivout64_q[63:0]), + .fmla_acc_je4 (fmla_acc_je4[63:0]), + .fmla_acc_ke4 (fmla_acc_ke4[63:0]), + .fmla_fwd_je3 (fmla_fwd_je3[1:0]), + .fmla_fwd_je4 (fmla_fwd_je4[1:0]), + .fmla_fwd_ke3 (fmla_fwd_ke3[1:0]), + .fmla_fwd_ke4 (fmla_fwd_ke4[1:0]), + .fmla_je3 (fmla_je3), + .fmla_je4 (fmla_je4), + .fmla_ke3 (fmla_ke3), + .fmla_ke4 (fmla_ke4), + .fmul_srca_sel_l_je1 (fmul_srca_sel_l_je1), + .fmul_srca_sel_l_ke1 (fmul_srca_sel_l_ke1), + .fmul_srcb_sel_h_je1 (fmul_srcb_sel_h_je1), + .fmul_srcb_sel_h_ke1 (fmul_srcb_sel_h_ke1), + .fmul_srcb_sel_l_je1 (fmul_srcb_sel_l_je1), + .fmul_srcb_sel_l_ke1 (fmul_srcb_sel_l_ke1), + .fmul_vld_je4 (fmul_vld_je4[0]), + .fmul_vld_ke4 (fmul_vld_ke4[0]), + .fmulout32_h_je4 (fmulout32_h_je4[55:0]), + .fmulout32_h_ke4 (fmulout32_h_ke4[55:0]), + .fmulout32_l_je4 (fmulout32_l_je4[55:0]), + .fmulout32_l_ke4 (fmulout32_l_ke4[55:0]), + .fmulout64_je4 (fmulout64_je4[116:0]), + .fmulout64_ke4 (fmulout64_ke4[116:0]), + .fsqrtout32_q (fsqrtout32_q[31:0]), + .fsqrtout64_q (fsqrtout64_q[63:0]), + .ialuout_je3_q (ialuout_je3_q[127:0]), + .ialuout_ke3_q (ialuout_ke3_q[127:0]), + .iredout_ke3_q (iredout_ke2[63:0]), + .ishfaccout_e4_q (ishfaccout_e4_q[127:0]), + .ishfout_e3_q (ishfout_e3_q[127:0]), + .iwbout_e4_q (iwbout_e4_q[127:0]), + .ls_resx_data_w2 (ls_resx_data_w2[63:0]), + .ls_resy_data_w2 (ls_resy_data_w2[63:0]), + .lspout_je3_q (lspout_je3_q[127:0]), + .lspout_ke3_q (lspout_ke3_q[127:0]), + .srca_dec_hi_sel_ji1 (srca_dec_hi_sel_ji1[11:1]), + .srca_dec_hi_sel_ki1 (srca_dec_hi_sel_ki1[11:1]), + .srca_dec_sel_ji1 (srca_dec_sel_ji1[11:1]), + .srca_dec_sel_ki1 (srca_dec_sel_ki1[11:1]), + .srca_hi_sel_ji1 (srca_hi_sel_ji1), + .srca_hi_sel_ki1 (srca_hi_sel_ki1), + .srcb_dec_hi_sel_ji1 (srcb_dec_hi_sel_ji1[11:1]), + .srcb_dec_hi_sel_ki1 (srcb_dec_hi_sel_ki1[11:1]), + .srcb_dec_sel_ji1 (srcb_dec_sel_ji1[11:1]), + .srcb_dec_sel_ki1 (srcb_dec_sel_ki1[11:1]), + .srcb_hi_sel_ji1 (srcb_hi_sel_ji1), + .srcb_hi_sel_ki1 (srcb_hi_sel_ki1), + .srcc_dec_hi_sel_ji1 (srcc_dec_hi_sel_ji1[11:1]), + .srcc_dec_hi_sel_ki1 (srcc_dec_hi_sel_ki1[11:1]), + .srcc_dec_sel_ji1 (srcc_dec_sel_ji1[11:1]), + .srcc_dec_sel_ki1 (srcc_dec_sel_ki1[11:1]), + .srcc_hi_sel_ji1 (srcc_hi_sel_ji1), + .srcc_hi_sel_ki1 (srcc_hi_sel_ki1), + .srcd_dec_hi_sel_ji1 (srcd_dec_hi_sel_ji1[11:1]), + .srcd_dec_hi_sel_ki1 (srcd_dec_hi_sel_ki1[11:1]), + .srcd_dec_sel_ji1 (srcd_dec_sel_ji1[11:1]), + .srcd_dec_sel_ki1 (srcd_dec_sel_ki1[11:1]), + .srcd_hi_sel_ji1 (srcd_hi_sel_ji1), + .srcd_hi_sel_ki1 (srcd_hi_sel_ki1) + ); // urb_dp + + maia_cx_issq_top uissq_top( // outputs + .cx_acc_type_je1 (cx_acc_type_je1[3:0]), + .cx_acc_type_ke1 (cx_acc_type_ke1[3:0]), + .cx_credit_j (cx_credit_j[2:0]), + .cx_credit_k (cx_credit_k[2:0]), + .cx_ctl_dp_fp_valid_ji1 (cx_ctl_dp_fp_valid_ji1), + .cx_ctl_dp_fp_valid_ki1 (cx_ctl_dp_fp_valid_ki1), + .cx_ctl_dp_int_valid_ji1 (cx_ctl_dp_int_valid_ji1), + .cx_ctl_dp_int_valid_ki1 (cx_ctl_dp_int_valid_ki1), + .cx_dstp_tag_je1 (cx_dstp_tag_je1[4:0]), + .cx_dstp_tag_ke1 (cx_dstp_tag_ke1[4:0]), + .cx_dstp_tag_vld_je1 (cx_dstp_tag_vld_je1), + .cx_dstp_tag_vld_ke1 (cx_dstp_tag_vld_ke1), + .cx_dstx_dw_je1 (cx_dstx_dw_je1), + .cx_dstx_dw_ke1 (cx_dstx_dw_ke1), + .cx_dstx_tag_je1 (cx_dstx_tag_je1[6:0]), + .cx_dstx_tag_ke1 (cx_dstx_tag_ke1[6:0]), + .cx_dstx_tag_vld_je1 (cx_dstx_tag_vld_je1), + .cx_dstx_tag_vld_ke1 (cx_dstx_tag_vld_ke1), + .cx_dsty_dw_je1 (cx_dsty_dw_je1), + .cx_dsty_dw_ke1 (cx_dsty_dw_ke1), + .cx_dsty_tag_je1 (cx_dsty_tag_je1[6:0]), + .cx_dsty_tag_ke1 (cx_dsty_tag_ke1[6:0]), + .cx_dsty_tag_vld_je1 (cx_dsty_tag_vld_je1), + .cx_dsty_tag_vld_ke1 (cx_dsty_tag_vld_ke1), + .cx_gid_je1 (cx_gid_je1[6:0]), + .cx_gid_ke1 (cx_gid_ke1[6:0]), + .cx_mla_fwd_sel_je1 (cx_mla_fwd_sel_je1[4:0]), + .cx_mla_fwd_sel_ke1 (cx_mla_fwd_sel_ke1[4:0]), + .cx_region_je1 (cx_region_je1[2:0]), + .cx_region_ke1 (cx_region_ke1[2:0]), + .cx_res128_je1 (cx_res128_je1), + .cx_res128_ke1 (cx_res128_ke1), + .cx_srca_data_ji1 (cx_srca_data_ji1[63:0]), + .cx_srca_data_ki1 (cx_srca_data_ki1[63:0]), + .cx_srca_en_je1 (cx_srca_en_je1), + .cx_srca_en_ke1 (cx_srca_en_ke1), + .cx_srca_fp_h_en_ji1 (cx_srca_fp_h_en_ji1), + .cx_srca_fp_h_en_ki1 (cx_srca_fp_h_en_ki1), + .cx_srca_fp_l_en_ji1 (cx_srca_fp_l_en_ji1), + .cx_srca_fp_l_en_ki1 (cx_srca_fp_l_en_ki1), + .cx_srca_int_h_en_ji1 (cx_srca_int_h_en_ji1), + .cx_srca_int_h_en_ki1 (cx_srca_int_h_en_ki1), + .cx_srca_int_l_en_ji1 (cx_srca_int_l_en_ji1), + .cx_srca_int_l_en_ki1 (cx_srca_int_l_en_ki1), + .cx_srcb_data_ji1 (cx_srcb_data_ji1[63:0]), + .cx_srcb_data_ki1 (cx_srcb_data_ki1[63:0]), + .cx_srcb_en_je1 (cx_srcb_en_je1), + .cx_srcb_en_ke1 (cx_srcb_en_ke1), + .cx_srcb_fp_h_en_ji1 (cx_srcb_fp_h_en_ji1), + .cx_srcb_fp_h_en_ki1 (cx_srcb_fp_h_en_ki1), + .cx_srcb_fp_l_en_ji1 (cx_srcb_fp_l_en_ji1), + .cx_srcb_fp_l_en_ki1 (cx_srcb_fp_l_en_ki1), + .cx_srcb_int_h_en_ji1 (cx_srcb_int_h_en_ji1), + .cx_srcb_int_h_en_ki1 (cx_srcb_int_h_en_ki1), + .cx_srcb_int_l_en_ji1 (cx_srcb_int_l_en_ji1), + .cx_srcb_int_l_en_ki1 (cx_srcb_int_l_en_ki1), + .cx_srcc_data_ji1 (cx_srcc_data_ji1[63:0]), + .cx_srcc_data_ki1 (cx_srcc_data_ki1[63:0]), + .cx_srcc_en_je1 (cx_srcc_en_je1), + .cx_srcc_en_ke1 (cx_srcc_en_ke1), + .cx_srcc_fp_h_en_ji1 (cx_srcc_fp_h_en_ji1), + .cx_srcc_fp_h_en_ki1 (cx_srcc_fp_h_en_ki1), + .cx_srcc_fp_l_en_ji1 (cx_srcc_fp_l_en_ji1), + .cx_srcc_fp_l_en_ki1 (cx_srcc_fp_l_en_ki1), + .cx_srcc_int_h_en_ji1 (cx_srcc_int_h_en_ji1), + .cx_srcc_int_h_en_ki1 (cx_srcc_int_h_en_ki1), + .cx_srcc_int_l_en_ji1 (cx_srcc_int_l_en_ji1), + .cx_srcc_int_l_en_ki1 (cx_srcc_int_l_en_ki1), + .cx_srcd_data_ji1 (cx_srcd_data_ji1[63:0]), + .cx_srcd_data_ki1 (cx_srcd_data_ki1[63:0]), + .cx_srcd_en_je1 (cx_srcd_en_je1), + .cx_srcd_en_ke1 (cx_srcd_en_ke1), + .cx_srcd_fp_h_en_ji1 (cx_srcd_fp_h_en_ji1), + .cx_srcd_fp_h_en_ki1 (cx_srcd_fp_h_en_ki1), + .cx_srcd_fp_l_en_ji1 (cx_srcd_fp_l_en_ji1), + .cx_srcd_fp_l_en_ki1 (cx_srcd_fp_l_en_ki1), + .cx_srcd_int_h_en_ji1 (cx_srcd_int_h_en_ji1), + .cx_srcd_int_h_en_ki1 (cx_srcd_int_h_en_ki1), + .cx_srcd_int_l_en_ji1 (cx_srcd_int_l_en_ji1), + .cx_srcd_int_l_en_ki1 (cx_srcd_int_l_en_ki1), + .cx_srcp_data_je1 (cx_srcp_data_je1[3:0]), + .cx_srcp_data_ke1 (cx_srcp_data_ke1[3:0]), + .cx_uop_ctl_ji1 (cx_uop_ctl_ji1[58:0]), + .cx_uop_ctl_ki1 (cx_uop_ctl_ki1[58:0]), + .cx_uop_vld_je1 (cx_uop_vld_je1), + .cx_uop_vld_ji1 (cx_uop_vld_ji1), + .cx_uop_vld_ke1 (cx_uop_vld_ke1), + .cx_uop_vld_ki1 (cx_uop_vld_ki1), + .fdiv_done_ack (fdiv_done_ack[1:0]), + .fdiv_uop_vld_je1 (fdiv_uop_vld_je1[1:0]), + .fsqrt_done_ack (fsqrt_done_ack[1:0]), + .fsqrt_uop_vld_ke1 (fsqrt_uop_vld_ke1[1:0]), + .issq_active (issq_active), + .issq_crypt_active (issq_crypt_active), + .issq_floatj_active (issq_floatj_active), + .issq_floatk_active (issq_floatk_active), + .issq_intj_active (issq_intj_active), + .issq_intk_active (issq_intk_active), + .srca_dec_hi_sel_ji1 (srca_dec_hi_sel_ji1[11:1]), + .srca_dec_hi_sel_ki1 (srca_dec_hi_sel_ki1[11:1]), + .srca_dec_sel_ji1 (srca_dec_sel_ji1[11:1]), + .srca_dec_sel_ki1 (srca_dec_sel_ki1[11:1]), + .srca_hi_sel_ji1 (srca_hi_sel_ji1), + .srca_hi_sel_ki1 (srca_hi_sel_ki1), + .srcb_dec_hi_sel_ji1 (srcb_dec_hi_sel_ji1[11:1]), + .srcb_dec_hi_sel_ki1 (srcb_dec_hi_sel_ki1[11:1]), + .srcb_dec_sel_ji1 (srcb_dec_sel_ji1[11:1]), + .srcb_dec_sel_ki1 (srcb_dec_sel_ki1[11:1]), + .srcb_hi_sel_ji1 (srcb_hi_sel_ji1), + .srcb_hi_sel_ki1 (srcb_hi_sel_ki1), + .srcc_dec_hi_sel_ji1 (srcc_dec_hi_sel_ji1[11:1]), + .srcc_dec_hi_sel_ki1 (srcc_dec_hi_sel_ki1[11:1]), + .srcc_dec_sel_ji1 (srcc_dec_sel_ji1[11:1]), + .srcc_dec_sel_ki1 (srcc_dec_sel_ki1[11:1]), + .srcc_hi_sel_ji1 (srcc_hi_sel_ji1), + .srcc_hi_sel_ki1 (srcc_hi_sel_ki1), + .srcd_dec_hi_sel_ji1 (srcd_dec_hi_sel_ji1[11:1]), + .srcd_dec_hi_sel_ki1 (srcd_dec_hi_sel_ki1[11:1]), + .srcd_dec_sel_ji1 (srcd_dec_sel_ji1[11:1]), + .srcd_dec_sel_ki1 (srcd_dec_sel_ki1[11:1]), + .srcd_hi_sel_ji1 (srcd_hi_sel_ji1), + .srcd_hi_sel_ki1 (srcd_hi_sel_ki1), + + // inputs + .ck_gclkcx (ck_gclkcx), + .crp3_vld_je1 (crp3_vld_je1), + .cx_acc_type_je2 (cx_acc_type_je2[3:1]), + .cx_acc_type_ke2 (cx_acc_type_ke2[3:1]), + .cx_dstx_tag_je2 (cx_dstx_tag_je2[6:0]), + .cx_dstx_tag_ke2 (cx_dstx_tag_ke2[6:0]), + .cx_ls_resx_data_cancel_w2 (cx_ls_resx_data_cancel_w2), + .cx_ls_resx_data_cancel_w3 (cx_ls_resx_data_cancel_w3), + .cx_ls_resx_dw_w1 (cx_ls_resx_dw_w1), + .cx_ls_resx_dw_w2 (cx_ls_resx_dw_w2), + .cx_ls_resx_tag_vld_w1 (cx_ls_resx_tag_vld_w1), + .cx_ls_resx_tag_vld_w2 (cx_ls_resx_tag_vld_w2), + .cx_ls_resx_tag_w1 (cx_ls_resx_tag_w1[6:0]), + .cx_ls_resx_tag_w2 (cx_ls_resx_tag_w2[6:0]), + .cx_ls_resy_data_cancel_w2 (cx_ls_resy_data_cancel_w2), + .cx_ls_resy_data_cancel_w3 (cx_ls_resy_data_cancel_w3), + .cx_ls_resy_dw_w1 (cx_ls_resy_dw_w1), + .cx_ls_resy_dw_w2 (cx_ls_resy_dw_w2), + .cx_ls_resy_tag_vld_w1 (cx_ls_resy_tag_vld_w1), + .cx_ls_resy_tag_vld_w2 (cx_ls_resy_tag_vld_w2), + .cx_ls_resy_tag_w1 (cx_ls_resy_tag_w1[6:0]), + .cx_ls_resy_tag_w2 (cx_ls_resy_tag_w2[6:0]), + .cx_mx_resp_tag_vld_w1 (cx_mx_resp_tag_vld_w1), + .cx_mx_resp_tag_vld_w2 (cx_mx_resp_tag_vld_w2), + .cx_mx_resp_tag_w1 (cx_mx_resp_tag_w1[4:0]), + .cx_mx_resp_tag_w2 (cx_mx_resp_tag_w2[4:0]), + .cx_reset3 (cx_reset3), + .cx_resp_data_w1 (cx_resp_data_w1[3:0]), + .cx_resp_data_w2 (cx_resp_data_w2[3:0]), + .cx_resp_tag_vld_w0 (cx_resp_tag_vld_w0), + .cx_resp_tag_vld_w1 (cx_resp_tag_vld_w1), + .cx_resp_tag_vld_w2 (cx_resp_tag_vld_w2), + .cx_resp_tag_w0 (cx_resp_tag_w0[4:0]), + .cx_resp_tag_w1 (cx_resp_tag_w1[4:0]), + .cx_resp_tag_w2 (cx_resp_tag_w2[4:0]), + .cx_resx_data_w2 (cx_resx_data_w2[63:0]), + .cx_resx_dw_w0 (cx_resx_dw_w0), + .cx_resx_dw_w0m1 (cx_resx_dw_w0m1), + .cx_resx_dw_w1 (cx_resx_dw_w1), + .cx_resx_dw_w2 (cx_resx_dw_w2), + .cx_resx_region_w0m1 (cx_resx_region_w0m1[2:0]), + .cx_resx_tag_vld_w0 (cx_resx_tag_vld_w0), + .cx_resx_tag_vld_w0m1 (cx_resx_tag_vld_w0m1), + .cx_resx_tag_vld_w1 (cx_resx_tag_vld_w1), + .cx_resx_tag_vld_w2 (cx_resx_tag_vld_w2), + .cx_resx_tag_w0 (cx_resx_tag_w0[6:0]), + .cx_resx_tag_w0m1 (cx_resx_tag_w0m1[6:0]), + .cx_resx_tag_w1 (cx_resx_tag_w1[6:0]), + .cx_resx_tag_w2 (cx_resx_tag_w2[6:0]), + .cx_resy_data_w2 (cx_resy_data_w2[63:0]), + .cx_resy_dw_w0 (cx_resy_dw_w0), + .cx_resy_dw_w0m1 (cx_resy_dw_w0m1), + .cx_resy_dw_w1 (cx_resy_dw_w1), + .cx_resy_dw_w2 (cx_resy_dw_w2), + .cx_resy_region_w0m1 (cx_resy_region_w0m1[2:0]), + .cx_resy_tag_vld_w0 (cx_resy_tag_vld_w0), + .cx_resy_tag_vld_w0m1 (cx_resy_tag_vld_w0m1), + .cx_resy_tag_vld_w1 (cx_resy_tag_vld_w1), + .cx_resy_tag_vld_w2 (cx_resy_tag_vld_w2), + .cx_resy_tag_w0 (cx_resy_tag_w0[6:0]), + .cx_resy_tag_w0m1 (cx_resy_tag_w0m1[6:0]), + .cx_resy_tag_w1 (cx_resy_tag_w1[6:0]), + .cx_resy_tag_w2 (cx_resy_tag_w2[6:0]), + .cx_resz_data_w2 (cx_resz_data_w2[63:0]), + .cx_resz_dw_w0 (cx_resz_dw_w0), + .cx_resz_dw_w0m1 (cx_resz_dw_w0m1), + .cx_resz_dw_w1 (cx_resz_dw_w1), + .cx_resz_dw_w2 (cx_resz_dw_w2), + .cx_resz_region_w0m1 (cx_resz_region_w0m1[2:0]), + .cx_resz_tag_vld_w0 (cx_resz_tag_vld_w0), + .cx_resz_tag_vld_w0m1 (cx_resz_tag_vld_w0m1), + .cx_resz_tag_vld_w1 (cx_resz_tag_vld_w1), + .cx_resz_tag_vld_w2 (cx_resz_tag_vld_w2), + .cx_resz_tag_w0 (cx_resz_tag_w0[6:0]), + .cx_resz_tag_w0m1 (cx_resz_tag_w0m1[6:0]), + .cx_resz_tag_w1 (cx_resz_tag_w1[6:0]), + .cx_resz_tag_w2 (cx_resz_tag_w2[6:0]), + .cx_sx_ldxcancel_sel_jw1 (cx_sx_ldxcancel_sel_jw1), + .cx_sx_ldxcancel_sel_kw1 (cx_sx_ldxcancel_sel_kw1), + .cx_sx_resp_tag_jw1 (cx_sx_resp_tag_jw1[4:0]), + .cx_sx_resp_tag_jw2 (cx_sx_resp_tag_jw2[4:0]), + .cx_sx_resp_tag_kw1 (cx_sx_resp_tag_kw1[4:0]), + .cx_sx_resp_tag_kw2 (cx_sx_resp_tag_kw2[4:0]), + .cx_sx_resp_tag_vld_jw1 (cx_sx_resp_tag_vld_jw1), + .cx_sx_resp_tag_vld_jw2 (cx_sx_resp_tag_vld_jw2), + .cx_sx_resp_tag_vld_kw1 (cx_sx_resp_tag_vld_kw1), + .cx_sx_resp_tag_vld_kw2 (cx_sx_resp_tag_vld_kw2), + .ds_cx_dstp_tag_jp2 (ds_cx_dstp_tag_jp2[4:0]), + .ds_cx_dstp_tag_kp2 (ds_cx_dstp_tag_kp2[4:0]), + .ds_cx_dstp_tag_vld_jp2 (ds_cx_dstp_tag_vld_jp2), + .ds_cx_dstp_tag_vld_kp2 (ds_cx_dstp_tag_vld_kp2), + .ds_cx_dstx_dw_jp2 (ds_cx_dstx_dw_jp2), + .ds_cx_dstx_dw_kp2 (ds_cx_dstx_dw_kp2), + .ds_cx_dstx_tag_jp2 (ds_cx_dstx_tag_jp2[6:0]), + .ds_cx_dstx_tag_kp2 (ds_cx_dstx_tag_kp2[6:0]), + .ds_cx_dstx_tag_vld_jp2 (ds_cx_dstx_tag_vld_jp2), + .ds_cx_dstx_tag_vld_kp2 (ds_cx_dstx_tag_vld_kp2), + .ds_cx_dsty_dw_jp2 (ds_cx_dsty_dw_jp2), + .ds_cx_dsty_dw_kp2 (ds_cx_dsty_dw_kp2), + .ds_cx_dsty_tag_jp2 (ds_cx_dsty_tag_jp2[6:0]), + .ds_cx_dsty_tag_kp2 (ds_cx_dsty_tag_kp2[6:0]), + .ds_cx_dsty_tag_vld_jp2 (ds_cx_dsty_tag_vld_jp2), + .ds_cx_dsty_tag_vld_kp2 (ds_cx_dsty_tag_vld_kp2), + .ds_cx_gid_jp2 (ds_cx_gid_jp2[6:0]), + .ds_cx_gid_kp2 (ds_cx_gid_kp2[6:0]), + .ds_cx_prt_sel_jp1 (ds_cx_prt_sel_jp1[2:0]), + .ds_cx_prt_sel_kp1 (ds_cx_prt_sel_kp1[2:0]), + .ds_cx_srca_data_jp2 (ds_cx_srca_data_jp2[63:0]), + .ds_cx_srca_data_kp2 (ds_cx_srca_data_kp2[63:0]), + .ds_cx_srca_data_vld_jp2 (ds_cx_srca_data_vld_jp2[1:0]), + .ds_cx_srca_data_vld_kp2 (ds_cx_srca_data_vld_kp2[1:0]), + .ds_cx_srcb_data_jp2 (ds_cx_srcb_data_jp2[63:0]), + .ds_cx_srcb_data_kp2 (ds_cx_srcb_data_kp2[63:0]), + .ds_cx_srcb_data_vld_jp2 (ds_cx_srcb_data_vld_jp2[1:0]), + .ds_cx_srcb_data_vld_kp2 (ds_cx_srcb_data_vld_kp2[1:0]), + .ds_cx_srcc_data_jp2 (ds_cx_srcc_data_jp2[63:0]), + .ds_cx_srcc_data_kp2 (ds_cx_srcc_data_kp2[63:0]), + .ds_cx_srcc_data_vld_jp2 (ds_cx_srcc_data_vld_jp2[1:0]), + .ds_cx_srcc_data_vld_kp2 (ds_cx_srcc_data_vld_kp2[1:0]), + .ds_cx_srcd_data_jp2 (ds_cx_srcd_data_jp2[63:0]), + .ds_cx_srcd_data_kp2 (ds_cx_srcd_data_kp2[63:0]), + .ds_cx_srcd_data_vld_jp2 (ds_cx_srcd_data_vld_jp2[1:0]), + .ds_cx_srcd_data_vld_kp2 (ds_cx_srcd_data_vld_kp2[1:0]), + .ds_cx_srcp_data_jp2 (ds_cx_srcp_data_jp2[3:0]), + .ds_cx_srcp_data_kp2 (ds_cx_srcp_data_kp2[3:0]), + .ds_cx_srcp_data_vld_jp2 (ds_cx_srcp_data_vld_jp2), + .ds_cx_srcp_data_vld_kp2 (ds_cx_srcp_data_vld_kp2), + .ds_cx_swdw_nuke_jp2 (ds_cx_swdw_nuke_jp2), + .ds_cx_swdw_nuke_kp2 (ds_cx_swdw_nuke_kp2), + .ds_cx_uop_ctl_jp2 (ds_cx_uop_ctl_jp2[58:0]), + .ds_cx_uop_ctl_kp2 (ds_cx_uop_ctl_kp2[58:0]), + .ds_cx_uop_vld_jp2 (ds_cx_uop_vld_jp2), + .ds_cx_uop_vld_kp2 (ds_cx_uop_vld_kp2), + .ds_srca_dw_0p1 (ds_srca_dw_0p1), + .ds_srca_dw_1p1 (ds_srca_dw_1p1), + .ds_srca_dw_2p1 (ds_srca_dw_2p1), + .ds_srca_prdcr_dw_0p1 (ds_srca_prdcr_dw_0p1), + .ds_srca_prdcr_dw_1p1 (ds_srca_prdcr_dw_1p1), + .ds_srca_prdcr_dw_2p1 (ds_srca_prdcr_dw_2p1), + .ds_srca_tag_0p1 (ds_srca_tag_0p1[6:0]), + .ds_srca_tag_1p1 (ds_srca_tag_1p1[6:0]), + .ds_srca_tag_2p1 (ds_srca_tag_2p1[6:0]), + .ds_srca_tag_vld_0p1 (ds_srca_tag_vld_0p1), + .ds_srca_tag_vld_1p1 (ds_srca_tag_vld_1p1), + .ds_srca_tag_vld_2p1 (ds_srca_tag_vld_2p1), + .ds_srcb_dw_0p1 (ds_srcb_dw_0p1), + .ds_srcb_dw_1p1 (ds_srcb_dw_1p1), + .ds_srcb_dw_2p1 (ds_srcb_dw_2p1), + .ds_srcb_prdcr_dw_0p1 (ds_srcb_prdcr_dw_0p1), + .ds_srcb_prdcr_dw_1p1 (ds_srcb_prdcr_dw_1p1), + .ds_srcb_prdcr_dw_2p1 (ds_srcb_prdcr_dw_2p1), + .ds_srcb_tag_0p1 (ds_srcb_tag_0p1[6:0]), + .ds_srcb_tag_1p1 (ds_srcb_tag_1p1[6:0]), + .ds_srcb_tag_2p1 (ds_srcb_tag_2p1[6:0]), + .ds_srcb_tag_vld_0p1 (ds_srcb_tag_vld_0p1), + .ds_srcb_tag_vld_1p1 (ds_srcb_tag_vld_1p1), + .ds_srcb_tag_vld_2p1 (ds_srcb_tag_vld_2p1), + .ds_srcc_dw_0p1 (ds_srcc_dw_0p1), + .ds_srcc_dw_1p1 (ds_srcc_dw_1p1), + .ds_srcc_dw_2p1 (ds_srcc_dw_2p1), + .ds_srcc_prdcr_dw_0p1 (ds_srcc_prdcr_dw_0p1), + .ds_srcc_prdcr_dw_1p1 (ds_srcc_prdcr_dw_1p1), + .ds_srcc_prdcr_dw_2p1 (ds_srcc_prdcr_dw_2p1), + .ds_srcc_tag_0p1 (ds_srcc_tag_0p1[6:0]), + .ds_srcc_tag_1p1 (ds_srcc_tag_1p1[6:0]), + .ds_srcc_tag_2p1 (ds_srcc_tag_2p1[6:0]), + .ds_srcc_tag_vld_0p1 (ds_srcc_tag_vld_0p1), + .ds_srcc_tag_vld_1p1 (ds_srcc_tag_vld_1p1), + .ds_srcc_tag_vld_2p1 (ds_srcc_tag_vld_2p1), + .ds_srcd_dw_0p1 (ds_srcd_dw_0p1), + .ds_srcd_dw_1p1 (ds_srcd_dw_1p1), + .ds_srcd_dw_2p1 (ds_srcd_dw_2p1), + .ds_srcd_prdcr_dw_0p1 (ds_srcd_prdcr_dw_0p1), + .ds_srcd_prdcr_dw_1p1 (ds_srcd_prdcr_dw_1p1), + .ds_srcd_prdcr_dw_2p1 (ds_srcd_prdcr_dw_2p1), + .ds_srcd_tag_0p1 (ds_srcd_tag_0p1[6:0]), + .ds_srcd_tag_1p1 (ds_srcd_tag_1p1[6:0]), + .ds_srcd_tag_2p1 (ds_srcd_tag_2p1[6:0]), + .ds_srcd_tag_vld_0p1 (ds_srcd_tag_vld_0p1), + .ds_srcd_tag_vld_1p1 (ds_srcd_tag_vld_1p1), + .ds_srcd_tag_vld_2p1 (ds_srcd_tag_vld_2p1), + .ds_srcp_tag_0p1 (ds_srcp_tag_0p1[4:0]), + .ds_srcp_tag_1p1 (ds_srcp_tag_1p1[4:0]), + .ds_srcp_tag_2p1 (ds_srcp_tag_2p1[4:0]), + .ds_srcp_tag_vld_0p1 (ds_srcp_tag_vld_0p1), + .ds_srcp_tag_vld_1p1 (ds_srcp_tag_vld_1p1), + .ds_srcp_tag_vld_2p1 (ds_srcp_tag_vld_2p1), + .fadd_hazard1_j (fadd_hazard1_j), + .fadd_hazard1_k (fadd_hazard1_k), + .fdiv_busy_q (fdiv_busy_q[1:0]), + .fdiv_done (fdiv_done[1:0]), + .fdiv_done_hold (fdiv_done_hold[1:0]), + .fdiv_flush (fdiv_flush[1:0]), + .fdiv_scalar (fdiv_scalar[1:0]), + .fmla_je2 (fmla_je2), + .fmla_ke2 (fmla_ke2), + .fsqrt_busy_q (fsqrt_busy_q[1:0]), + .fsqrt_done (fsqrt_done[1:0]), + .fsqrt_done_hold (fsqrt_done_hold[1:0]), + .fsqrt_flush (fsqrt_flush[1:0]), + .fsqrt_scalar (fsqrt_scalar[1:0]), + .iqj_flush_gid (iqj_flush_gid[6:0]), + .iqj_flush_u2 (iqj_flush_u2), + .iqk_flush_gid (iqk_flush_gid[6:0]), + .iqk_flush_u2 (iqk_flush_u2), + .ls_resx_data_w2 (ls_resx_data_w2[63:0]), + .ls_resy_data_w2 (ls_resy_data_w2[63:0]), + .mx_resp_data_w2 (mx_resp_data_w2[3:0]), + .sx_resp_data_jw2 (sx_resp_data_jw2[3:0]), + .sx_resp_data_kw2 (sx_resp_data_kw2[3:0]) + ); // uissq_top + + maia_cx_dpj_ctl udpj_ctl( // outputs + .aesd_e1 (aesd_e1), + .aesdimc_e1 (aesdimc_e1), + .aese_e1 (aese_e1), + .aesemc_e1 (aesemc_e1), + .aesimc_e1 (aesimc_e1), + .aesmc_e1 (aesmc_e1), + .crp3_vld_je1 (crp3_vld_je1), + .crypt2_vld_e1 (crypt2_vld_e1), + .crypt3_vld0_e1 (crypt3_vld0_e1), + .crypt3_vld1_e1 (crypt3_vld1_e1), + .cx_ccpass_je1 (cx_ccpass_je1), + .cx_dst_sel_je1 (cx_dst_sel_je1[4:0]), + .cx_imac_cmd_e1 (cx_imac_cmd_e1[12:0]), + .cx_imac_vld_e1 (cx_imac_vld_e1), + .cx_mla_fwd_sel_je2 (cx_mla_fwd_sel_je2[4:0]), + .cx_mla_fwd_sel_je3 (cx_mla_fwd_sel_je3[4:0]), + .cx_uop_res_latency_je1 (cx_uop_res_latency_je1[2:0]), + .dn_fadd_je1 (dn_fadd_je1), + .dn_je1 (dn_je1), + .dstx_bytesel_je1 (dstx_bytesel_je[39:0]), + .dsty_bytesel_je1 (dsty_bytesel_je[39:0]), + .fadd_absin_je1 (fadd_absin_je1), + .fadd_absout_je1 (fadd_absout_je1), + .fadd_ccpass_je1 (fadd_ccpass_je1), + .fadd_hazard1_j (fadd_hazard1_j), + .fadd_srca_sel_h_je1 (fadd_srca_sel_h_je1[2:0]), + .fadd_srca_sel_l_je1 (fadd_srca_sel_l_je1), + .fadd_srcb_sel_h_je1 (fadd_srcb_sel_h_je1[2:0]), + .fadd_srcb_sel_l_je1 (fadd_srcb_sel_l_je1[2:0]), + .fadd_sub_je1 (fadd_sub_je1), + .fadd_vld_je1 (fadd_vld_je1[2:0]), + .fadd_vld_je4 (fadd_vld_je4[2:0]), + .fcvt_cvt_f_to_f_je1 (fcvt_cvt_f_to_f_je1), + .fcvt_cvt_f_to_i_je1 (fcvt_cvt_f_to_i_je1), + .fcvt_cvt_i_to_f_je1 (fcvt_cvt_i_to_f_je1), + .fcvt_cvts_je1 (fcvt_cvts_je1), + .fcvt_frint_je1 (fcvt_frint_je1), + .fcvt_hp_sel_top_je1 (fcvt_hp_sel_top_je1), + .fcvt_imm_je1 (fcvt_imm_je1), + .fcvt_immv_je1 (fcvt_immv_je1[5:0]), + .fcvt_isize_je1 (fcvt_isize_je1[1:0]), + .fcvt_noixc_je1 (fcvt_noixc_je1), + .fcvt_osize_je1 (fcvt_osize_je1[1:0]), + .fcvt_recpe_je1 (fcvt_recpe_je1), + .fcvt_recpx_je1 (fcvt_recpx_je1), + .fcvt_restf_je1 (fcvt_restf_je1), + .fcvt_rsqrte_je1 (fcvt_rsqrte_je1), + .fcvt_scalar_je1 (fcvt_scalar_je1), + .fcvt_vld_je1 (fcvt_vld_je1[1:0]), + .fcvt_vld_je3 (fcvt_vld_je3[1:0]), + .fdiv_cmd_e1 (fdiv_cmd_e1[2:0]), + .fdiv_scalar_je1 (fdiv_scalar_je1), + .fmla_fused_je1 (fmla_fused_je1), + .fmla_fused_je4 (fmla_fused_je4), + .fmla_fwd_je3 (fmla_fwd_je3[1:0]), + .fmla_fwd_je4 (fmla_fwd_je4[1:0]), + .fmla_je1 (fmla_je1), + .fmla_je2 (fmla_je2), + .fmla_je3 (fmla_je3), + .fmla_je4 (fmla_je4), + .fmla_negopa_je4 (fmla_negopa_je4), + .fmul_c_on_d_je1 (fmul_c_on_d_je1), + .fmul_div_je4 (fmul_div_je4), + .fmul_ext_je1 (fmul_ext_je1), + .fmul_negmul_je1 (fmul_negmul_je1), + .fmul_srca_sel_l_je1 (fmul_srca_sel_l_je1), + .fmul_srcb_sel_h_je1 (fmul_srcb_sel_h_je1), + .fmul_srcb_sel_l_je1 (fmul_srcb_sel_l_je1), + .fmul_step_je1 (fmul_step_je1), + .fmul_vld_je1 (fmul_vld_je1[2:0]), + .fmul_vld_je2 (fmul_vld_je2[2:0]), + .fmul_vld_je3 (fmul_vld_je3[2:0]), + .fmul_vld_je4 (fmul_vld_je4[2:0]), + .fz_fadd_je1 (fz_fadd_je1), + .fz_je1 (fz_je1), + .ialu_ctl_je1 (ialu_ctl_je1[21:0]), + .ialu_en_je1 (ialu_en_je1), + .ialu_esize_je1 (ialu_esize_je1[1:0]), + .ialu_fp_dn_je1 (ialu_fp_dn_je1), + .ialu_fp_fz_je1 (ialu_fp_fz_je1), + .ialu_res128_je1 (ialu_res128_je1_q), + .ialu_selusgn_je1 (selusgn_je1_q), + .perm_en_je1 (perm_en_je1), + .perm_en_je2 (perm_en_je2), + .perm_opa_en_je1 (perm_opa_en_je1), + .perm_opb_en_je1 (perm_opb_en_je1), + .perm_opc_en_je1 (perm_opc_en_je1), + .perm_opd_en_je1 (perm_opd_en_je1), + .perm_sign_sel0_je1 (perm_sign_sel0_je1[2:0]), + .perm_sign_sel1_je1 (perm_sign_sel1_je1[2:0]), + .perm_sign_sel2_je1 (perm_sign_sel2_je1[2:0]), + .perm_sign_sel3_je1 (perm_sign_sel3_je1[2:0]), + .perm_uen_je1 (perm_uen_je1), + .perm_uen_je2 (perm_uen_je2), + .pmull_e1 (pmull_e1), + .rmode_fadd_je1 (rmode_fadd_je1[1:0]), + .rmode_fcvt_je1 (rmode_fcvt_je1[2:0]), + .rmode_je1 (rmode_je1[1:0]), + .sha1c_e1 (sha1c_e1), + .sha1h_e1 (sha1h_e1), + .sha1m_e1 (sha1m_e1), + .sha1p_e1 (sha1p_e1), + .sha1su1_e1 (sha1su1_e1), + .sha256h2_e1 (sha256h2_e1), + .sha256h_e1 (sha256h_e1), + .sha256su0_e1 (sha256su0_e1), + .sha256su1_e1 (sha256su1_e1), + .tbl_inst_je1 (tbl_inst_je), + .tbltbx_qdest_je1 (tbltbx_qdest_je), + .tbltbx_reg_bitmask_je1 (tbltbx_reg_bitmask_je[3:0]), + .tbx_inst_je1 (tbx_inst_je), + .uopnum_je1 (uopnum_je[2:0]), + .vcmp_inst_je1 (vcmp_inst_je), + + // inputs + .ck_gclkcx (ck_gclkcx), + .cx_mla_fwd_sel_je1 (cx_mla_fwd_sel_je1[4:0]), + .cx_res128_je1 (cx_res128_je1), + .cx_reset3 (cx_reset3), + .cx_srca_en_je1 (cx_srca_en_je1), + .cx_srcb_en_je1 (cx_srcb_en_je1), + .cx_srcc_en_je1 (cx_srcc_en_je1), + .cx_srcd_en_je1 (cx_srcd_en_je1), + .cx_srcp_data_je1 (cx_srcp_data_je1[3:0]), + .cx_uop_ctl_ji1 (cx_uop_ctl_ji1[58:0]), + .cx_uop_vld_je1 (cx_uop_vld_je1), + .cx_uop_vld_ji1 (cx_uop_vld_ji1), + .dn_raw_e1_q (dn_raw_e1_q), + .ds_cx_aarch32_state (ds_cx_aarch32_state), + .ds_cx_aarch64_state (ds_cx_aarch64_state), + .fz_raw_e1_q (fz_raw_e1_q), + .rmode_fpscr_e1_q (rmode_fpscr_e1_q[1:0]), + .srca_hi_sel_ji1 (srca_hi_sel_ji1), + .srcb_hi_sel_ji1 (srcb_hi_sel_ji1) + ); // udpj_ctl + + maia_cx_dpk_ctl udpk_ctl( // outputs + .acc_size_eq64_e3_q (acc_size_eq64_e3_q), + .acc_size_ge32_e3_q (acc_size_ge32_e3_q), + .acc_size_ne08_e3_q (acc_size_ne08_e3_q), + .c00_x_sel_e1 (c00_x_sel_e1[3:0]), + .c00_y_sel_e1 (c00_y_sel_e1), + .c01_x_sel_e1 (c01_x_sel_e1[5:0]), + .c01_y_sel_e1 (c01_y_sel_e1[2:0]), + .c02_x_sel_e1 (c02_x_sel_e1[5:0]), + .c02_y_sel_e1 (c02_y_sel_e1[2:0]), + .c03_x_sel_e1 (c03_x_sel_e1[6:0]), + .c03_y_sel_e1 (c03_y_sel_e1[4:0]), + .c04_x_sel_e1 (c04_x_sel_e1[5:0]), + .c04_y_sel_e1 (c04_y_sel_e1[2:0]), + .c05_x_sel_e1 (c05_x_sel_e1[7:0]), + .c05_y_sel_e1 (c05_y_sel_e1[4:0]), + .c06_x_sel_e1 (c06_x_sel_e1[5:0]), + .c06_y_sel_e1 (c06_y_sel_e1[4:0]), + .c07_x_sel_e1 (c07_x_sel_e1[6:0]), + .c07_y_sel_e1 (c07_y_sel_e1[4:0]), + .c08_x_sel_e1 (c08_x_sel_e1[6:0]), + .c08_y_sel_e1 (c08_y_sel_e1[2:0]), + .c09_x_sel_e1 (c09_x_sel_e1[8:0]), + .c09_y_sel_e1 (c09_y_sel_e1[5:0]), + .c10_x_sel_e1 (c10_x_sel_e1[8:0]), + .c10_y_sel_e1 (c10_y_sel_e1[5:0]), + .c11_x_sel_e1 (c11_x_sel_e1[9:0]), + .c11_y_sel_e1 (c11_y_sel_e1[7:0]), + .c12_x_sel_e1 (c12_x_sel_e1[7:0]), + .c12_y_sel_e1 (c12_y_sel_e1[5:0]), + .c13_x_sel_e1 (c13_x_sel_e1[9:0]), + .c13_y_sel_e1 (c13_y_sel_e1[6:0]), + .c14_x_sel_e1 (c14_x_sel_e1[7:0]), + .c14_y_sel_e1 (c14_y_sel_e1[6:0]), + .c15_x_sel_e1 (c15_x_sel_e1[7:0]), + .c15_y_sel_e1 (c15_y_sel_e1[6:0]), + .ccpass_ke2 (ccpass_ke2), + .cx_ccpass_ke1 (cx_ccpass_ke1), + .cx_dst_sel_ke1 (cx_dst_sel_ke1[4:0]), + .cx_mla_fwd_sel_ke2 (cx_mla_fwd_sel_ke2[4:0]), + .cx_mla_fwd_sel_ke3 (cx_mla_fwd_sel_ke3[4:0]), + .cx_uop_res_latency_ke1 (cx_uop_res_latency_ke1[2:0]), + .dn_fadd_ke1 (dn_fadd_ke1), + .dn_ke1 (dn_ke1), + .dstx_bytesel_ke1 (dstx_bytesel_ke[39:0]), + .dsty_bytesel_ke1 (dsty_bytesel_ke[39:0]), + .fadd_absin_ke1 (fadd_absin_ke1), + .fadd_absout_ke1 (fadd_absout_ke1), + .fadd_ccpass_ke1 (fadd_ccpass_ke1), + .fadd_hazard1_k (fadd_hazard1_k), + .fadd_srca_sel_h_ke1 (fadd_srca_sel_h_ke1[2:0]), + .fadd_srca_sel_l_ke1 (fadd_srca_sel_l_ke1), + .fadd_srcb_sel_h_ke1 (fadd_srcb_sel_h_ke1[2:0]), + .fadd_srcb_sel_l_ke1 (fadd_srcb_sel_l_ke1[2:0]), + .fadd_sub_ke1 (fadd_sub_ke1), + .fadd_vld_ke1 (fadd_vld_ke1[2:0]), + .fadd_vld_ke4 (fadd_vld_ke4[2:0]), + .fmla_fused_ke1 (fmla_fused_ke1), + .fmla_fused_ke4 (fmla_fused_ke4), + .fmla_fwd_ke3 (fmla_fwd_ke3[1:0]), + .fmla_fwd_ke4 (fmla_fwd_ke4[1:0]), + .fmla_ke1 (fmla_ke1), + .fmla_ke2 (fmla_ke2), + .fmla_ke3 (fmla_ke3), + .fmla_ke4 (fmla_ke4), + .fmla_negopa_ke4 (fmla_negopa_ke4), + .fmul_c_on_d_ke1 (fmul_c_on_d_ke1), + .fmul_div_ke4 (fmul_div_ke4), + .fmul_ext_ke1 (fmul_ext_ke1), + .fmul_negmul_ke1 (fmul_negmul_ke1), + .fmul_srca_sel_l_ke1 (fmul_srca_sel_l_ke1), + .fmul_srcb_sel_h_ke1 (fmul_srcb_sel_h_ke1), + .fmul_srcb_sel_l_ke1 (fmul_srcb_sel_l_ke1), + .fmul_step_ke1 (fmul_step_ke1), + .fmul_vld_ke1 (fmul_vld_ke1[2:0]), + .fmul_vld_ke2 (fmul_vld_ke2[2:0]), + .fmul_vld_ke3 (fmul_vld_ke3[2:0]), + .fmul_vld_ke4 (fmul_vld_ke4[2:0]), + .fsqrt_cmd_e1 (fsqrt_cmd_e1[2:0]), + .fsqrt_scalar_ke1 (fsqrt_scalar_ke1), + .fz_fadd_ke1 (fz_fadd_ke1), + .fz_ke1 (fz_ke1), + .iacc_cin_sel_e3_q (iacc_cin_sel_e3_q[7:1]), + .iacc_en_e1 (iacc_en_e1), + .iacc_en_e2 (iacc_en_e2), + .iacc_en_e4 (iacc_en_e4), + .iacc_shfsel_e2 (iacc_shfsel_e2), + .iacce4_fwd_e2 (iacce4_fwd_e2), + .ialu_acc_en_ke1 (ialu_acc_en_ke1), + .ialu_ctl_ke1 (ialu_ctl_ke1[21:0]), + .ialu_en_ke1 (ialu_en_ke1), + .ialu_en_ke3 (ialu_en_ke3), + .ialu_esize_ke1 (ialu_esize_ke1[1:0]), + .ialu_fp_dn_ke1 (ialu_fp_dn_ke1), + .ialu_fp_fz_ke1 (ialu_fp_fz_ke1), + .ialu_res128_ke1 (ialu_res128_ke1_q), + .ialu_selusgn_ke1 (selusgn_ke1_q), + .ired_esize_ke1 (ired_esize_ke1[1:0]), + .ired_long_ke1 (ired_long_ke1), + .ired_opb_en_ke1 (ired_opb_en_ke1), + .ired_seladd_ke1 (ired_seladd_ke1), + .ired_selmax_ke1 (ired_selmax_ke1), + .ired_selmin_ke1 (ired_selmin_ke1), + .ired_selusgn_ke1 (ired_selusgn_ke1), + .ired_vrop_ke1 (ired_vrop_ke1), + .ishf3_iss_e2 (ishf3_iss_e2), + .ishf3_iss_e3 (ishf3_iss_e3), + .ishf3_uiss_e2 (ishf3_uiss_e2), + .ishf_imm_e1 (ishf_imm_e1), + .ishf_immv_e1 (ishf_immv_e1[7:0]), + .ishf_insert_e1 (ishf_insert_e1), + .ishf_iss_e1 (ishf_iss_e1), + .ishf_iss_e2 (ishf_iss_e2), + .ishf_left_e1 (ishf_left_e1), + .ishf_narrow_e1 (ishf_narrow_e1), + .ishf_qc_vld_e3 (ishf_qc_vld_e3), + .ishf_round_e1 (ishf_round_e1), + .ishf_s1_sel_e1 (ishf_s1_sel_e1[2:0]), + .ishf_s2_sel_e1 (ishf_s2_sel_e1[2:0]), + .ishf_s3_sel_e1 (ishf_s3_sel_e1[3:0]), + .ishf_s4_sel_e1 (ishf_s4_sel_e1[2:0]), + .ishf_s5_sel_e1 (ishf_s5_sel_e1[3:0]), + .ishf_s6_sel_e1 (ishf_s6_sel_e1[3:0]), + .ishf_s7_sel_e1 (ishf_s7_sel_e1[4:0]), + .ishf_saturate_e1 (ishf_saturate_e1), + .ishf_scalar_e1 (ishf_scalar_e1), + .ishf_sel16_e1 (ishf_sel16_e1), + .ishf_sel32_e1 (ishf_sel32_e1), + .ishf_sel64_e1 (ishf_sel64_e1), + .ishf_sel8_e1 (ishf_sel8_e1), + .ishf_selqsat_e3 (ishf_selqsat_e3), + .ishf_signed_e1 (ishf_signed_e1), + .ishf_stous_e1 (ishf_stous_e1), + .ishf_uiss_e2 (ishf_uiss_e2), + .ishf_widen_e1 (ishf_widen_e1), + .perm_en_ke1 (perm_en_ke1), + .perm_en_ke2 (perm_en_ke2), + .perm_opa_en_ke1 (perm_opa_en_ke1), + .perm_opb_en_ke1 (perm_opb_en_ke1), + .perm_opc_en_ke1 (perm_opc_en_ke1), + .perm_opd_en_ke1 (perm_opd_en_ke1), + .perm_sign_sel0_ke1 (perm_sign_sel0_ke1[2:0]), + .perm_sign_sel1_ke1 (perm_sign_sel1_ke1[2:0]), + .perm_sign_sel2_ke1 (perm_sign_sel2_ke1[2:0]), + .perm_sign_sel3_ke1 (perm_sign_sel3_ke1[2:0]), + .perm_uen_ke1 (perm_uen_ke1), + .perm_uen_ke2 (perm_uen_ke2), + .res128_e2 (res128_e2), + .rmode_fadd_ke1 (rmode_fadd_ke1[1:0]), + .rmode_ke1 (rmode_ke1[1:0]), + .shf_size_eq64_e3_q (shf_size_eq64_e3_q), + .shf_size_ge32_e3_q (shf_size_ge32_e3_q), + .shf_size_ne08_e3_q (shf_size_ne08_e3_q), + .tbl_inst_ke1 (tbl_inst_ke), + .tbltbx_qdest_ke1 (tbltbx_qdest_ke), + .tbltbx_reg_bitmask_ke1 (tbltbx_reg_bitmask_ke[3:0]), + .tbx_inst_ke1 (tbx_inst_ke), + .uopnum_ke1 (uopnum_ke[2:0]), + .vcmp_inst_ke1 (vcmp_inst_ke), + + // inputs + .ck_gclkcx (ck_gclkcx), + .cx_mla_fwd_sel_ke1 (cx_mla_fwd_sel_ke1[4:0]), + .cx_res128_ke1 (cx_res128_ke1), + .cx_reset3 (cx_reset3), + .cx_srca_en_ke1 (cx_srca_en_ke1), + .cx_srcb_en_ke1 (cx_srcb_en_ke1), + .cx_srcc_en_ke1 (cx_srcc_en_ke1), + .cx_srcd_en_ke1 (cx_srcd_en_ke1), + .cx_srcp_data_ke1 (cx_srcp_data_ke1[3:0]), + .cx_uop_ctl_ki1 (cx_uop_ctl_ki1[58:0]), + .cx_uop_vld_ke1 (cx_uop_vld_ke1), + .cx_uop_vld_ki1 (cx_uop_vld_ki1), + .dn_raw_e1_q (dn_raw_e1_q), + .ds_cx_aarch32_state (ds_cx_aarch32_state), + .ds_cx_aarch64_state (ds_cx_aarch64_state), + .fz_raw_e1_q (fz_raw_e1_q), + .rmode_fpscr_e1_q (rmode_fpscr_e1_q[1:0]), + .srca_hi_sel_ki1 (srca_hi_sel_ki1), + .srcb_hi_sel_ki1 (srcb_hi_sel_ki1) + ); // udpk_ctl + + maia_cx_iacc_ff uiacck_ff( // outputs + .cx_srcc_data_e3_q (cx_srcc_data_ke3[63:0]), + .cx_srcd_data_e3_q (cx_srcd_data_ke3[63:0]), + + // inputs + .ck_gclkcx_int (ck_gclkcx_intk), + .cx_mla_fwd_sel_e1 (cx_mla_fwd_sel_ke1[1:0]), + .cx_mla_fwd_sel_e2 (cx_mla_fwd_sel_ke2[1:0]), + .cx_reset3 (cx_reset3), + .cx_srcc_data_e1 (cx_srcc_int_data_ke1[63:0]), + .cx_srcc_en_e1 (cx_srcc_en_ke1), + .cx_srcd_data_e1 (cx_srcd_int_data_ke1[63:0]), + .iacc_en_e1 (iacc_en_e1), + .iacc_en_e4 (iacc_en_e4), + .ialu_en_ke3 (ialu_en_ke3), + .ialuout_e3_q (ialuout_ke3_q[127:0]), + .ishf3_iss_e3 (ishf3_iss_e3), + .ishfaccout_e4_q (ishfaccout_e4_q[127:0]), + .ishfout_e3_q (ishfout_e3_q[127:0]), + .res128_e1 (cx_res128_ke1), + .res128_e2 (res128_e2) + ); // uiacck_ff + + maia_cx_fmla_ff ufmlaj_ff( // outputs + .fmla_acc_e4 (fmla_acc_je4[63:0]), + + // inputs + .ck_gclkcx_float (ck_gclkcx_floatj), + .cx_mla_fwd_sel_e1 (cx_mla_fwd_sel_je1[4:0]), + .cx_mla_fwd_sel_e2 (cx_mla_fwd_sel_je2[4:0]), + .cx_mla_fwd_sel_e3 (cx_mla_fwd_sel_je3[4:0]), + .cx_reset3 (cx_reset3), + .cx_srcc_en_e1 (cx_srcc_en_je1), + .cx_srcc_fp_data_e1 (cx_srcc_fp_data32_je1[63:0]), + .cx_srcd_fp_data_e1 (cx_srcd_fp_data32_je1[31:0]), + .faddout32_h_e4 (faddout32_h_je4[31:0]), + .faddout32_h_oe4 (faddout32_h_ke4[31:0]), + .faddout32_l_e4 (faddout32_l_je4[31:0]), + .faddout32_l_oe4 (faddout32_l_ke4[31:0]), + .faddout64_e4 (faddout64_je4[63:0]), + .faddout64_oe4 (faddout64_ke4[63:0]), + .fmla_e1 (fmla_je1), + .fmla_e2 (fmla_je2), + .fmla_e3 (fmla_je3), + .fmul_c_on_d_e1 (fmul_c_on_d_je1), + .fmul_vld_e1 (fmul_vld_je1[2:0]), + .fmul_vld_e2 (fmul_vld_je2[2:0]), + .fmul_vld_e3 (fmul_vld_je3[2:0]), + .fmulout32_h_e4 (fmulout32_h_je4[55:24]), + .fmulout32_h_oe4 (fmulout32_h_ke4[55:24]), + .fmulout32_l_e4 (fmulout32_l_je4[55:24]), + .fmulout32_l_oe4 (fmulout32_l_ke4[55:24]), + .fmulout64_e4 (fmulout64_je4[116:53]), + .fmulout64_oe4 (fmulout64_ke4[116:53]) + ); // ufmlaj_ff + + maia_cx_fmla_ff ufmlak_ff( // outputs + .fmla_acc_e4 (fmla_acc_ke4[63:0]), + + // inputs + .ck_gclkcx_float (ck_gclkcx_floatk), + .cx_mla_fwd_sel_e1 (cx_mla_fwd_sel_ke1[4:0]), + .cx_mla_fwd_sel_e2 (cx_mla_fwd_sel_ke2[4:0]), + .cx_mla_fwd_sel_e3 (cx_mla_fwd_sel_ke3[4:0]), + .cx_reset3 (cx_reset3), + .cx_srcc_en_e1 (cx_srcc_en_ke1), + .cx_srcc_fp_data_e1 (cx_srcc_fp_data32_ke1[63:0]), + .cx_srcd_fp_data_e1 (cx_srcd_fp_data32_ke1[31:0]), + .faddout32_h_e4 (faddout32_h_ke4[31:0]), + .faddout32_h_oe4 (faddout32_h_je4[31:0]), + .faddout32_l_e4 (faddout32_l_ke4[31:0]), + .faddout32_l_oe4 (faddout32_l_je4[31:0]), + .faddout64_e4 (faddout64_ke4[63:0]), + .faddout64_oe4 (faddout64_je4[63:0]), + .fmla_e1 (fmla_ke1), + .fmla_e2 (fmla_ke2), + .fmla_e3 (fmla_ke3), + .fmul_c_on_d_e1 (fmul_c_on_d_ke1), + .fmul_vld_e1 (fmul_vld_ke1[2:0]), + .fmul_vld_e2 (fmul_vld_ke2[2:0]), + .fmul_vld_e3 (fmul_vld_ke3[2:0]), + .fmulout32_h_e4 (fmulout32_h_ke4[55:24]), + .fmulout32_h_oe4 (fmulout32_h_je4[55:24]), + .fmulout32_l_e4 (fmulout32_l_ke4[55:24]), + .fmulout32_l_oe4 (fmulout32_l_je4[55:24]), + .fmulout64_e4 (fmulout64_ke4[116:53]), + .fmulout64_oe4 (fmulout64_je4[116:53]) + ); // ufmlak_ff + + maia_cx_fmul ufmulj( // outputs + .fmul32_ex_h_e4 (fmul32_ex_h_je4[4:0]), + .fmul32_ex_l_e4 (fmul32_ex_l_je4[4:0]), + .fmul64_ex_e4 (fmul64_ex_je4[4:0]), + .fmul_active (fmulj_active), + .fmul_f_exp_ovfl_e4 (fmul_f_exp_ovfl_je4), + .fmul_f_exp_ovfl_h_e4 (fmul_f_exp_ovfl_h_je4), + .fmul_f_exp_ovfl_l_e4 (fmul_f_exp_ovfl_l_je4), + .fmul_f_infnanzero_e4 (fmul_f_infnanzero_je4), + .fmul_f_infnanzero_h_e4 (fmul_f_infnanzero_h_je4), + .fmul_f_infnanzero_l_e4 (fmul_f_infnanzero_l_je4), + .fmul_f_prod_inf_zero_e4 (fmul_f_prod_inf_zero_je4), + .fmul_f_prod_inf_zero_h_e4 (fmul_f_prod_inf_zero_h_je4), + .fmul_f_prod_inf_zero_l_e4 (fmul_f_prod_inf_zero_l_je4), + .fmulout32_h_e4 (fmulout32_h_je4[55:0]), + .fmulout32_l_e4 (fmulout32_l_je4[55:0]), + .fmulout64_e4 (fmulout64_je4[116:0]), + + // inputs + .ck_gclkcx_float (ck_gclkcx_floatj), + .cx_ccpass_e1 (cx_ccpass_je1), + .cx_reset3 (cx_reset3), + .cx_srca_fp_data32_e1 (cx_fmul_srca_fp_data32_je1[63:0]), + .cx_srca_fp_data64_e1 (cx_srca_fp_data64_je1[63:0]), + .cx_srcb_fp_data32_e1 (cx_fmul_srcb_fp_data32_je1[63:0]), + .cx_srcb_fp_data64_e1 (cx_srcb_fp_data64_je1[63:0]), + .cx_srcc_fp_data32_e1 (cx_srcc_fp_data32_je1[63:0]), + .cx_srcc_fp_data64_e1 (cx_srcc_fp_data32_je1[31:0]), + .cx_srcd_fp_data64_e1 (cx_srcd_fp_data32_je1[31:0]), + .dn_e1 (dn_je1), + .fmla_fused_e1_q (fmla_fused_je1), + .fmul_ext_e1 (fmul_ext_je1), + .fmul_negmul_e1_q (fmul_negmul_je1), + .fmul_step_e1_q (fmul_step_je1), + .fmul_vld_e1 (fmul_vld_je1[2:0]), + .fz_e1 (fz_je1), + .rmode_e1_q (rmode_je1[1:0]) + ); // ufmulj + + maia_cx_fadd ufaddj( // outputs + .fadd32_ex_h_e4 (fadd32_ex_h_je4[5:0]), + .fadd32_ex_l_e4 (fadd32_ex_l_je4[5:0]), + .fadd64_ex_e4 (fadd64_ex_je4[5:0]), + .fadd_active (addj_active), + .faddout32_h_e4 (faddout32_h_je4[31:0]), + .faddout32_l_e4 (faddout32_l_je4[31:0]), + .faddout64_e4 (faddout64_je4[63:0]), + + // inputs + .ck_gclkcx_float (ck_gclkcx_floatj), + .cx_reset3 (cx_reset3), + .cx_srca_fp_data32_e1 (cx_fadd_srca_fp_data32_je1[63:0]), + .cx_srca_fp_data64_e1 (cx_fadd_srca_fp_data64_je1[63:0]), + .cx_srcb_fp_data32_h_e1 (cx_fadd_srcb_fp_data32_h_je1[55:0]), + .cx_srcb_fp_data32_l_e1 (cx_fadd_srcb_fp_data32_l_je1[55:0]), + .cx_srcb_fp_data64_e1 (cx_fadd_srcb_fp_data64_je1[116:0]), + .cx_srcc_fp_data32_e1 (cx_fadd_srcc_fp_data32_je1[63:0]), + .cx_srcc_fp_data64_e1 (cx_fadd_srcc_fp_data64_je1[31:0]), + .cx_srcd_fp_data64_e1 (cx_fadd_srcd_fp_data64_je1[31:0]), + .dn_e1 (dn_fadd_je1), + .fadd_absin_e1_q (fadd_absin_je1), + .fadd_absout_e1_q (fadd_absout_je1), + .fadd_ccpass_e1 (fadd_ccpass_je1), + .fadd_sub_e1_q (fadd_sub_je1), + .fadd_vld_e1 (fadd_vld_je1[2:0]), + .fmla_e4_q (fmla_je4), + .fmla_fused_e4_q (fmla_fused_je4), + .fmla_negopa_e4_q (fmla_negopa_je4), + .fmul32_ex_h_e4 (fmul32_ex_h_je4[4:0]), + .fmul32_ex_l_e4 (fmul32_ex_l_je4[4:0]), + .fmul64_ex_e4 (fmul64_ex_je4[4:0]), + .fmul_div_e4_q (fmul_div_je4), + .fmul_f_exp_ovfl_e4 (fmul_f_exp_ovfl_je4), + .fmul_f_exp_ovfl_h_e4 (fmul_f_exp_ovfl_h_je4), + .fmul_f_exp_ovfl_l_e4 (fmul_f_exp_ovfl_l_je4), + .fmul_f_infnanzero_e4 (fmul_f_infnanzero_je4), + .fmul_f_infnanzero_h_e4 (fmul_f_infnanzero_h_je4), + .fmul_f_infnanzero_l_e4 (fmul_f_infnanzero_l_je4), + .fmul_f_prod_inf_zero_e4 (fmul_f_prod_inf_zero_je4), + .fmul_f_prod_inf_zero_h_e4 (fmul_f_prod_inf_zero_h_je4), + .fmul_f_prod_inf_zero_l_e4 (fmul_f_prod_inf_zero_l_je4), + .fz_e1 (fz_fadd_je1), + .rmode_e1_q (rmode_fadd_je1[1:0]) + ); // ufaddj + + maia_cx_ialu uialuj( // outputs + .ialu_active (ialuj_active), + .ialu_fpex_e3_q (ialu_fpex_je3_q[4:0]), + .ialu_nzcv_e3_q (unused1[3:0]), + .ialu_qc_e3_q (ialu_qc_je3_q), + .ialu_qc_vld_e2 (ialu_qc_vld_je2), + .ialuout_e3_q (ialuout_je3_q[127:0]), + + // inputs + .ck_gclkcx_int (ck_gclkcx_intj), + .cx_reset3 (cx_reset3), + .esize_e1 (ialu_esize_je1[1:0]), + .ialu_acc_en_e1 (1'b0), + .ialu_ccpass_e1 (1'b1), + .ialu_ctl_e1 (ialu_ctl_je1[21:0]), + .ialu_en_e1 (ialu_en_je1), + .ialu_fp_dn_e1 (ialu_fp_dn_je1), + .ialu_fp_fz_e1 (ialu_fp_fz_je1), + .ialu_nzcv_e1 (4'b0000), + .opa_e1_q (cx_srca_int_data_je1[63:0]), + .opb_e1_q (cx_srcb_int_data_je1[63:0]), + .opc_e1_q (cx_srcc_int_data_je1[63:0]), + .opd_e1_q (cx_srcd_int_data_je1[63:0]), + .res128_e1 (ialu_res128_je1_q), + .unsigned_e1 (selusgn_je1_q) + ); // uialuj + + maia_cx_perm upermj( // outputs + .lspout_e3_q (lspout_je3_q[127:0]), + + // inputs + .ck_gclkcx (ck_gclkcx), + .ds_cx_aarch64_state (ds_cx_aarch64_state), + .dstx_bytesel_e1 (dstx_bytesel_je[39:0]), + .dsty_bytesel_e1 (dsty_bytesel_je[39:0]), + .fpscr_e1_q (cx_srcp_data_je1[3:0]), + .opa_e1_q (cx_srca_int_data_je1[63:0]), + .opb_e1_q (cx_srcb_int_data_je1[63:0]), + .opc_e1_q (cx_srcc_int_data_je1[63:0]), + .opd_e1_q (cx_srcd_int_data_je1[63:0]), + .perm_en_e1 (perm_en_je1), + .perm_en_e2 (perm_en_je2), + .perm_opa_en_e1 (perm_opa_en_je1), + .perm_opb_en_e1 (perm_opb_en_je1), + .perm_opc_en_e1 (perm_opc_en_je1), + .perm_opd_en_e1 (perm_opd_en_je1), + .perm_sign_sel0_e1 (perm_sign_sel0_je1[2:0]), + .perm_sign_sel1_e1 (perm_sign_sel1_je1[2:0]), + .perm_sign_sel2_e1 (perm_sign_sel2_je1[2:0]), + .perm_sign_sel3_e1 (perm_sign_sel3_je1[2:0]), + .perm_uen_e1 (perm_uen_je1), + .perm_uen_e2 (perm_uen_je2), + .tbl_inst_e1 (tbl_inst_je), + .tbltbx_qdest_e1 (tbltbx_qdest_je), + .tbltbx_reg_bitmask_e1 (tbltbx_reg_bitmask_je[3:0]), + .tbx_inst_e1 (tbx_inst_je), + .uopnum_e1 (uopnum_je[2:0]), + .vcmp_inst_e1 (vcmp_inst_je) + ); // upermj + + maia_cx_imac uimacj( // outputs + .imac_active (imac_active), + .imac_qc_e4_q (imac_qc_e4_q), + .imac_qc_vld_e3 (imac_qc_vld_e3), + .iwbout_e4_q (iwbout_e4_q[127:0]), + + // inputs + .ck_gclkcx_int (ck_gclkcx_intj), + .cx_imac_cmd_e1_q (cx_imac_cmd_e1[12:0]), + .cx_imac_fwd_sel_e1_q (cx_mla_fwd_sel_je1[2:0]), + .cx_imac_vld_e1_q (cx_imac_vld_e1), + .cx_reset3 (cx_reset3), + .opa_e1_q (cx_srca_int_data_je1[63:0]), + .opb_e1_q (cx_srcb_int_data_je1[63:0]), + .opc_e1_q (cx_srcc_int_data_je1[63:0]), + .opd_e1_q (cx_srcd_int_data_je1[63:0]) + ); // uimacj + + maia_cx_fdiv ufdivj( // outputs + .fdiv_active (fdiv_active), + .fdiv_done (fdiv_done[1:0]), + .fdivexc32_q (fdivexc32_q[5:0]), + .fdivexc64_q (fdivexc64_q[5:0]), + .fdivout32_q (fdivout32_q[31:0]), + .fdivout64_q (fdivout64_q[63:0]), + + // inputs + .ck_gclkcx_float (ck_gclkcx_floatj), + .cx_reset3 (cx_reset3), + .dn_e1_q (dn_je1), + .fdiv_ccpass_e1 (cx_ccpass_je1), + .fdiv_cmd_e1_q (fdiv_cmd_e1[2:0]), + .fdiv_flush (fdiv_flush[1:0]), + .fdiv_vld_e1 (fdiv_uop_vld_je1[1:0]), + .fz_e1_q (fz_je1), + .opa_e1_q (cx_srca_fp_data32_je1[63:0]), + .opb_e1_q (cx_srcb_fp_data32_je1[63:0]), + .opc_e1_q (cx_srcc_fp_data32_je1[31:0]), + .opd_e1_q (cx_srcd_fp_data32_je1[31:0]), + .rmode_e1_q (rmode_je1[1:0]) + ); // ufdivj + + maia_cx_fcvt ufcvtj( // outputs + .fcvt_active (cvtj_active), + .fcvt_ex_h_e3 (fcvt_ex_h_e3[5:0]), + .fcvt_ex_l_e3 (fcvt_ex_l_e3[5:0]), + .fcvtout_e3 (fcvtout_e3[127:0]), + + // inputs + .ahp_mode_e1_q (ahp_mode_e1_q), + .ccpass_e1 (cx_ccpass_je1), + .ck_gclkcx_float (ck_gclkcx_floatj), + .cx_reset3 (cx_reset3), + .cx_srca_fp_data_e1 (cx_srca_fp_data32_je1[63:0]), + .cx_srcb_fp_data_e1 (cx_srcb_fp_data32_je1[63:0]), + .cx_srcc_fp_data_e1 (cx_srcc_fp_data32_je1[31:0]), + .cx_srcd_fp_data_e1 (cx_srcd_fp_data32_je1[31:0]), + .dn_e1_q (dn_je1), + .fcvt_cvt_f_to_f_e1 (fcvt_cvt_f_to_f_je1), + .fcvt_cvt_f_to_i_e1 (fcvt_cvt_f_to_i_je1), + .fcvt_cvt_i_to_f_e1 (fcvt_cvt_i_to_f_je1), + .fcvt_cvts_e1 (fcvt_cvts_je1), + .fcvt_frint_e1 (fcvt_frint_je1), + .fcvt_hp_sel_top_e1 (fcvt_hp_sel_top_je1), + .fcvt_imm_e1 (fcvt_imm_je1), + .fcvt_immv_e1 (fcvt_immv_je1[5:0]), + .fcvt_isize_e1 (fcvt_isize_je1[1:0]), + .fcvt_noixc_e1 (fcvt_noixc_je1), + .fcvt_osize_e1 (fcvt_osize_je1[1:0]), + .fcvt_recpe_e1 (fcvt_recpe_je1), + .fcvt_recpx_e1 (fcvt_recpx_je1), + .fcvt_restf_e1 (fcvt_restf_je1), + .fcvt_rsqrte_e1 (fcvt_rsqrte_je1), + .fcvt_scalar_e1 (fcvt_scalar_je1), + .fcvt_vld_e1 (fcvt_vld_je1[1:0]), + .fz_e1_q (fz_je1), + .rmode_e1_q (rmode_fcvt_je1[2:0]) + ); // ufcvtj + + maia_cx_fmul ufmulk( // outputs + .fmul32_ex_h_e4 (fmul32_ex_h_ke4[4:0]), + .fmul32_ex_l_e4 (fmul32_ex_l_ke4[4:0]), + .fmul64_ex_e4 (fmul64_ex_ke4[4:0]), + .fmul_active (fmulk_active), + .fmul_f_exp_ovfl_e4 (fmul_f_exp_ovfl_ke4), + .fmul_f_exp_ovfl_h_e4 (fmul_f_exp_ovfl_h_ke4), + .fmul_f_exp_ovfl_l_e4 (fmul_f_exp_ovfl_l_ke4), + .fmul_f_infnanzero_e4 (fmul_f_infnanzero_ke4), + .fmul_f_infnanzero_h_e4 (fmul_f_infnanzero_h_ke4), + .fmul_f_infnanzero_l_e4 (fmul_f_infnanzero_l_ke4), + .fmul_f_prod_inf_zero_e4 (fmul_f_prod_inf_zero_ke4), + .fmul_f_prod_inf_zero_h_e4 (fmul_f_prod_inf_zero_h_ke4), + .fmul_f_prod_inf_zero_l_e4 (fmul_f_prod_inf_zero_l_ke4), + .fmulout32_h_e4 (fmulout32_h_ke4[55:0]), + .fmulout32_l_e4 (fmulout32_l_ke4[55:0]), + .fmulout64_e4 (fmulout64_ke4[116:0]), + + // inputs + .ck_gclkcx_float (ck_gclkcx_floatk), + .cx_ccpass_e1 (cx_ccpass_ke1), + .cx_reset3 (cx_reset3), + .cx_srca_fp_data32_e1 (cx_fmul_srca_fp_data32_ke1[63:0]), + .cx_srca_fp_data64_e1 (cx_srca_fp_data64_ke1[63:0]), + .cx_srcb_fp_data32_e1 (cx_fmul_srcb_fp_data32_ke1[63:0]), + .cx_srcb_fp_data64_e1 (cx_srcb_fp_data64_ke1[63:0]), + .cx_srcc_fp_data32_e1 (cx_srcc_fp_data32_ke1[63:0]), + .cx_srcc_fp_data64_e1 (cx_srcc_fp_data32_ke1[31:0]), + .cx_srcd_fp_data64_e1 (cx_srcd_fp_data32_ke1[31:0]), + .dn_e1 (dn_ke1), + .fmla_fused_e1_q (fmla_fused_ke1), + .fmul_ext_e1 (fmul_ext_ke1), + .fmul_negmul_e1_q (fmul_negmul_ke1), + .fmul_step_e1_q (fmul_step_ke1), + .fmul_vld_e1 (fmul_vld_ke1[2:0]), + .fz_e1 (fz_ke1), + .rmode_e1_q (rmode_ke1[1:0]) + ); // ufmulk + + maia_cx_fadd ufaddk( // outputs + .fadd32_ex_h_e4 (fadd32_ex_h_ke4[5:0]), + .fadd32_ex_l_e4 (fadd32_ex_l_ke4[5:0]), + .fadd64_ex_e4 (fadd64_ex_ke4[5:0]), + .fadd_active (addk_active), + .faddout32_h_e4 (faddout32_h_ke4[31:0]), + .faddout32_l_e4 (faddout32_l_ke4[31:0]), + .faddout64_e4 (faddout64_ke4[63:0]), + + // inputs + .ck_gclkcx_float (ck_gclkcx_floatk), + .cx_reset3 (cx_reset3), + .cx_srca_fp_data32_e1 (cx_fadd_srca_fp_data32_ke1[63:0]), + .cx_srca_fp_data64_e1 (cx_fadd_srca_fp_data64_ke1[63:0]), + .cx_srcb_fp_data32_h_e1 (cx_fadd_srcb_fp_data32_h_ke1[55:0]), + .cx_srcb_fp_data32_l_e1 (cx_fadd_srcb_fp_data32_l_ke1[55:0]), + .cx_srcb_fp_data64_e1 (cx_fadd_srcb_fp_data64_ke1[116:0]), + .cx_srcc_fp_data32_e1 (cx_fadd_srcc_fp_data32_ke1[63:0]), + .cx_srcc_fp_data64_e1 (cx_fadd_srcc_fp_data64_ke1[31:0]), + .cx_srcd_fp_data64_e1 (cx_fadd_srcd_fp_data64_ke1[31:0]), + .dn_e1 (dn_fadd_ke1), + .fadd_absin_e1_q (fadd_absin_ke1), + .fadd_absout_e1_q (fadd_absout_ke1), + .fadd_ccpass_e1 (fadd_ccpass_ke1), + .fadd_sub_e1_q (fadd_sub_ke1), + .fadd_vld_e1 (fadd_vld_ke1[2:0]), + .fmla_e4_q (fmla_ke4), + .fmla_fused_e4_q (fmla_fused_ke4), + .fmla_negopa_e4_q (fmla_negopa_ke4), + .fmul32_ex_h_e4 (fmul32_ex_h_ke4[4:0]), + .fmul32_ex_l_e4 (fmul32_ex_l_ke4[4:0]), + .fmul64_ex_e4 (fmul64_ex_ke4[4:0]), + .fmul_div_e4_q (fmul_div_ke4), + .fmul_f_exp_ovfl_e4 (fmul_f_exp_ovfl_ke4), + .fmul_f_exp_ovfl_h_e4 (fmul_f_exp_ovfl_h_ke4), + .fmul_f_exp_ovfl_l_e4 (fmul_f_exp_ovfl_l_ke4), + .fmul_f_infnanzero_e4 (fmul_f_infnanzero_ke4), + .fmul_f_infnanzero_h_e4 (fmul_f_infnanzero_h_ke4), + .fmul_f_infnanzero_l_e4 (fmul_f_infnanzero_l_ke4), + .fmul_f_prod_inf_zero_e4 (fmul_f_prod_inf_zero_ke4), + .fmul_f_prod_inf_zero_h_e4 (fmul_f_prod_inf_zero_h_ke4), + .fmul_f_prod_inf_zero_l_e4 (fmul_f_prod_inf_zero_l_ke4), + .fz_e1 (fz_fadd_ke1), + .rmode_e1_q (rmode_fadd_ke1[1:0]) + ); // ufaddk + + maia_cx_ialu uialuk( // outputs + .ialu_active (ialuk_active), + .ialu_fpex_e3_q (ialu_fpex_ke3_q[4:0]), + .ialu_nzcv_e3_q (ialu_nzcv_ke3_q[3:0]), + .ialu_qc_e3_q (ialu_qc_ke3_q), + .ialu_qc_vld_e2 (ialu_qc_vld_ke2), + .ialuout_e3_q (ialuout_ke3_q[127:0]), + + // inputs + .ck_gclkcx_int (ck_gclkcx_intk), + .cx_reset3 (cx_reset3), + .esize_e1 (ialu_esize_ke1[1:0]), + .ialu_acc_en_e1 (ialu_acc_en_ke1), + .ialu_ccpass_e1 (cx_ccpass_ke1), + .ialu_ctl_e1 (ialu_ctl_ke1[21:0]), + .ialu_en_e1 (ialu_en_ke1), + .ialu_fp_dn_e1 (ialu_fp_dn_ke1), + .ialu_fp_fz_e1 (ialu_fp_fz_ke1), + .ialu_nzcv_e1 (cx_srcp_data_ke1[3:0]), + .opa_e1_q (cx_srca_int_data_ke1[63:0]), + .opb_e1_q (cx_srcb_int_data_ke1[63:0]), + .opc_e1_q (cx_srcc_int_data_ke1[63:0]), + .opd_e1_q (cx_srcd_int_data_ke1[63:0]), + .res128_e1 (ialu_res128_ke1_q), + .unsigned_e1 (selusgn_ke1_q) + ); // uialuk + + maia_cx_ired uiredk( // outputs + .ired_active (iredk_active), + .iredout_e3_q (iredout_ke2[63:0]), + + // inputs + .ck_gclkcx_int (ck_gclkcx_intk), + .cx_reset3 (cx_reset3), + .esize_e1 (ired_esize_ke1[1:0]), + .long_e1 (ired_long_ke1), + .opa_e1_q (cx_srca_int_data_ke1[63:0]), + .opb_e1_q (cx_srcb_int_data_ke1[63:0]), + .opb_en_e1 (ired_opb_en_ke1), + .seladd_e1 (ired_seladd_ke1), + .selmax_e1 (ired_selmax_ke1), + .selmin_e1 (ired_selmin_ke1), + .unsigned_e1 (ired_selusgn_ke1), + .vrop_e1 (ired_vrop_ke1) + ); // uiredk + + maia_cx_perm upermk( // outputs + .lspout_e3_q (lspout_ke3_q[127:0]), + + // inputs + .ck_gclkcx (ck_gclkcx), + .ds_cx_aarch64_state (ds_cx_aarch64_state), + .dstx_bytesel_e1 (dstx_bytesel_ke[39:0]), + .dsty_bytesel_e1 (dsty_bytesel_ke[39:0]), + .fpscr_e1_q (cx_srcp_data_ke1[3:0]), + .opa_e1_q (cx_srca_int_data_ke1[63:0]), + .opb_e1_q (cx_srcb_int_data_ke1[63:0]), + .opc_e1_q (cx_srcc_int_data_ke1[63:0]), + .opd_e1_q (cx_srcd_int_data_ke1[63:0]), + .perm_en_e1 (perm_en_ke1), + .perm_en_e2 (perm_en_ke2), + .perm_opa_en_e1 (perm_opa_en_ke1), + .perm_opb_en_e1 (perm_opb_en_ke1), + .perm_opc_en_e1 (perm_opc_en_ke1), + .perm_opd_en_e1 (perm_opd_en_ke1), + .perm_sign_sel0_e1 (perm_sign_sel0_ke1[2:0]), + .perm_sign_sel1_e1 (perm_sign_sel1_ke1[2:0]), + .perm_sign_sel2_e1 (perm_sign_sel2_ke1[2:0]), + .perm_sign_sel3_e1 (perm_sign_sel3_ke1[2:0]), + .perm_uen_e1 (perm_uen_ke1), + .perm_uen_e2 (perm_uen_ke2), + .tbl_inst_e1 (tbl_inst_ke), + .tbltbx_qdest_e1 (tbltbx_qdest_ke), + .tbltbx_reg_bitmask_e1 (tbltbx_reg_bitmask_ke[3:0]), + .tbx_inst_e1 (tbx_inst_ke), + .uopnum_e1 (uopnum_ke[2:0]), + .vcmp_inst_e1 (vcmp_inst_ke) + ); // upermk + + maia_cx_ishf uishfk( // outputs + .ishf_active (ishf_active), + .ishf_qc_e4_q (ishf_qc_e4_q), + .ishfaccout_e4_q (ishfaccout_e4_q[127:0]), + .ishfout_e3_q (ishfout_e3_q[127:0]), + + // inputs + .acc_size_eq64_e3_q (acc_size_eq64_e3_q), + .acc_size_ge32_e3_q (acc_size_ge32_e3_q), + .acc_size_ne08_e3_q (acc_size_ne08_e3_q), + .c00_x_sel_e1_q (c00_x_sel_e1[3:0]), + .c00_y_sel_e1_q (c00_y_sel_e1), + .c01_x_sel_e1_q (c01_x_sel_e1[5:0]), + .c01_y_sel_e1_q (c01_y_sel_e1[2:0]), + .c02_x_sel_e1_q (c02_x_sel_e1[5:0]), + .c02_y_sel_e1_q (c02_y_sel_e1[2:0]), + .c03_x_sel_e1_q (c03_x_sel_e1[6:0]), + .c03_y_sel_e1_q (c03_y_sel_e1[4:0]), + .c04_x_sel_e1_q (c04_x_sel_e1[5:0]), + .c04_y_sel_e1_q (c04_y_sel_e1[2:0]), + .c05_x_sel_e1_q (c05_x_sel_e1[7:0]), + .c05_y_sel_e1_q (c05_y_sel_e1[4:0]), + .c06_x_sel_e1_q (c06_x_sel_e1[5:0]), + .c06_y_sel_e1_q (c06_y_sel_e1[4:0]), + .c07_x_sel_e1_q (c07_x_sel_e1[6:0]), + .c07_y_sel_e1_q (c07_y_sel_e1[4:0]), + .c08_x_sel_e1_q (c08_x_sel_e1[6:0]), + .c08_y_sel_e1_q (c08_y_sel_e1[2:0]), + .c09_x_sel_e1_q (c09_x_sel_e1[8:0]), + .c09_y_sel_e1_q (c09_y_sel_e1[5:0]), + .c10_x_sel_e1_q (c10_x_sel_e1[8:0]), + .c10_y_sel_e1_q (c10_y_sel_e1[5:0]), + .c11_x_sel_e1_q (c11_x_sel_e1[9:0]), + .c11_y_sel_e1_q (c11_y_sel_e1[7:0]), + .c12_x_sel_e1_q (c12_x_sel_e1[7:0]), + .c12_y_sel_e1_q (c12_y_sel_e1[5:0]), + .c13_x_sel_e1_q (c13_x_sel_e1[9:0]), + .c13_y_sel_e1_q (c13_y_sel_e1[6:0]), + .c14_x_sel_e1_q (c14_x_sel_e1[7:0]), + .c14_y_sel_e1_q (c14_y_sel_e1[6:0]), + .c15_x_sel_e1_q (c15_x_sel_e1[7:0]), + .c15_y_sel_e1_q (c15_y_sel_e1[6:0]), + .ck_gclkcx_int (ck_gclkcx_intk), + .cx_reset3 (cx_reset3), + .iacc_cin_sel_e3_q (iacc_cin_sel_e3_q[7:1]), + .iacc_en_e2 (iacc_en_e2), + .iacc_shfsel_e2 (iacc_shfsel_e2), + .iacce4_fwd_e2 (iacce4_fwd_e2), + .ialuout_e3_q (ialuout_ke3_q[127:0]), + .ishf3_iss_e2_q (ishf3_iss_e2), + .ishf3_iss_e3_q (ishf3_iss_e3), + .ishf3_uiss_e2_q (ishf3_uiss_e2), + .ishf_imm_e1_q (ishf_imm_e1), + .ishf_immv_e1_q (ishf_immv_e1[7:0]), + .ishf_insert_e1_q (ishf_insert_e1), + .ishf_iss_e1_q (ishf_iss_e1), + .ishf_iss_e2_q (ishf_iss_e2), + .ishf_left_e1_q (ishf_left_e1), + .ishf_narrow_e1_q (ishf_narrow_e1), + .ishf_round_e1_q (ishf_round_e1), + .ishf_s1_sel_e1_q (ishf_s1_sel_e1[2:0]), + .ishf_s2_sel_e1_q (ishf_s2_sel_e1[2:0]), + .ishf_s3_sel_e1_q (ishf_s3_sel_e1[3:0]), + .ishf_s4_sel_e1_q (ishf_s4_sel_e1[2:0]), + .ishf_s5_sel_e1_q (ishf_s5_sel_e1[3:0]), + .ishf_s6_sel_e1_q (ishf_s6_sel_e1[3:0]), + .ishf_s7_sel_e1_q (ishf_s7_sel_e1[4:0]), + .ishf_saturate_e1_q (ishf_saturate_e1), + .ishf_scalar_e1 (ishf_scalar_e1), + .ishf_sel16_e1_q (ishf_sel16_e1), + .ishf_sel32_e1_q (ishf_sel32_e1), + .ishf_sel64_e1_q (ishf_sel64_e1), + .ishf_sel8_e1_q (ishf_sel8_e1), + .ishf_selqsat_e3_q (ishf_selqsat_e3), + .ishf_signed_e1_q (ishf_signed_e1), + .ishf_stous_e1_q (ishf_stous_e1), + .ishf_uiss_e2_q (ishf_uiss_e2), + .ishf_widen_e1_q (ishf_widen_e1), + .opa_e1_q (cx_srca_int_data_ke1[63:0]), + .opb_e1_q (cx_srcb_int_data_ke1[63:0]), + .opc_e3_q (cx_srcc_data_ke3[63:0]), + .opd_e3_q (cx_srcd_data_ke3[63:0]), + .shf_size_eq64_e3_q (shf_size_eq64_e3_q), + .shf_size_ge32_e3_q (shf_size_ge32_e3_q), + .shf_size_ne08_e3_q (shf_size_ne08_e3_q) + ); // uishfk + + maia_cx_crypt2 ucrypt2( // outputs + .crypt2_active (crypt2_active), + .crypt2_out_e3_q (crypt2_out_e3_q[127:0]), + + // inputs + .aesd_e1_q (aesd_e1), + .aesdimc_e1_q (aesdimc_e1), + .aese_e1_q (aese_e1), + .aesemc_e1_q (aesemc_e1), + .aesimc_e1_q (aesimc_e1), + .aesmc_e1_q (aesmc_e1), + .ck_gclkcx_crypt (ck_gclkcx_crypt), + .cx_reset3 (cx_reset3), + .ival_e1_q (crypt2_vld_e1), + .pmull_e1_q (pmull_e1), + .qd ({cx_srcd_crypt_data_je1[63:0], cx_srcc_crypt_data_je1[63:0]}), + .qn ({cx_srcb_crypt_data_je1[63:0], cx_srca_crypt_data_je1[63:0]}), + .sha1h_e1_q (sha1h_e1), + .sha1su1_e1_q (sha1su1_e1), + .sha256su0_e1_q (sha256su0_e1) + ); // ucrypt2 + + maia_cx_crypt3 ucrypt3( // outputs + .crypt3_active (crypt3_active), + .crypt3_out_e6_q (crypt3_out_e6_q[127:0]), + + // inputs + .ck_gclkcx_crypt (ck_gclkcx_crypt), + .cx_reset3 (cx_reset3), + .ival_e1_q (crypt3_vld0_e1), + .ival_e2_q (crypt3_vld1_e1), + .qd_e2_q ({cx_srcb_crypt_data_je1[63:0], cx_srca_crypt_data_je1[63:0]}), + .qm_e1_q ({cx_srcd_crypt_data_je1[63:0], cx_srcc_crypt_data_je1[63:0]}), + .qn_e1_q ({cx_srcb_crypt_data_je1[63:0], cx_srca_crypt_data_je1[63:0]}), + .sha1c_e1_q (sha1c_e1), + .sha1m_e1_q (sha1m_e1), + .sha1p_e1_q (sha1p_e1), + .sha256h2_e1_q (sha256h2_e1), + .sha256h_e1_q (sha256h_e1), + .sha256su1_e1_q (sha256su1_e1) + ); // ucrypt3 + + maia_cx_fsqrt ufsqrtk( // outputs + .fsqrt_active (fsqrt_active), + .fsqrt_done (fsqrt_done[1:0]), + .fsqrtexc32_q (fsqrtexc32_q[5:0]), + .fsqrtexc64_q (fsqrtexc64_q[5:0]), + .fsqrtout32_q (fsqrtout32_q[31:0]), + .fsqrtout64_q (fsqrtout64_q[63:0]), + + // inputs + .ck_gclkcx_float (ck_gclkcx_floatk), + .cx_reset3 (cx_reset3), + .dn_e1_q (dn_ke1), + .fsqrt_ccpass_e1 (cx_ccpass_ke1), + .fsqrt_cmd_e1_q (fsqrt_cmd_e1[2:0]), + .fsqrt_flush (fsqrt_flush[1:0]), + .fsqrt_vld_e1 (fsqrt_uop_vld_ke1[1:0]), + .fz_e1_q (fz_ke1), + .opa_e1_q (cx_srca_fp_data32_ke1[63:0]), + .opc_e1_q (cx_srcc_fp_data32_ke1[31:0]), + .opd_e1_q (cx_srcd_fp_data32_ke1[31:0]), + .rmode_e1_q (rmode_ke1[1:0]) + ); // ufsqrtk +endmodule // maia_complex + + +//ARMAUTO UNDEF START +`define MAIA_UNDEFINE +`include "maia_header.v" +`undef MAIA_UNDEFINE +//ARMAUTO UNDEF END diff --git a/Security Algo Accelerator/logical/maia_complex/verilog/maia_cx_crypt2.v b/Security Algo Accelerator/logical/maia_complex/verilog/maia_cx_crypt2.v new file mode 100644 index 0000000000..6c292397b2 --- /dev/null +++ b/Security Algo Accelerator/logical/maia_complex/verilog/maia_cx_crypt2.v @@ -0,0 +1,351 @@ + +//----------------------------------------------------------------------------- +// The confidential and proprietary information contained in this file may +// only be used by a person authorised under and to the extent permitted +// by a subsisting licensing agreement from ARM Limited. +// +// (C) COPYRIGHT 2013-2014 ARM Limited. +// ALL RIGHTS RESERVED +// +// This entire notice must be reproduced on all copies of this file +// and copies of this file may only be made by a person if such person is +// permitted to do so under the terms of a subsisting license agreement +// from ARM Limited. +// +// Filename : $RCSfile: maia_cx_crypt2.v $ +// Checked In : $Date: 2014-08-29 00:16:46 -0500 (Fri, 29 Aug 2014) $ +// Revision : $Revision: 70482 $ +// Release Information : Cortex-A72-r1p0-00rel0 +// +//----------------------------------------------------------------------------- +// Verilog-2001 (IEEE Std 1364-2001) +//----------------------------------------------------------------------------- + +//# +//# Overview +//# ======== +//# + +// This block does the following operations: +// - AES encrypt and decrypt operations: aesd, aese, aesmc, aesimc +// - SHA single-cycle operations: sha1h, sha1su1, sha256su0 + +//# +//# Module Declaration +//# ================== +//# + +`include "maia_header.v" + +module maia_cx_crypt2 ( + +//# +//# Interface Signals +//# ================= +//# + +// Global inputs + ck_gclkcx_crypt, + cx_reset3, + +// Control inputs + ival_e1_q, + aesd_e1_q, + aese_e1_q, + aesmc_e1_q, + aesimc_e1_q, + aesdimc_e1_q, + aesemc_e1_q, + pmull_e1_q, + sha1h_e1_q, + sha1su1_e1_q, + sha256su0_e1_q, + + +// Data inputs + qd, + qn, + + +// Outputs + crypt2_out_e3_q, + crypt2_active +); + + +//# +//# Interface Signals +//# ================= +//# + +// Global inputs + input ck_gclkcx_crypt; + input cx_reset3; + +// Control inputs + input ival_e1_q; + input aesd_e1_q; // aes encode + input aese_e1_q; // aes decode + input aesmc_e1_q; // ae smix columns + input aesimc_e1_q; // aes inverse mix columns + input aesdimc_e1_q; // aes decode superop + input aesemc_e1_q; // aes encode superop + input pmull_e1_q; // polynomial multiplication + input sha1h_e1_q; // sha1 fixed rotate + input sha1su1_e1_q; // sha1 schedule update 1 + input sha256su0_e1_q; // sha256 schedule update 0 + + +// Data inputs + input [127:0] qd; + input [127:0] qn; + + +// Outputs + output [127:0] crypt2_out_e3_q; + output crypt2_active; + +//# +//# Internal Signals - Automatic Declarations +//# ========================================= +//# + wire [ 15: 0] aes_shf_e1; + reg [ 15: 0] aes_shf_e2_q; + wire [127: 0] aesd_e1; + reg aesd_e2_q; + wire aesd_or_e_e1; + wire [127: 0] aesd_out; + wire [ 15: 0] aesd_shf_e1; + reg aesdimc_e2_q; + wire [127: 0] aesdimc_out; + wire [127: 0] aese_e1; + reg aese_e2_q; + wire [127: 0] aese_out; + wire [ 15: 0] aese_shf_e1; + reg aesemc_e2_q; + wire [127: 0] aesemc_out; + reg aesimc_e2_q; + wire [127: 0] aesimc_in; + wire [127: 0] aesimc_out; + reg aesmc_e2_q; + wire [127: 0] aesmc_in; + wire [127: 0] aesmc_out; + wire [127: 0] crypt2_d_e1; + reg [127: 0] crypt2_d_e2_q; + wire [127: 0] crypt2_out_e2; + reg [127: 0] crypt2_out_e3_q; + reg ival_e2_q; + reg pmull_e2_q; + wire [127: 0] pmull_out; + wire [127: 0] qx_e1; + wire [ 31: 0] sha1h_in_e1; + wire [ 31: 0] sha1h_out_e1; + wire [127: 0] sha1su1_out_e1; + wire [127: 0] sha1su1_qdin_e1; + wire [127: 0] sha1su1_qnin_e1; + wire [127: 0] sha256su0_out_e1; + wire sha_inst_e1; + reg sha_inst_e2_q; + +//# +//# Main Code +//# ========= +//# +// + +// aes functions are all in the same block because of limited result bus bandwidth. +// Mais CX has 3x64-bit result buses, and each of these instructions produces +// a 128-bit result. Two instructions could be issued in a cycle, but there is +// no value in doing this because they could not both write results. +// +// The single-cycle 2-input SHA instructions are in the same block because they have the same inputs +// and latency as the aes instructions. +// +// Originally, all functions in this block had single-cycle latency, but CX is unable to make use +// of single-cycle latency. To reduce area, functionality is spread across E1 and E2 +// In particular, the AES SBOX and ISBOX functions are split into LUT(mult inverse) -> affine transform +// & affine inverse transform -> LUT(mult inverse), so that they can share the same LUT. + +// E1 +// 38% of this cycle is used up to drive qd and qn from the issq block. Therefore, the relatively +// shallow SHA operations are performed in this cycle, along with some preliminary processing for AESE and AESD + +assign qx_e1[127:0] = {128{aesd_or_e_e1}} & (qd[127:0] ^ qn[127:0]); + + maia_cx_aese1 uaese1( + .q (qx_e1[127:0]), + .aese_out (aese_e1[127:0]), + .aese_shf (aese_shf_e1[15:0]) +); + + maia_cx_aesd1 uaesd1( + .q (qx_e1[127:0]), + .aesd_out (aesd_e1[127:0]), + .aesd_shf (aesd_shf_e1[15:0]) +); + +assign aesd_or_e_e1 = aesd_e1_q | aese_e1_q; + +// Perform sha functions in E1 to save pipeline flops +// and reduce complexity of multiplexer in E2 + +assign sha1h_in_e1[31:0] = {32{sha1h_e1_q}} & qn[31:0]; + + maia_cx_sha1h usha1h( + .qn (sha1h_in_e1[31:0]), + .d (sha1h_out_e1[31:0]) +); + +assign sha1su1_qdin_e1[127:0] = {128{sha1su1_e1_q}} & qd[127:0]; +assign sha1su1_qnin_e1[127:0] = {128{sha1su1_e1_q}} & qn[127:0]; + + maia_cx_sha1su1 usha1su1( + .qd (sha1su1_qdin_e1[127:0]), + .qn (sha1su1_qnin_e1[127:0]), + .d (sha1su1_out_e1[127:0]) +); + + + maia_cx_sha256su0 usha256su0( + .qd (qd[127:0]), + .qn (qn[127:0]), + .d (sha256su0_out_e1[127:0]) +); + +assign sha_inst_e1 = sha1h_e1_q | sha1su1_e1_q | sha256su0_e1_q; + +assign crypt2_d_e1[127:0] = ({128{sha1h_e1_q}} & {{96{1'b0}}, sha1h_out_e1[31:0]}) + | ({128{sha1su1_e1_q}} & sha1su1_out_e1[127:0]) + | ({128{sha256su0_e1_q}} & sha256su0_out_e1[127:0]) + | ({128{aese_e1_q}} & aese_e1[127:0]) + | ({128{aesd_e1_q}} & aesd_e1[127:0]) + | ({128{~(aesd_or_e_e1 | sha_inst_e1)}} & qn[127:0]); + +assign aes_shf_e1[15:0] = {16{aese_e1_q}} & aese_shf_e1[15:0] | + {16{aesd_e1_q}} & aesd_shf_e1[15:0]; + +// reset flop(s) since feeds into active signal used for RCG + // Macro DFF called + // verilint flop_checks off + always @(posedge ck_gclkcx_crypt or posedge cx_reset3) + begin: uival_e2_q + if (cx_reset3 == 1'b1) + ival_e2_q <= `MAIA_DFF_DELAY {1{1'b0}}; +`ifdef MAIA_XPROP_FLOP + else if (cx_reset3==1'b0) + ival_e2_q <= `MAIA_DFF_DELAY ival_e1_q; + else + ival_e2_q <= `MAIA_DFF_DELAY {1{1'bx}}; +`else + else + ival_e2_q <= `MAIA_DFF_DELAY ival_e1_q; +`endif + end + // verilint flop_checks on + // end of Macro DFF + + + // Macro DFF called + // verilint flop_checks off + always @(posedge ck_gclkcx_crypt) + begin: ucrypt2_e2 + if (ival_e1_q==1'b1) begin + crypt2_d_e2_q[127:0] <= `MAIA_DFF_DELAY crypt2_d_e1[127:0]; + aes_shf_e2_q[15:0] <= `MAIA_DFF_DELAY aes_shf_e1[15:0]; + aesd_e2_q <= `MAIA_DFF_DELAY aesd_e1_q; + aese_e2_q <= `MAIA_DFF_DELAY aese_e1_q; + aesmc_e2_q <= `MAIA_DFF_DELAY aesmc_e1_q; + aesimc_e2_q <= `MAIA_DFF_DELAY aesimc_e1_q; + aesemc_e2_q <= `MAIA_DFF_DELAY aesemc_e1_q; + aesdimc_e2_q <= `MAIA_DFF_DELAY aesdimc_e1_q; + pmull_e2_q <= `MAIA_DFF_DELAY pmull_e1_q; + sha_inst_e2_q <= `MAIA_DFF_DELAY sha_inst_e1; + end +`ifdef MAIA_XPROP_FLOP + else if ((ival_e1_q==1'b0)); + else begin + crypt2_d_e2_q[127:0] <= `MAIA_DFF_DELAY {128{1'bx}}; + aes_shf_e2_q[15:0] <= `MAIA_DFF_DELAY {16{1'bx}}; + aesd_e2_q <= `MAIA_DFF_DELAY {1{1'bx}}; + aese_e2_q <= `MAIA_DFF_DELAY {1{1'bx}}; + aesmc_e2_q <= `MAIA_DFF_DELAY {1{1'bx}}; + aesimc_e2_q <= `MAIA_DFF_DELAY {1{1'bx}}; + aesemc_e2_q <= `MAIA_DFF_DELAY {1{1'bx}}; + aesdimc_e2_q <= `MAIA_DFF_DELAY {1{1'bx}}; + pmull_e2_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha_inst_e2_q <= `MAIA_DFF_DELAY {1{1'bx}}; + end +`endif + end + // verilint flop_checks on + // end of Macro DFF + +// Enable data inputs for selected operation (glitch suppression in unused datapaths) + assign aesmc_in[127:0] = {128{aesmc_e2_q }} & crypt2_d_e2_q[127:0]; + assign aesimc_in[127:0] = {128{aesimc_e2_q}} & crypt2_d_e2_q[127:0]; + + maia_cx_aesed2 uaesed2( + .aes_din (crypt2_d_e2_q[127:0]), + .aes_shf (aes_shf_e2_q[15:0]), + .aesd_out (aesd_out[127:0]), + .aese_out (aese_out[127:0]), + .aesemc_out (aesemc_out[127:0]), + .aesdimc_out (aesdimc_out[127:0]) +); + + maia_cx_aesmc uaesmc( + .d_in (aesmc_in[127:0]), + .mc (aesmc_out[127:0]) +); + + maia_cx_aesimc uaesimc( + .d_in (aesimc_in[127:0]), + .imc (aesimc_out[127:0]) +); + + maia_cx_pmull upmull( + .a_in (crypt2_d_e2_q[63:0]), + .b_in (crypt2_d_e2_q[127:64]), + .p_out (pmull_out[127:0]) +); + +assign crypt2_out_e2[127:0] = ({128{aesd_e2_q & ~aesdimc_e2_q}} & aesd_out[127:0]) + | ({128{aese_e2_q & ~aesemc_e2_q}} & aese_out[127:0]) + | ({128{aesmc_e2_q}} & aesmc_out[127:0]) + | ({128{aesemc_e2_q}} & aesemc_out[127:0]) + | ({128{aesimc_e2_q}} & aesimc_out[127:0]) + | ({128{aesdimc_e2_q}} & aesdimc_out[127:0]) + | ({128{sha_inst_e2_q}} & crypt2_d_e2_q[127:0]) + | ({128{pmull_e2_q}} & pmull_out[127:0]); + + // Macro DFF called + // verilint flop_checks off + always @(posedge ck_gclkcx_crypt) + begin: ucrypt2_e3 + if (ival_e2_q==1'b1) begin + crypt2_out_e3_q[127:0] <= `MAIA_DFF_DELAY crypt2_out_e2[127:0]; + end +`ifdef MAIA_XPROP_FLOP + else if ((ival_e2_q==1'b0)); + else begin + crypt2_out_e3_q[127:0] <= `MAIA_DFF_DELAY {128{1'bx}}; + end +`endif + end + // verilint flop_checks on + // end of Macro DFF + +//----------------------------------------------------------------------------- +// regional clock gating (RCG) terms +//----------------------------------------------------------------------------- + +assign crypt2_active = (ival_e1_q | ival_e2_q); + + +endmodule + +//ARMAUTO UNDEF START +`define MAIA_UNDEFINE +`include "maia_header.v" +`undef MAIA_UNDEFINE +//ARMAUTO UNDEF END diff --git a/Security Algo Accelerator/logical/maia_complex/verilog/maia_cx_crypt3.v b/Security Algo Accelerator/logical/maia_complex/verilog/maia_cx_crypt3.v new file mode 100644 index 0000000000..3654c6017b --- /dev/null +++ b/Security Algo Accelerator/logical/maia_complex/verilog/maia_cx_crypt3.v @@ -0,0 +1,713 @@ + +//----------------------------------------------------------------------------- +// The confidential and proprietary information contained in this file may +// only be used by a person authorised under and to the extent permitted +// by a subsisting licensing agreement from ARM Limited. +// +// (C) COPYRIGHT 2013-2014 ARM Limited. +// ALL RIGHTS RESERVED +// +// This entire notice must be reproduced on all copies of this file +// and copies of this file may only be made by a person if such person is +// permitted to do so under the terms of a subsisting license agreement +// from ARM Limited. +// +// Filename : $RCSfile: maia_cx_crypt3.v $ +// Checked In : $Date: 2014-08-29 00:16:46 -0500 (Fri, 29 Aug 2014) $ +// Revision : $Revision: 70482 $ +// Release Information : Cortex-A72-r1p0-00rel0 +// +//----------------------------------------------------------------------------- +// Verilog-2001 (IEEE Std 1364-2001) +//----------------------------------------------------------------------------- + +//# +//# Overview +//# ======== +//# + +// This block does the following operations: +// - SHA 3-input operations: sha1cpm, sha1su0, sha256h, sha256h2, sha256su1 + +//# +//# Module Declaration +//# ================== +//# + +`include "maia_header.v" + +module maia_cx_crypt3 ( + +//# +//# Interface Signals +//# ================= +//# + +// Global inputs + ck_gclkcx_crypt, + cx_reset3, + +// Control inputs +// +// This block has 3x128-bit inputs for each instruction, so it requires two cycles just to +// get its operands. In E1, we receive two of the operands (qn and qm) and ival_e1_q, +// which allows the operands to be stored in flops. We also get inputs indicating which +// instruction is to be computed. +// +// At some later cycle, we receive the 3rd operand, qd, and ival_e2_q, indicating that +// we should begin the computation. +// +// There are 4 execution stages, E2-E5. + ival_e1_q, + sha1c_e1_q, + sha1p_e1_q, + sha1m_e1_q, + sha256h_e1_q, + sha256h2_e1_q, + sha256su1_e1_q, + ival_e2_q, +// Data inputs + qn_e1_q, + qm_e1_q, + qd_e2_q, +// Outputs + crypt3_out_e6_q, + crypt3_active +); + + +//# +//# Interface Signals +//# ================= +//# + +// Global inputs + input ck_gclkcx_crypt; + input cx_reset3; + +// Control inputs +// +// This block has 3x128-bit inputs for each instruction, so it requires two cycles just to +// get its operands. In E1, we receive two of the operands (qn and qm) and ival_e1_q, +// which allows the operands to be stored in flops. We also get inputs indicating which +// instruction is to be computed. +// +// At some later cycle, we receive the 3rd operand, qd, and ival_e2_q, indicating that +// we should begin the computation. +// +// There are 4 execution stages, E2-E5. + input ival_e1_q; + input sha1c_e1_q; // sha hash update (choose) + input sha1p_e1_q; // sha hash update (parity) + input sha1m_e1_q; // sha hash update (majority) + input sha256h_e1_q; // sha256 hash update + input sha256h2_e1_q; // sha256 hash update 2 + input sha256su1_e1_q; // sha256 schedule update 1 + input ival_e2_q; +// Data inputs + input [127:0] qn_e1_q; // qn arrives with first uop on {srcb,srca} + input [127:0] qm_e1_q; // qm arrives with first uop on {srcd,srcc} + input [127:0] qd_e2_q; // qd arrives with second uop on {srcb,srca} +// Outputs + output [127:0] crypt3_out_e6_q; + output crypt3_active; + +//# +//# Internal Signals - Automatic Declarations +//# ========================================= +//# + wire [127: 0] crypt3_out_e5; + reg [127: 0] crypt3_out_e6_q; + wire firstop_recvd_e1; + reg firstop_recvd_e2_q; + reg ival_e3_q; + reg ival_e4_q; + reg ival_e5_q; + wire [127: 0] newx_e2; + wire [127: 0] newx_e3; + wire [127: 0] newx_e4; + wire [127: 0] newy_e2; + wire [127: 0] newy_e3; + wire [127: 0] newy_e4; + reg [127: 0] qm_e2_q; + reg [127: 0] qn_e2_q; + wire [127: 0] sha1_xin_e2; + wire [ 31: 0] sha1_yin_e2; + wire [ 31: 0] sha1_zin_e2; + wire sha1c_e2; + reg sha1c_e2_q; + reg sha1c_e3_q; + reg sha1c_e4_q; + reg sha1c_e5_q; + wire sha1cpm_e2; + wire sha1cpm_e3; + wire sha1cpm_e4; + wire sha1cpm_e5; + wire [127: 0] sha1cpm_x_e2; + wire [127: 0] sha1cpm_x_e3; + wire [127: 0] sha1cpm_x_e4; + wire [127: 0] sha1cpm_x_e5; + wire [127: 0] sha1cpm_y_e2; + wire [127: 0] sha1cpm_y_e3; + wire [127: 0] sha1cpm_y_e4; +// verilint unused_sigs off + wire [ 31: 0] sha1cpm_y_e5; +// verilint unused_sigs on + wire sha1m_e2; + reg sha1m_e2_q; + reg sha1m_e3_q; + reg sha1m_e4_q; + reg sha1m_e5_q; + wire sha1p_e2; + reg sha1p_e2_q; + reg sha1p_e3_q; + reg sha1p_e4_q; + reg sha1p_e5_q; + wire [127: 0] sha256_xin_e2; + wire [127: 0] sha256_yin_e2; + wire [ 31: 0] sha256_zin_e2; + wire sha256h2_e2; + reg sha256h2_e2_q; + reg sha256h2_e3_q; + reg sha256h2_e4_q; + reg sha256h2_e5_q; + wire sha256h_e2; + reg sha256h_e2_q; + reg sha256h_e3_q; + reg sha256h_e4_q; + reg sha256h_e5_q; + wire [127: 0] sha256h_x_e2; + wire [127: 0] sha256h_x_e3; + wire [127: 0] sha256h_x_e4; + wire [127: 0] sha256h_x_e5; + wire [127: 0] sha256h_y_e2; + wire [127: 0] sha256h_y_e3; + wire [127: 0] sha256h_y_e4; + wire [127: 0] sha256h_y_e5; + wire sha256hh2_e2; + wire sha256hh2_e3; + wire sha256hh2_e4; + wire sha256su1_e2; + reg sha256su1_e2_q; + reg sha256su1_e3_q; + reg sha256su1_e4_q; + reg sha256su1_e5_q; + wire [ 63: 0] sha256su1_x_e3; + wire [ 63: 0] sha256su1_x_e4; + wire [127: 0] x_e2; + wire [127: 0] x_e3; + reg [127: 0] x_e3_q; + wire [127: 0] x_e4; + reg [127: 0] x_e4_q; + wire [127: 0] x_e5; + reg [127: 0] x_e5_q; + wire [127: 0] y_e2; + wire [127: 0] y_e3; + reg [127: 0] y_e3_q; + wire [127: 0] y_e4; + reg [127: 0] y_e4_q; + wire [127: 0] y_e5; + reg [127: 0] y_e5_q; + wire [127: 0] z_e2; + wire [ 95: 0] z_e3; + reg [ 95: 0] z_e3_q; + wire [ 63: 0] z_e4; + reg [ 63: 0] z_e4_q; + wire [ 31: 0] z_e5; + reg [ 31: 0] z_e5_q; + +//# +//# Main Code +//# ========= +//# +// + +// set when ival_e1_q first received, and held until the 2nd uop (ival_e2_q) is received +assign firstop_recvd_e1 = (ival_e1_q | (firstop_recvd_e2_q & ~ival_e2_q)); + +// ival and instruction flops + +// reset flop since 1st uop of crypto pair can be flushed due to SWDW nuke, thus might +// have received ival_e2_q without ever receiving ival_e1_q (since it was flushed). thus +// want firstop_recvd_e2_q to be 0 (not X) to stop X-prop + // Macro DFF called + // verilint flop_checks off + always @(posedge ck_gclkcx_crypt or posedge cx_reset3) + begin: ufirstop_recvd_e2_q + if (cx_reset3 == 1'b1) + firstop_recvd_e2_q <= `MAIA_DFF_DELAY {1{1'b0}}; +`ifdef MAIA_XPROP_FLOP + else if (cx_reset3==1'b0) + firstop_recvd_e2_q <= `MAIA_DFF_DELAY firstop_recvd_e1; + else + firstop_recvd_e2_q <= `MAIA_DFF_DELAY {1{1'bx}}; +`else + else + firstop_recvd_e2_q <= `MAIA_DFF_DELAY firstop_recvd_e1; +`endif + end + // verilint flop_checks on + // end of Macro DFF + +// reset flop(s) since feeds into active signal used for RCG + // Macro DFF called + // verilint flop_checks off + always @(posedge ck_gclkcx_crypt or posedge cx_reset3) + begin: uival_e3_q + if (cx_reset3 == 1'b1) + ival_e3_q <= `MAIA_DFF_DELAY {1{1'b0}}; +`ifdef MAIA_XPROP_FLOP + else if (cx_reset3==1'b0) + ival_e3_q <= `MAIA_DFF_DELAY ival_e2_q; + else + ival_e3_q <= `MAIA_DFF_DELAY {1{1'bx}}; +`else + else + ival_e3_q <= `MAIA_DFF_DELAY ival_e2_q; +`endif + end + // verilint flop_checks on + // end of Macro DFF + // Macro DFF called + // verilint flop_checks off + always @(posedge ck_gclkcx_crypt or posedge cx_reset3) + begin: uival_e4_q + if (cx_reset3 == 1'b1) + ival_e4_q <= `MAIA_DFF_DELAY {1{1'b0}}; +`ifdef MAIA_XPROP_FLOP + else if (cx_reset3==1'b0) + ival_e4_q <= `MAIA_DFF_DELAY ival_e3_q; + else + ival_e4_q <= `MAIA_DFF_DELAY {1{1'bx}}; +`else + else + ival_e4_q <= `MAIA_DFF_DELAY ival_e3_q; +`endif + end + // verilint flop_checks on + // end of Macro DFF + // Macro DFF called + // verilint flop_checks off + always @(posedge ck_gclkcx_crypt or posedge cx_reset3) + begin: uival_e5_q + if (cx_reset3 == 1'b1) + ival_e5_q <= `MAIA_DFF_DELAY {1{1'b0}}; +`ifdef MAIA_XPROP_FLOP + else if (cx_reset3==1'b0) + ival_e5_q <= `MAIA_DFF_DELAY ival_e4_q; + else + ival_e5_q <= `MAIA_DFF_DELAY {1{1'bx}}; +`else + else + ival_e5_q <= `MAIA_DFF_DELAY ival_e4_q; +`endif + end + // verilint flop_checks on + // end of Macro DFF + + // Macro DFF called + // verilint flop_checks off + always @(posedge ck_gclkcx_crypt) + begin: uinst_e2 + if (ival_e1_q==1'b1) begin + sha1c_e2_q <= `MAIA_DFF_DELAY sha1c_e1_q; + sha1p_e2_q <= `MAIA_DFF_DELAY sha1p_e1_q; + sha1m_e2_q <= `MAIA_DFF_DELAY sha1m_e1_q; + sha256h_e2_q <= `MAIA_DFF_DELAY sha256h_e1_q; + sha256h2_e2_q <= `MAIA_DFF_DELAY sha256h2_e1_q; + sha256su1_e2_q <= `MAIA_DFF_DELAY sha256su1_e1_q; + end +`ifdef MAIA_XPROP_FLOP + else if ((ival_e1_q==1'b0)); + else begin + sha1c_e2_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha1p_e2_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha1m_e2_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha256h_e2_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha256h2_e2_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha256su1_e2_q <= `MAIA_DFF_DELAY {1{1'bx}}; + end +`endif + end + // verilint flop_checks on + // end of Macro DFF + +// stop X-prop if 1st uop was nuked due to swdw_nuke and 2nd was issued + +assign sha1c_e2 = firstop_recvd_e2_q & sha1c_e2_q; +assign sha1p_e2 = firstop_recvd_e2_q & sha1p_e2_q; +assign sha1m_e2 = firstop_recvd_e2_q & sha1m_e2_q; +assign sha256h_e2 = firstop_recvd_e2_q & sha256h_e2_q; +assign sha256h2_e2 = firstop_recvd_e2_q & sha256h2_e2_q; +assign sha256su1_e2 = firstop_recvd_e2_q & sha256su1_e2_q; + + // Macro DFF called + // verilint flop_checks off + always @(posedge ck_gclkcx_crypt) + begin: uinst_e3 + if (ival_e2_q==1'b1) begin + sha1c_e3_q <= `MAIA_DFF_DELAY sha1c_e2; + sha1p_e3_q <= `MAIA_DFF_DELAY sha1p_e2; + sha1m_e3_q <= `MAIA_DFF_DELAY sha1m_e2; + sha256h_e3_q <= `MAIA_DFF_DELAY sha256h_e2; + sha256h2_e3_q <= `MAIA_DFF_DELAY sha256h2_e2; + sha256su1_e3_q <= `MAIA_DFF_DELAY sha256su1_e2; + end +`ifdef MAIA_XPROP_FLOP + else if ((ival_e2_q==1'b0)); + else begin + sha1c_e3_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha1p_e3_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha1m_e3_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha256h_e3_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha256h2_e3_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha256su1_e3_q <= `MAIA_DFF_DELAY {1{1'bx}}; + end +`endif + end + // verilint flop_checks on + // end of Macro DFF + + // Macro DFF called + // verilint flop_checks off + always @(posedge ck_gclkcx_crypt) + begin: uinst_e4 + if (ival_e3_q==1'b1) begin + sha1c_e4_q <= `MAIA_DFF_DELAY sha1c_e3_q; + sha1p_e4_q <= `MAIA_DFF_DELAY sha1p_e3_q; + sha1m_e4_q <= `MAIA_DFF_DELAY sha1m_e3_q; + sha256h_e4_q <= `MAIA_DFF_DELAY sha256h_e3_q; + sha256h2_e4_q <= `MAIA_DFF_DELAY sha256h2_e3_q; + sha256su1_e4_q <= `MAIA_DFF_DELAY sha256su1_e3_q; + end +`ifdef MAIA_XPROP_FLOP + else if ((ival_e3_q==1'b0)); + else begin + sha1c_e4_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha1p_e4_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha1m_e4_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha256h_e4_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha256h2_e4_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha256su1_e4_q <= `MAIA_DFF_DELAY {1{1'bx}}; + end +`endif + end + // verilint flop_checks on + // end of Macro DFF + + // Macro DFF called + // verilint flop_checks off + always @(posedge ck_gclkcx_crypt) + begin: uinst_e5 + if (ival_e4_q==1'b1) begin + sha1c_e5_q <= `MAIA_DFF_DELAY sha1c_e4_q; + sha1p_e5_q <= `MAIA_DFF_DELAY sha1p_e4_q; + sha1m_e5_q <= `MAIA_DFF_DELAY sha1m_e4_q; + sha256h_e5_q <= `MAIA_DFF_DELAY sha256h_e4_q; + sha256h2_e5_q <= `MAIA_DFF_DELAY sha256h2_e4_q; + sha256su1_e5_q <= `MAIA_DFF_DELAY sha256su1_e4_q; + end +`ifdef MAIA_XPROP_FLOP + else if ((ival_e4_q==1'b0)); + else begin + sha1c_e5_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha1p_e5_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha1m_e5_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha256h_e5_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha256h2_e5_q <= `MAIA_DFF_DELAY {1{1'bx}}; + sha256su1_e5_q <= `MAIA_DFF_DELAY {1{1'bx}}; + end +`endif + end + // verilint flop_checks on + // end of Macro DFF + +// E1 + + // Macro DFF called + // verilint flop_checks off + always @(posedge ck_gclkcx_crypt) + begin: uops_e2 + if (ival_e1_q==1'b1) begin + qm_e2_q[127:0] <= `MAIA_DFF_DELAY qm_e1_q[127:0]; + qn_e2_q[127:0] <= `MAIA_DFF_DELAY qn_e1_q[127:0]; + end +`ifdef MAIA_XPROP_FLOP + else if ((ival_e1_q==1'b0)); + else begin + qm_e2_q[127:0] <= `MAIA_DFF_DELAY {128{1'bx}}; + qn_e2_q[127:0] <= `MAIA_DFF_DELAY {128{1'bx}}; + end +`endif + end + // verilint flop_checks on + // end of Macro DFF + +// E2 +assign x_e2[127:0] = qd_e2_q[127:0]; +assign y_e2[127:0] = qn_e2_q[127:0]; +assign z_e2[127:0] = qm_e2_q[127:0]; + +assign sha1_xin_e2[127:0] = {128{sha1cpm_e2}} & x_e2[127:0]; +assign sha1_yin_e2[ 31:0] = { 32{sha1cpm_e2}} & y_e2[ 31:0]; +assign sha1_zin_e2[ 31:0] = { 32{sha1cpm_e2}} & z_e2[ 31:0]; + +// sha1 hash update + maia_cx_sha1cpm usha1cpm_e2( + .choose (sha1c_e2_q), + .parity (sha1p_e2_q), + .majority (sha1m_e2_q), + .x (sha1_xin_e2[127:0]), + .y (sha1_yin_e2[31:0]), + .z (sha1_zin_e2[31:0]), + .newx (sha1cpm_x_e2[127:0]), + .newy (sha1cpm_y_e2[31:0]) +); +assign sha1cpm_y_e2[127:32] = {96{sha1cpm_e2}} & y_e2[127:32]; + +assign sha256_xin_e2[127:0] = {128{sha256hh2_e2}} & x_e2[127:0]; +assign sha256_yin_e2[127:0] = {128{sha256hh2_e2}} & y_e2[127:0]; +assign sha256_zin_e2[ 31:0] = { 32{sha256hh2_e2}} & z_e2[ 31:0]; + +// sha256 hash update (1 and 2) + maia_cx_sha256h32 usha256h32_e2( + .x (sha256_xin_e2[127:0]), + .y (sha256_yin_e2[127:0]), + .z (sha256_zin_e2[31:0]), + .newx (sha256h_x_e2[127:0]), + .newy (sha256h_y_e2[127:0]) +); + +// mux results +assign sha1cpm_e2 = sha1c_e2 | sha1p_e2 | sha1m_e2; +assign sha256hh2_e2 = sha256h_e2 | sha256h2_e2; +assign newx_e2[127:0] = ({128{sha1cpm_e2 }} & sha1cpm_x_e2[127:0]) + | ({128{sha256hh2_e2}} & sha256h_x_e2[127:0]) + | ({128{sha256su1_e2}} & x_e2[127:0]); +assign newy_e2[127:0] = ({128{sha1cpm_e2 }} & sha1cpm_y_e2[127:0]) + | ({128{sha256hh2_e2}} & sha256h_y_e2[127:0]) + | ({128{sha256su1_e2}} & {z_e2[31:0], y_e2[127:32]}); + // Macro DFF called + // verilint flop_checks off + always @(posedge ck_gclkcx_crypt) + begin: uops_e3 + if (ival_e2_q==1'b1) begin + x_e3_q[127:0] <= `MAIA_DFF_DELAY newx_e2[127:0]; + y_e3_q[127:0] <= `MAIA_DFF_DELAY newy_e2[127:0]; + z_e3_q[95:0] <= `MAIA_DFF_DELAY z_e2[127:32]; + end +`ifdef MAIA_XPROP_FLOP + else if ((ival_e2_q==1'b0)); + else begin + x_e3_q[127:0] <= `MAIA_DFF_DELAY {128{1'bx}}; + y_e3_q[127:0] <= `MAIA_DFF_DELAY {128{1'bx}}; + z_e3_q[95:0] <= `MAIA_DFF_DELAY {96{1'bx}}; + end +`endif + end + // verilint flop_checks on + // end of Macro DFF + +// E3 +assign x_e3[127:0] = x_e3_q[127:0]; +assign y_e3[127:0] = y_e3_q[127:0]; +assign z_e3[95:0] = z_e3_q[95:0]; + +// sha1 hash update + maia_cx_sha1cpm usha1cpm_e3( + .choose (sha1c_e3_q), + .parity (sha1p_e3_q), + .majority (sha1m_e3_q), + .x (x_e3[127:0]), + .y (y_e3[31:0]), + .z (z_e3[31:0]), + .newx (sha1cpm_x_e3[127:0]), + .newy (sha1cpm_y_e3[31:0]) +); +assign sha1cpm_y_e3[127:32] = y_e3[127:32]; + +// sha256 hash update (1 and 2) + maia_cx_sha256h32 usha256h32_e3( + .x (x_e3[127:0]), + .y (y_e3[127:0]), + .z (z_e3[31:0]), + .newx (sha256h_x_e3[127:0]), + .newy (sha256h_y_e3[127:0]) +); + +// sha256 schedule update 1, cycle 1 + maia_cx_sha256su1 usha256su1_e3( + .sha256su1_op (sha256su1_e3_q), + .x (x_e3[63:0]), // qd[63:0] + .y (y_e3[63:0]), // qn[95:32] + .z (z_e3[95:32]), // qm[127:64] + .newx (sha256su1_x_e3[63:0]) +); + +// mux results +assign sha1cpm_e3 = sha1c_e3_q | sha1p_e3_q | sha1m_e3_q; +assign sha256hh2_e3 = sha256h_e3_q | sha256h2_e3_q; +assign newx_e3[127:0] = ({128{sha1cpm_e3 }} & sha1cpm_x_e3[127:0]) + | ({128{sha256hh2_e3 }} & sha256h_x_e3[127:0]) + | ({128{sha256su1_e3_q}} & {x_e3[127:64], sha256su1_x_e3[63:0]}); +assign newy_e3[127:0] = ({128{sha1cpm_e3 }} & sha1cpm_y_e3[127:0]) + | ({128{sha256hh2_e3 }} & sha256h_y_e3[127:0]) + | ({128{sha256su1_e3_q}} & {y_e3[127:0]}); + + // Macro DFF called + // verilint flop_checks off + always @(posedge ck_gclkcx_crypt) + begin: uops_e4 + if (ival_e3_q==1'b1) begin + x_e4_q[127:0] <= `MAIA_DFF_DELAY newx_e3[127:0]; + y_e4_q[127:0] <= `MAIA_DFF_DELAY newy_e3[127:0]; + z_e4_q[63:0] <= `MAIA_DFF_DELAY z_e3[95:32]; + end +`ifdef MAIA_XPROP_FLOP + else if ((ival_e3_q==1'b0)); + else begin + x_e4_q[127:0] <= `MAIA_DFF_DELAY {128{1'bx}}; + y_e4_q[127:0] <= `MAIA_DFF_DELAY {128{1'bx}}; + z_e4_q[63:0] <= `MAIA_DFF_DELAY {64{1'bx}}; + end +`endif + end + // verilint flop_checks on + // end of Macro DFF + +// E4 +assign x_e4[127:0] = x_e4_q[127:0]; +assign y_e4[127:0] = y_e4_q[127:0]; +assign z_e4[63:0] = z_e4_q[63:0]; + +// sha1 hash update + maia_cx_sha1cpm usha1cpm_e4( + .choose (sha1c_e4_q), + .parity (sha1p_e4_q), + .majority (sha1m_e4_q), + .x (x_e4[127:0]), + .y (y_e4[31:0]), + .z (z_e4[31:0]), + .newx (sha1cpm_x_e4[127:0]), + .newy (sha1cpm_y_e4[31:0]) +); +assign sha1cpm_y_e4[127:32] = y_e4[127:32]; + +// sha256 hash update (1 and 2) + maia_cx_sha256h32 usha256h32_e4( + .x (x_e4[127:0]), + .y (y_e4[127:0]), + .z (z_e4[31:0]), + .newx (sha256h_x_e4[127:0]), + .newy (sha256h_y_e4[127:0]) +); + +// sha256 schedule update 1, cycle 2 + maia_cx_sha256su1 usha256su1_e4( + .sha256su1_op (sha256su1_e4_q), + .x (x_e4[127:64]), // qd[127:64] + .y (y_e4[127:64]), // {qm[31:0], qn[127:96]} + .z (x_e4[63:0]), // sha256su1_x_e3[63:0] + .newx (sha256su1_x_e4[63:0]) +); + +// mux results +assign sha1cpm_e4 = sha1c_e4_q | sha1p_e4_q | sha1m_e4_q; +assign sha256hh2_e4 = sha256h_e4_q | sha256h2_e4_q; +assign newx_e4[127:0] = ({128{sha1cpm_e4 }} & sha1cpm_x_e4[127:0]) + | ({128{sha256hh2_e4 }} & sha256h_x_e4[127:0]) + | ({128{sha256su1_e4_q}} & {sha256su1_x_e4[63:0], x_e4[63:0]}); +assign newy_e4[127:0] = ({128{sha1cpm_e4 }} & sha1cpm_y_e4[127:0]) + | ({128{sha256hh2_e4 }} & sha256h_y_e4[127:0]); + + // Macro DFF called + // verilint flop_checks off + always @(posedge ck_gclkcx_crypt) + begin: uops_e5 + if (ival_e4_q==1'b1) begin + x_e5_q[127:0] <= `MAIA_DFF_DELAY newx_e4[127:0]; + y_e5_q[127:0] <= `MAIA_DFF_DELAY newy_e4[127:0]; + z_e5_q[31:0] <= `MAIA_DFF_DELAY z_e4[63:32]; + end +`ifdef MAIA_XPROP_FLOP + else if ((ival_e4_q==1'b0)); + else begin + x_e5_q[127:0] <= `MAIA_DFF_DELAY {128{1'bx}}; + y_e5_q[127:0] <= `MAIA_DFF_DELAY {128{1'bx}}; + z_e5_q[31:0] <= `MAIA_DFF_DELAY {32{1'bx}}; + end +`endif + end + // verilint flop_checks on + // end of Macro DFF + +// E5 +assign x_e5[127:0] = x_e5_q[127:0]; +assign y_e5[127:0] = y_e5_q[127:0]; +assign z_e5[31:0] = z_e5_q[31:0]; + +// sha1 hash update + maia_cx_sha1cpm usha1cpm_e5( + .choose (sha1c_e5_q), + .parity (sha1p_e5_q), + .majority (sha1m_e5_q), + .x (x_e5[127:0]), + .y (y_e5[31:0]), + .z (z_e5[31:0]), + .newx (sha1cpm_x_e5[127:0]), + .newy (sha1cpm_y_e5[31:0]) +); + +// sha256 hash update (1 and 2) + maia_cx_sha256h32 usha256h32_e5( + .x (x_e5[127:0]), + .y (y_e5[127:0]), + .z (z_e5[31:0]), + .newx (sha256h_x_e5[127:0]), + .newy (sha256h_y_e5[127:0]) +); + +// mux results +assign sha1cpm_e5 = sha1c_e5_q | sha1p_e5_q | sha1m_e5_q; +assign crypt3_out_e5[127:0] = ({128{sha1cpm_e5}} & sha1cpm_x_e5[127:0]) + | ({128{sha256h_e5_q}} & sha256h_x_e5[127:0]) + | ({128{sha256h2_e5_q}} & sha256h_y_e5[127:0]) + | ({128{sha256su1_e5_q}} & x_e5[127:0]); + + // Macro DFF called + // verilint flop_checks off + always @(posedge ck_gclkcx_crypt) + begin: ures_e6 + if (ival_e5_q==1'b1) begin + crypt3_out_e6_q[127:0] <= `MAIA_DFF_DELAY crypt3_out_e5[127:0]; + end +`ifdef MAIA_XPROP_FLOP + else if ((ival_e5_q==1'b0)); + else begin + crypt3_out_e6_q[127:0] <= `MAIA_DFF_DELAY {128{1'bx}}; + end +`endif + end + // verilint flop_checks on + // end of Macro DFF + + +//----------------------------------------------------------------------------- +// regional clock gating (RCG) terms +//----------------------------------------------------------------------------- + +assign crypt3_active = (ival_e1_q | + ival_e2_q | + ival_e3_q | + ival_e4_q | + ival_e5_q + ); + + +endmodule + +//ARMAUTO UNDEF START +`define MAIA_UNDEFINE +`include "maia_header.v" +`undef MAIA_UNDEFINE +//ARMAUTO UNDEF END diff --git a/Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/Makefile_A64.inc b/Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/Makefile_A64.inc new file mode 100644 index 0000000000..901f74f773 --- /dev/null +++ b/Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/Makefile_A64.inc @@ -0,0 +1,41 @@ +############################################################################### +# The confidential and proprietary information contained in this file may +# only be used by a person authorised under and to the extent permitted +# by a subsisting licensing agreement from ARM Limited. +# +# (C) COPYRIGHT 2011-2013 ARM Limited. +# ALL RIGHTS RESERVED +# +# This entire notice must be reproduced on all copies of this file +# and copies of this file may only be made by a person if such person is +# permitted to do so under the terms of a subsisting license agreement +# from ARM Limited. +# +############################################################################### +# Makefile.inc for crypto64 +# setup source paths (crypto64) + +crypto64_base = crypto64 +crypto64_src = $(crypto64_base)/src +crypto64_obj = $(crypto64_base)/obj +crypto64_elf = $(crypto64_base)/elf + +#rules for crypto64 + +crypto64_asm_obj = $(incl_obj)/benchmark_boot_a64.o $(incl_obj)/vectors.o $(incl_obj)/num_cpus_a64.o $(crypto64_obj)/cryptolib_asm64.o +crypto64_c_obj = $(incl_obj)/sys_a64.o $(incl_obj)/stackheap_a64.o $(crypto64_obj)/cryptodata.o $(crypto64_obj)/crypto_test.o + +crypto64: clean_crypto64 $(crypto64_elf)/crypto64.elf + +$(crypto64_obj)/%.o: $(crypto64_src)/%.c + $(CC_A64) $(CC_A64_OPTS) $< -o $@ + +$(crypto64_obj)/%.o: $(crypto64_src)/%.s + $(AS_A64) $(AS_A64_OPTS) $< -o $@ + +$(crypto64_elf)/crypto64.elf: $(crypto64_asm_obj) $(crypto64_c_obj) + $(LINK_A64) $(LINK_A64_OPTS) $(crypto64_asm_obj) $(crypto64_c_obj) -o $@ + +clean_crypto64: + \rm -f $(crypto64_asm_obj) $(crypto64_c_obj) $(crypto64_elf)/crypto64.elf + diff --git a/Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/elf/crypto64.elf b/Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/elf/crypto64.elf new file mode 100644 index 0000000000000000000000000000000000000000..8a1b9e22b50ff63c8b5b62a7f87a2af03c0257ec GIT binary patch literal 403675 zcmeFa3wTuJx%d67wI&A%$0QI4sWX#A!JyR&Nr)A*Cc$cpwvxnMOZRRj1S=ZtyAj)22CJ+m@(N_*)k9(VN5Nm8JBEl#z@9$nSLqdwy z{eACueb@V457)I=Yu0)W_w&CG&;8ubAx&3b_c_xrRPvvxex?$?0`kt5|M)lXT1xzZ z|7|r_S^S@;ra5WToG)j}2qY3Z_Zxm}IX~ZfB7Rqi(j|4O^W{vrtDT=p#qWW{ujDm=7HuG3t~H+7%# z<#CFOqriX< zc$FD8CZ50V^>S-pwV|@z(Dt#=>yH|N|F034r~(NR9!%Vu@b+ozUHtyV5Isn@D~?bOPi%^${M8@wt|rB)f!Pp#bcxV&#ybN6}j zR3^5h%H*mbPX&2=qyeoANpr3%)@SbCU#X%8u2Ip03sm&bmsIqPY85^FWfdK;0`msb z0`vA~1m+!>5SVu`D=_a+PGH^}(*yGky94t))I5Aj^&p zVxOg~?Oe*fBv`R)b}&|{b_@0_&vk4l@aG7P?{nHkld zUQd5Kzev0DZ*}rP-!%dn0gZr0KqH_L&ual3aI0A!Y&8pm1J;!AV4n(J zR;pT;r>cbmJP%rv!~3o5uoVbYEk9pX&*$6T)3M@arQR9fy;qe7%|Kw!Y(usBEmdq# zk9WWfdXyc_ciGW`iFU+0({3DCuA=+DsiK2JM&p5_Dx&gK_24=yX!<+$1eBU%D^=#n zw&(W7r0hVI;=RGUqt!O_2da*J)wlU{mK~*S!CtHOHEEyno53OKJrIlK2y#B!W^;M% zOM<6X_H0(%y?H8l%2GkEQvKy~)sdx2)tp+n?QtoCHr&)6i*50!^4C60lp*Cv8B&&$ zU&x!s}l?DBe?@|3A=>P_Tz z==Dztdi|F;Wk`9(Z!4p!_xvF3+%gD#KJL<1p?T+s_6m*iZ(Ew0*lU8l`r51hGL$+v?i1Ezdv2wv<}?M=vQR8m<8lS6ZoOYEOHWa|3#VQEttD!0Zu;c= zADKy7t zagTBzXwN%lrv8vUPx21N}yx5MyKSyo{tgIqGJWS>}T5W8egN*G(Mwgq}{mV~R zuFo>m7Hq@r*6~>_Ciuy7;J(@u3b}eF7TbEX+P7I`_OTL`{Zs<4#}oHcEB`&N2b6mZ z8`Ns4o3?UgL0hXixxbb2Uxk*?x0auv+@O@%W@ZgF!?%?ss&yZ<+{N`t(hD8OuotIR z_MOq6#}afT?@78siTA=&`L{hqZAn+guifX_@3yC?n)G!0-8xIvT!$@r;8f*aYps2v zkn4dIb>!>H_3NDz+kSrwx__~uwpNgK0QswU=i7V7slY=|dbdAPuP*uSTCN>xTzJRW z-rv`At>x;U$g`*ak+od)Cs*wC56tfuo~d`f{g9WdLZ!E)ANjUZ-mi59Mz;7R*UGcpLREJrG0AN=Cn^; z#Z|t!Vyyj8x?#4+vqPJjT9S6JI#Hn}mZV*+o}-N=X&0y!$Y4pDp~@u9LE5@@to?4U z;0VoWpHiFC4OdI;Np<9old+m~pW0oajNNIUGN{Akvbff6=G~FoXlHG<{Vr*O#)q*Q zDK8CNB=7Yf#A-gS?C(X%tIQ)A)Nw$4c3y)76Ll{QUH!o<>ez2tVWBxm-&(#2jp>FF`~vhzTPjpa|IE8G_N5ys@;nsg zeFfzWz89xi?EObwAI-V=ms2Z$en!vG_b|35{2tfy*yR2Et{Y=VJ91Riq>rcwSV7CB zCV4!)jUCffG#{)w+$!3!Mg=#4_O?y>zW50@a zy`rMszY#lShC3=w=XLZU-xmgGC&xcCdn%XRvAqt3u~{9IN)el;DNV z_tfCv8LW(yap0@g+3u(;zN$a3m@fU z@cQE?!fU8cJ#Em>r(r|tOjVOVcH86EsEqz=f2*FpmHTbn52=~oz0fFnE0k`3pwK-J zKFrPVM|srlH>{Mf+{ISEgpF2XuWJ!I67#4dhpn`JDeo}$Jsn$|e!|-tJQ?pLckE3qFkW!`%l|^cMWFV_!8lce{<~E$Mdj zefZuzo9C%^q(0A%9Iv-FzlYv*_ZyMUFPV{OgKP7L%TqQVho@E3=<_Knlw(An!}keI zH=^xpQi8qtc4PS}wb`%cmh_J2`(d@EJ1ZsFa}?P^AG;@{1iO*9?gPF^XpIrx}GuPEH1K-Cpo zJ?LI!jaAnDV_!t_KmUvokuo~6%t*%st_(A>WsMc=G~IXlGSsBNMDk61BsXNL+d7Xz zk7Y)hXR4YtR_=l(?ByjqH`%l|(Z-kGQ8g*h*fpf0E;Fzv1zhTFwNTPX+s1*{Z^7V& zBnGycG!la+PseHoteo&5W4exllwfDM5#9J%Bl<7-svLs7Q-=ZH;7`Y_)ZljVV1M?U;Sqcq zN#E_?jPt1Ts4vo)%vTW4S1~eQ`q}xO_?LLTjaEgZO_|FEZc{bgoxaG%XMB+Z%H?1= z4!=ck5?b!~8U6@3c7F_xd;f3XSU3Vl|Addmu`7Y&MsQpUMkBHGD(fsPU%DgSw&F#0 zse|J)&5=&pb+)XJ%Jb!Tp1V^gmb4;EZKk_H+TT`@X#bF^ImlRjBkiA@kfYWLwNSnb z&%TF!6gk@W3FYVwuWB7gQ^m@ZG?_ypVihs(;tqM&s~)3 zNm0d8p6G3@mDgZ*K9-B^aP+sG*h2Sjusi7ZI_XDwmi$+YQLQ4g?^)BsZ=YtI^i}_g zB}z?fe%#yQQSR5ant7KuT6WnuZ1PDfZ$UeDbgOy3^DdotBWd^vG=vzJOL<2qYvi}b z`KC_B<_HZV>(8bB-u&K1rE)WcZt;Bv5`NFIuU2e6USGL6+AtqGd^P?3j>oa>PW&R& z?~6>%o>|h(eMa_)((VIxbnr^z6!`rER$5r-%*9^Qr&q=8lP}W#t*MzY$}bK*oC^)b zwHAI$T3hb6g=!8y#tDWyyS3kS|1fk}U|4UUW`$Pi$eE zN^1~1(1|^KB(yHK6Fb<69qhyo?*C0}&Z0Cm>Emo+?{8u?!u!91yI>=@Y`uJD>BENGZykM6`H$7I-t&x_*rt6)$^DdV*-1zpTrGoLXwVsk0Z^s-tJnT`E#CH%Gdtit@!0n3;^m9R%)5>qMvu&U#f^a{4Y~WuK88Gz5(ox#QD z$8Lj3j4@E?kMz|U6_Hq;v8--yyx-n>G>*$H*s~e5L2&6lil5g|5jm!&UjFzq_>(`g zqk*leI7D9eRAbqnDEm)8R>kgYW7*&?Rnt!S`>piwMfezksjY7Lkzf7fM`FMCTjv$| zD7P~!HMr4A4R-a#+tXcXL?6c|+Kf+BF;TT{#vihetH;FFnY|aaNE<_y>A~(wAL)Ex z5}3D<--DFj3_b(Yr>Mt6Jsp%G7!?+&)(*;%yo31R^d)mbKewZ`N-@4v;fv5y3)^B4 z%WVI-idxv#A}5(4`cRR-`0pv1heJ1%bds(K*&O$ps_DU2cW3#commy6 zx68zCyH8rnY4nl;+h-DFJl5J z!@v*i=6e@qw^vp;{>*?%$xy3|=@$M^Cv=G}s_!79^e3V#O|&nB9DFMj$Tc^`<}5>| zoqlpfLO-zG$$m0V*^z(T7AqCm78{<0eB*yQvOaN?UD*2ar6sp4{%9TZK*#T2h&|hm z|NnuN+uu$(`Hnt)%F(BjC*$@>?8VMI|CSc1AKMfeIYtOEMmSDBkwuXc@xw({{xTVV zg7I94F;mS+#$$}1B+Z-hp0Qnb0rCfiB2VJ4i%cD+Z|ar)2_6L)BW*ROICQ;6`O^MZ zxpyN2=-RUHO;t6KYF~sl?GgX67yqt|KG>V^!z0y3q};8Ry>xZlf9%fjIp24ZwtKoS zD&KaJ$E(sDzfIC#R~b($HbHE}w*OF%wI^i%=8IHodqVd8g=&tB{aP7c`CV$E$v7hE z!#Xq|k1`fW((pibyxfijt0UbDDk7l+_%8|HQPK}4#vIA?-+TP*v5n8ITJ2|Ij_)YG z+dTMQzQI`bQ;chEh%vLj~3&F-(q6U%E41hG29T_&7d$N9>Hx{=NCC<`6W=*l$|GXBS^R z>2tpfA7sq(yHDt|N6!bJa2y|@PcV|XgMsr@@x$4wr1Ps45hXs)gp@MT$1V7e-vPtq z*mT^(u`}bTaqYx}q3wV7cxo3kCdZ`%8)F|iF8!~Jr^c4XabAI5Y(1P-`bqTRW&ECz zet#Ic{Gm8@l3%d<2e4}woQRW@gVV_LKO+6WkA`LOdkNi7j>Eq%-~Vm+yFKdr|0Ula z8~*+|zDJO?a?9QDBzzZ{5u3bbdqGPlvA}wKjV9%4Xxz0nSJHeBJ1so^dohyh?v7(4 zd8E%M=xoc4C~JZIzJ8plDX)x=AOBpUh=r?nI+4X>971HVtWqtMG?(!GzcPN77{raV z(TP7i9B*e*CWpiqO5pk@+Fd(C9eLABn~~2&eQMJ4Bjj^%6mB+Ude+B^rT>s|gz)K) zAI5T|Pi#%<*nh-zY+T2%3|r?I6TeKqCvECW+RQ|3C24=o6FF_JTOS;fc4$vVErcu4&2k+PLW9qNH$*$^M0b^DB#EqfWe zjH6GdpOrrS<^Qf~y69`gc61%3->2{0=}~j&qZf8dUq35ur#g=&Y!!XYu&p{fzVP<+ zxSUA8zwr-t^Z3CS!;>0hWB<`GyU;O!dPW)n*#4jWUmb8JAUt$;k6+8H|Pl4a+ zv-y*hJ&9dN%uDD$1b@0H|Cb-rj-Hwf5BL34_@?M{h?#VOQQ%$o+%EFs z$LwBmn%EC=D>B=Ie>#Y~^x)ryxQm^-RpbXfYDc$P&9wggj1y$6n2fuM&v!IWwMrR6 z&j9|j_;hY$V}KYAeQJyN%wiYCj>!DjNZn7Tjh@?wbw6*^cO~B&hQI&(1AL%fVnSa) zrq=ryE35Efcq;w8{f>KXH+J?x?4!^lb_3h68+@=2_^9~r$MJgyEURc5^&C{n(Ld3T z1L#IQx*>Y#fb{xLxBg;J{*zdX+`;0H>mpLzR{{sC7nC}ulMtlnC zFV7vLJ$r89fxYo|wI{|TBV#7l{Tnjij>k;i9@Rhn0N#7P7AqFKrGFARl0Hi8U++1} zy8Z6qvSj@K72#Ds^BE&zG-Dfw)BKw6_>8;6XRHVFk+RcB-S(nk*;qJAf0oJjuly}- z{m_MPyi084C-IHno)WhqKV&Q~eo7_x8y9?Xzxei=c>bt0&GAE?ER6dhcU(Sfcar_J z*#D#t^5kcR`)ldPyovrg+2@?Azh)xH>8}F|~Uuj%Qx}K#?vp?GtN#ARQ2Yo$S+QutxsLkNmm{#7QZ~{ zYgUf3$B&UFbXBZa`uAj-$q7Ag$3_UxJiRko+Tq_T&=Ml%5So=**1`Q7lqK;J>4UoP z*Zz&~5^I+=(N0;(cb^C#oGJoZX(mLvIKb%q~vFYpQ;$!|H1^bl} zzJ|3P`(JvXYWqu1+-a`Lf7BSeGgo5K^H2Ksu3cqjnJ!~N1$}B@RbatlVqTJekaZID zH@mMRJ|z9EtOxCQJtgR&Z)#HJPzCc^vX-KAC?#mpXWM!9Tz|HjD{F9MPFP|DhBEp) z`0i6ii`W~FQvIO?X2ef?p@|rXj3q9)iuQsXbxo47trP1y%A6zk9$PUvbE`S^^5i_l z*T8wC&d&nFz-4FKhmN7LE^jF)*#pe8k@{)b=50FW*H*aGj9eY!8 zw!M)u#pc{BHY=kdBDx{6^JjD*?K8w=!9eDGx-V0u@;soXWbUl}a%qUVL)1MTEXp!i zt0=Kum$57v&;1uk#u+*IA zNgJXbiQNs_>ak?p`Zj22uN>plT_7~>H6mZ*-pRYgq&4zFU$pZ&zIf3L)!MZeduG8m zVtND25k7yM{)aN{95q+!3P5`;v3^+tA^fdly_|WKdQ8$t9IlHp1q&bLb&&S^(Adp8 zk$*|QpETD^P&G+9CEXWCV9`$fzVWKG1E1A2=yxZqc4AkwIapztEkZ}FWe#n_Ml7p=HLuHR^_NDn@EoIdwU6%p{7 zR8IO!E{XTK?O!q@1Ec0mo<<(lxj(YMiY$eWot}^SZbuf8|8V~B_hgJa;p0#r_DEz8ec2*3`bjsk zAJ~k(+G@DJPx^}g0AA8(N*}ZiJ#~DJp_HlouD$2++y(D)R2#n%3gc`1=)?BP?=_l1## zok_VlhrG(V36a+{r6MceC$@^8fxTKFzQ!SG2Ytdd+tW(M3x<^G%zI-0WZV>=yP|)? z-h6{PJ=2Emezvq_6b2Woku=+778uxIKsy&)jm(Tr|HPYTrH>p(pOP{@mUfL!fAPS` z^npmjIcRw4^yv|}*=7HD4qm?fpCik$Bh}|fbNjmCH1p0OGcT^fQ8^KzEbyjs#Ne5UrBtVDYQlUG@1Jx9H$;j&VRPk?|8B0$^Ilcw>rQYsbv3? z?B_#$u{qLbi;WS?rC*c2d9$<+9p67wblW{QDDsBg?U;>UfUULhmB*c<4G;WvB$k1) z34-^ieAgwgTbCNQU9!gD5aXpTY~MlJ(}nF@%e-9(pL`=aaM*GcHKy5RvcBSQ&*_ph z)(eVmoILio{C=BwKvD-JCLnFAXU&@6_tSI8)7yuK)BE_|j_nZpa07B4z>gj`bAaIv zeyflDce4EK&z61m@6+X{R{p|Sn~E>`l&no%&pr}tXwj0>c63Rq+H!BY9qC!6mdP4L zKl^?{?30o<#n*zr;H=?Q^?^O@S@Z`v*z@Ts`rLTcdJsF@o@MjS=A9k&pN?(uQ)XMb ziUjb_mYimt(L^iKmTg5+ke?7Xoc(OYGETaeG{o^LYTa#TGIjpRrb(Al0fF)*nQ0jb%XE*Ed zTbCJ-A^W-FYjcT>JSFRK|AF?)TH8fq)J?JmS1^%vwV1{AY+-N7 zNo!ho{TMsK9+zbo(9g}lcWWMRws_NhtPP($)C({9wy-HxeMY%d&0=D0lUaM!OrF(} z4*#xPWi?bXPi*tOHeE&6fYsUx7d{rgO8(wln0VWxq?dKI0arytetUWL-ET9`JhjNL z%3qW6%GLA+A3j>ZvWZ1z4-K+^Az8PNeGnh8r^VSzbB?uavL;%}k^NWe$Ee8b+-=I2 zcYoqJK>5w49aZpXka=r~hc;U(ivQNyN`3Dgk8PE7CwVXX6Hf9hIBz_I^YDHl`23Dw zE&CZ{-E-^qvBB3SF+O82!(`^sx4wVRL(iI1`d_=JJowuGyz8OYQtjQZpDsT#4tx#f zz-4bj?-YD((tFk97Pm5npo_6@R`{2cBl41LXL8Swd?OCs|1|mBF7;Eze1jJ{JkKqN ztfn01-}|?kHlL>~xRJRcNni3@M&zfI=Q&4tNjiR%pu=SRTDwXe`7`(zP;PzbYW7>$ zPh%JR<+q=*@+mjIS0aH$hO>t&yzM;MOQ50;Q4ANi7p0@&9?cRQ(>7jw%vB4$E zY>~AD_ks`e3qxJ+-SdzqgS~MwZw!6+G0wVB)t+Ge*gN$qwZD$E>BhKVxk?{mFG@>b ztg89?SUY;*SQXudj5VtiWY3P`o0YO>rKOqlA^aX>_?<2#`BH|YeD>}{3(3<=9v|(g zqrSyU^G}3W!&!SW?a1emS^MPY_qr#lBQK7T=g;j;IY_Kyg}b^7omK-pr>otEX~Uth zDJ|{PBW3$ZTS)zDX-6&XS&g1}`PKt3v86R0>h)7^9rapV1w0E+;`=E39$zp?Whb9S zb}NYcqd$`r^(yL>`miCp2e20gwnn}izrEU_|0>q& z|4(#7WU7t3lQvsL4@^{1TkuV^*`L6bS;%lM&_CMA*POM6oWMx^;;Jk5hn zn#qYYReMw38+iFMiv44eq&*ee>g;L22FRY5 z4#u=`VHz#AQVWO&Mz)$pzhd9B8ll%`ukGFG z^lMV?ATqa!cyY+Xx^VVa2rWsve()h{8&Xy2REMsqVfH_6`6hK0WL#Sk#m@Jb(}uP) z{`He5!tW2P$wks%9Jg|d_H!S!riNdfpjzw5BWbQsxeKPLX)WJ^#ztb7`>niiFW;sz z7S2&Q3x4C!ZuWoqgV-FQW$Ve<)*q1X;Z!@yTxxIt%r}hq{WE_16MlyuzeCnA(`Kjd zK399E(TteTTcTm|}~LSL;ld1%r4haVApD{T1-ONo<+kYtSOT9Ox=`M zNjnFj(TP*e#>T;y&e={KXL!RJH-|U%@J49&q1#CrDP+zr^j@r3@Dm@ycu>aO#%=VG zH6K_xMMCc{Xyb8YpqcL?55j-J<(d&PK!3&(q-iaZt`2_t9XXg5zK1*mq?NtH``O3; z1Nz-ihT1ZfG3iw1Sgr({he;!tETOJ%g27|-Nyk%jGLGN#<&1l2-|>5ltPtt^2Z{K5kCVkoT2oHM zp$FM$`6gJ1KK=@Q+(dQIJ{&#do_GYUUQ#0!<75Oyzo=a7e1Z$yJbm<+&3F7Pf`7Y@% z;Jqo8eECNjXwxBHixMWiFxrt29=WuDMcG*HgBXnW+Cv+GLqhx9mwYDcj3M ze;Kr(`|5+WD+;0S0CNc&>F3rU_XP*tE1dq!zG1IH|130(&NrWY7Yyg?Ctv@$^2OGu z-3t0*m#W6tY}I(+tJHs!3cisMZ`+aq_lkP@wkDN21a7-M_-gnHjrXn!Jz5xx&0!y1 z;}U*Lnzfz_S`OJ)w{+R_Te?r)uy;wiYP{K{8gBu|WPY#AOJLgu>pd+6>2{-!`FUw; z0cqVgsUzZVK$EkV%`6<j3K+=VaK8 z0n!{Jjj|2=*=a*^w#DT1-#@bTD&|s%BMo2=M8+A1Zs>Sa=9;I6=MU7bxVg|?Q9)bU zR7yiT_O3}~IsTLE?;E844Wu71r?gC_t^3JSd9l5s5`1eJAGAZ`YhzTfX_jhyeUUn{ z4Vw&3RdqA$6-`#wkVmN^Nh5u!tZP7~_YB^)ctvwVzEfxIQgx)6?@3?#>^|jJP9NH% zTn!zRyNNN-4%*Lng*~E1a8sp<{xh^~s$`7#QSAYPWP6TTsYU(Bs#6|yZXKf*Cd(3x z{)w{0S30%wIfsA3vl9vaCHdy~9<%Uc;hzEjqWB~?!aLz1a=&MzX|*6zLB^KN z4dj4$>rgX3ywodew?#)i&@1(ad^UbDnuf=cFuEI4G;^Ez9cRiI~+L`J@l}*4!KLj zh~n?1KGxc982B(YCrbO9;Gy85vfFY;<`>>3-wPd`(6KmCcVU1z4(eUA^xN1kt6>n? zD2JZGxP5oV{IV}khmN!#2|8 z@ZW2zh3=WEQPPfum&?bi%%<~+iP0|w$b(N(bT9muye?$6l0IXt$10ld^qDC`OID>< ziwt-@#Cllo_Y(9jAEPp#VP0N%avr{h#E(R8X}i;ok+MeIX+h6b>;u48zK{CW-iEJF zf56!(Rrf;o>dTR9D>YoLvKUvm!Ufo%N^Fpfvz;=bzb$nB3ODpWLET%SzX$rShknT~ zWl5Q<7u#inR!VreX>v43pemns)O#w53ebge#^{xKQ=N7w+97+hACR(W$7J@#G(&^5 z#mgR*+0fB*Dz;%OZSo0TQAZyBrd>k6=t9z-Fiywz7*1Shko}|PSi7+!eMKqpq@sG- z&7S1qI_Nd=fAWz7(b00&UrHMp7ffopTs5|>HkSpE|Hb3Ui*D8CO}%p)?OZ~BVh-?% z@&1{%nMLBCh!0hn;F08O%~z8oUx@aJ+?x1PtPR}2+QCUu{sYLJq?2zIu_pZGY{zyd zZDu)nv#G;Ry$WA&F?9>g27Pa9zON`78z8oNP6E%mF?Qp7=z^n@r($#dIbIk0dd<(w zB9{Och0*ufYoO=w~uw@qyP9JS0# zd!;NXw?pNR$%jAfpB8&)+-3_-*iT=Ys>xxmbo=-~B!sNjeXDK-wtS5EvHnz5Ec9Iu zeSUZqaP&GWe44#LvTvpr%pKXJKY5w*2C&=YVTd2t<2TI~@!!~s*H}xOr}-nWm-1U> zT{Zb+954J4e=ErwWaXznru`x(gUDkaHbrdd@zl25^~g#&yjG0K>l{7Ja`cp#NYOrM z6n;t^=|q$@PViF3SRe9U{H;1$229bLi((< z#zVqW-esQ6(+8_s$QzD{~+Ipe$rN5(vfbV(WGH)lQNEQVeg!%6&F z>Uo!YvY!=yKNnjg`XzcM@#3GeJE+Cu)Zfde2BQgNWC7pmwmt3 z6s{r0vzwVKAl6oO7#ze;+#g$)X}H8@aUrLM2YWUaT$d*0B5pIBF(GBgHGtB7ycgI`x@a~21(>PPOy9@pPMd9*nnTZ|9l*mI|>L>cGGFJn5L!v+R(no+-{=+pJ5QnAi0^l~2YRIZ;qNZz`vC3qcpSN^N~TH9 zkI8v!9r!}xUoj7!u$6IJmy%~UcBQN+?Wt6aUHD^yS&#T!w9%Z)+~hT?vGY+CoKL^J z1bW2AwnGo&)Z(rMsxd^lqH{8~i~GzkI6jQD&se%RKGvG6jmG~N2;aaDx z_*k><3+H%uq2r@oUUwn9%Ij_PoQly`Wra^6BX7W4WFxa3n)mXY55I*DdDj6=&(H_` zp7(VXf@4+!$Hcf6oc#H5ocxq6`IE6;7Z@L+{c96`spyT2O~v1m`7=2S>V5jC0sPSr z^a)ntkBg1%#XgA-!QRXb3R{a`5{~j5NSEjA@cZ)2_(t9z<+(RK?mzvJXUZ><_rK%0 z%~TB`?6uejp--?G-3C8(i!8|Zq)wb#xzoY@3Ci%`r&{3Od|UmBy4wmQ9uaIBWuKGj zrQSBlLtIw!bdYE9-^s(=(^Hbq>-lsr1FSwRDy&x@}`UcpMn5S#;)(?nYs zA30--_DUo8bG}I(?R_fv9MA3DcH@>??8ahe9G+d|!;hDAo$C$aJ_(-+{Slu^e0`BM zKe9%-&R9rvh_ORXh&=0|c`NoUM0u@@ztQJnsi!mRlb6LAn>iu!1jOGFTgmf&Y?YKh z9(uQ!*)40v+q(zhExJ%8Y3omv?{=}4_YmoN$=BY=*rncX6klWjzs%_yIKNBMicb9z zTYNwD^zcs3W=zHh&LyYEnY%uhta^~k(X#5H&ntz8$MZjpY-MAcbHYD_Wvzqw{4!w;#X%lgKP*qvnj3qgQw*^$Tu-mH+)%aeTj!oFQfe$MVjRUCRib$8-BS z<~w%UjdL8?C5A5Y#<$MuVR>V%>Bq{h_!!?rM;_-MBJY066}byhuEdZO_EqZc+&f&R zNj)R=p}h}zTN9Tzzl^Cr#>R->C9#?psYi50=yl|qcW-hs_`I`X{+`6jK%cOmk1p~g}>B7H@L zXIt*JbQRe?Rz+m&IdKg0>cs4S#@f)h51JEZeKb7G3Ezc`sSDMdO;&t8VgP^s^|7q& zy@2s7XUc9$V|^*#?kiKQp{s1%bPH=868)(33!8Gxh525^IpoFOnbNVnZaLh4qv=&d13ZdY!ICZG}N!~CvCkyPD6bDBrn{P zWi>7unXVzxkDN&-zB=_H4?WdZV?F$S_N%_eDK51YUO$zGeSf|(g*s&(GB4arSsvy| z<@d>GY=ig*^$m+xR3>AIXUfeD_v|$rkCH~#Umi)^rLGj@F5ZTCy`Q7b5Op$EU)Xyx zw&i_zy=ituO{*a?w9AC$%Z3A|krLd6SW?%T=TgJ_IJk<$a_Nq|k{?S-z;0 z7wW4h+ozaU`kb2MrtaQc;*>j0r>~|BK|jBV(UgfFE3_>pJ|OFU?uQ;}gFNFe)fmuU z&iN`L%lPnRQm%W8T81C*l!xyh_He$eybDR1061|!NJfc? zUCyWCY>JNMc4QN>@jAZ!_R#8F|GTww-Mx(UWem=oo}V-SM4u#Xl1_Q$Jip9y(`oly zNn0o1NpDl9Q!cW$DXSvVSEwfWi5JvU22sIC6YFaXbWzS;32?`=ua^1Sihsr*7oP=w z+)5dE-e5g7+?UQ;AZ!xjVSG;&zC-ws=8N9P`XxC7`57~-Wv^0E>1UEY;MsE+obhF) zJM%(9SJH0P{T@1@&#_yy+eQaoe}XgEo(kkT_Dk&9Ic%6gK9PZJcpv&*Y>wEJxU5Lr zY+R5-h8;OMHn^5C+pw(6C4KK-Vsk_;2Kd&CO#CZ0p1y}UW_*WCRpT${Z46C3QSv+N zoQE}>qU(2)&xxl}?=1H7-HmN5zC;yETATIub2!&j(uuz!b3>ijq4DTh9pA+sAm=4w z^TdYMHTaqL8Md1uOY**t`s%Q&CU$l4D7(63AT9U-zJ4^;oOzeW6>Oito>7 z5!%G2$r=Z#*8@FbtN!Bj`?-#+$rwkz{Ym;yb6Unm_EUSBzLL>qx`w8$GO}#spcVgg zQ8h9A335(PURbb_Hp{cL>m}^NHfR)^=Y`H>nfK66!Jimrj-)f#!)Kry2C_bQC^l#0 zZ*VAf&X+nP=W5mxVm-o-K85UytST#`eyo~wBYctmv7EcejNe@0kTH=j{NfzZbHy5GIX^B%=$%~= zk@S-GLi!nGbC=gME_g{I&npgAIbrrTZW#Fe+43lH1EIfnzk9CG*u!t;oy-26yWrF# zeF$<(Ur;4>`X=d5*6}RzCjE-YqHmNe_QK;3 zXQ`&j8TA1(xTzE!WSwjXnL}T8ZJTs|)eiWt{9}VY@JaURk;*iuU*CjWhB&t;E=Re@ zWnA{&L-ri`$Jg+Vsxu#b>W!_dnh)-6=;0--J?Wz!)`=~UJl=EYOcSyxYiXN^#lOrs zr1iw+>sPs|H|=!=L;bGcA?Dn-%`a$iGe;ZuLkuTYux-NqRUvGCA!P^BRLh!))`Cq1 zzNq*seZOUl%K8iBw{ib@D@vvA#n9VK{Zd9PJ{0TxYTVbx=em>a8I9ql(hAl_rDkkG zmv#`7*#vfiVedp2&%P-988QzKZLhoF2phu6^eB#-7HhjCrcMc1c< zFJ=$J+{C-{CD-4W@mkr)IB}?0d`sRS?YS7Hg3X}i{H~* z2rcN3`1u3qMQB~c*)bu;#Uavu6C6~E(3%&%i)U>A9C`mwJj?jW;mZso`W1e+&+tWs zPMfu8LZ{SaEdBaf{Z}3Rm*lyE^m82ErG`JvvtsV@sbo1OmlJY+R5y!lci%07?{n=j>z5a``lP|@f~u^W9Z zSx-<{WZ~1U<>Fk~{*47DxHJC&K0;f;t^O5jM)AF8z2WGf_-nE@M)bb$R?iAq-%_bm zi?o;hA5NMz@U3#`*?jA%HX945f6y}eMel^hw~&d@e=sLNTSNHO<@3#-4ne~}qD`Hg zcP8z4oOVbXIyo<6KK4l3bO@e!47*X%xRtA+3k)Q!?hu@=hcdH|l=(KgVPD?B}w8oS<2KH;3jXx&cv(U?!t4i7_Gz(1<+h{UU z8uGzMc;kgPqjfULnrH3JMv|1=ZNq zR}vErR)BHnnzQ4xw6DrfImtOENneMIhz+*+rd(~g$#1dBv@`Jsi95(z9DMi8_E|>6 zU>q;;2#G-?;}Iv(rS?mW$l5n!8?xAQ)0A&5BSsc}f-{DCh)4VkSqN}0p7@L6xA^8T zwxAt8#y^Wx-hy)8F)pcj9$%C>8-exeW7-(Y2_Iyvx|Z`mW!$RRPg&c`-WPe# z`fHQ%EWSZmIq%Tl8lkcLO=H;rXOoMbbwFo;en8G#7|4+L2j|;lun&2H!P$X7%sqH4 zwxN3hI-TK*K2x8{{5Aaz>z3+nORW7m)8F7HCGz#uTaB-gPx`%Axl5lT&u@+>OZ=+# z{?r79@&2=3<_dW)>81WZCek0KACfaQgm%GJ@H`KnL)vkkqtDslo3IU?->huxi1{LQ z^dq9L9q{Sd<(AV|J@a8|FvJ@0O5(8Jr{C;+-E!(`eR zW4d;H_mx&o|8zB-b9hzp3dW3&_I(}UChwRN{EmH+D(Sh8s_IZJ{TXepjxihgZG8VkWP^}W* z6Fz+#e4bri*(mM)KCxR_!`a3@ZN>Rs@*O!^;b!mAHrgY2NM9ZTpYNO8!A8~%2`=IX z$r_LRTx^eHD<(Vg-}ioOPQoAJPYuM+Z;`l)$cxBAFY<~Xzi0Kxd5#hCAaYOxjlxs@ z@DX>3k7tFyo_KdXcRyue1B*Ema-o#9n6g%nilg;(T8(sAbEMt?{j!vEx7Zuzj-Q05 zqucuTwDLCwdg+5|XF?BSwp!LL z*m8d=K8Bk|zWCUKy|yA#V1>?BN$kYwOFLb`yTDG)1iT+V4qII1XKeXn_61Q_RmXvp zU^`f_|L4Ju4>=!@`i0kBHsdPBP3xBWSKM-2;fl4$NgJ`&I%KP>*K#moT}AdSbK8D--d>b*orRV%8#SxNAVjT$HsIqKHP|%k-vpimtmJt zcjn3r&ei32`-e9DepXo0r_mn@?<9|$O8_5gs<@r@nF47qUROzLPL{~>f+^2_|Y*nJu25<6Vr2FvTfF^a9= z%od5kWQO2R3VVs#;m;4q8=~z_duh91K)d^Qz2~$W-Bv~Er^rwBO)L&9wt}*@P2z3Iy?GDwE^hxPhigbXzByhVE9DMBhoX(jGsdyK$!F!UBQno_=65K*#+!CHYhus5_ZUvT17OBG?DqVq z#6&sQrs%~HWvfIw@%xkMMD|DiKJQ(@B)+Fqe4IJ|sDk3-h!5oKcbdf<#3R2$ zAJ+PpRSymDH+z@^92(fr#`%lJP$lm@^i>jlD!Oy{dJ4S$o?JGVzE!mH_ zYKxmVeR_ek<#T&C9#oUo&=#>#UF;KNj(xYZOWIU0)@oTU?P2{3vQTp?IQzz(cy>8$ zl6N8O)?(UNLHm51n_5n6n7<2A(@Wm0iFVXrjY$)<2ADTWrmK|mRY`YoAu)0G+!^e- zvnW&cF}~==Z(H<62JILQz+Ed4VmijTAi^)Dh_5p@x zgQp3W%fU888tmyF5Bu;W=KUspNv%?E`DDz@x~8tX&S%ZFdaG+9e+z|n$-Crl@zY*} z{%&YE3=M~&;V?9$jZ15hz3u!hqoQUoX;b)3xJjEwKjo? z#O~|I`%cKdy0z?aEreD-v|7;38RadnQRlWP>+fELRb2$nnFYx-tCC8Pja3gdSwm*(d3zY@2eW ztUplJCy_ZRgE6s_$4h?r6Mg9u=5=HN-mOUGZx|iF=b<)psxvpDEan@)<^g1A8uBLT zynUZWkLI%n&yLFe;FadomPgFomR^slS(Ii67c~)Qe&w!*gm#H3h0?G|q?7(x=4F~J zH8hjEl;cUaBTZHgdXk&rVU9FF86wm9luy6)Q{`1PADYwqC9U|EpC!%Uc>7(YR__VH zSJvhAD|7Xp1QPWRa8`am zY|G3jg@67G6*-Wqunor00CMPVQb#_|yiJ|pQm=MT{p+fS!1f^nIjJLEzJZL>{`?2j ziG1*u^yzu=w&hR7rXZIh+npy#@s*_R+2GFKDu{|55*sA;4RP(4 zeJz6h6Wpa8UxAlmKUl+^(~N9N{dckMLuB$*bWG7E{8xwnU;Ko8m$~4J;H~=x>nzk-Zv^5)Bl#MMC z{gAdclfIesYi=uW^loCJ-9I27>*}J1xxapbb?f+VYq4|80ZiKFQkmY@W5v=R&2ZJ8 z=we0gGLqDB;psufDtD0H1&&F~QxZ7d&wJS;Zejb+ zV4Sf1-PjJ%Md`zO4<&3lcqe7(zwv!-Al}~izUY)AkK-fVd-_XzHx3Nf)y1A=;hE5| z272?6FNIyUoxRakcs2BjulNY%dH6N}=11|v6wmBYV88X`BTJoftM+bWpL4PeUF>s~ za=%Qui`MYBh`Ec5y-2)C_EuZS*qJsZWK7ngu3=B~LB{02Q>#?n(Ctlij zlQp$vs%1Yt7rJJUzBJtxJxRI(=*gw8&ETEjDr;?y{FSj2`u!<~&fz`V7VSS%ccT5( zPMYC8+ZJs(lP1xYFOWv)>xH&!cozBi7I!P%eyEVKOg(3SRLWUR_;e=mgj!;0gXnH9 za%Lso)l2Mw_aQJ-#92)8=5xkHQ=U39lXt9hl=En}7!r>logW)y&^D1(Dbq_HCqL!N zo&_mGbV&Fi{+l-s+4dMk7h-pI*s0+|e@J_JM<6wfjLUkB=r(2iI$x!<_>}j%<-Nwc z#QAIL`I~=Izw)Rc=i$`I*jfIr?jN{wMq=3U3)SEM_XhU8RvAaW%lNnUN_FH(+9Q7} zH9#A7pbx}noxhhFfc77A&G3AC^G?sa%`-graKDOs6L;rtr@kBFyH}Yl@@@xrc`tM< z=I^K$@b_T*_}j*d`CF<5^X=#Q=Bwux^Y>H>SQp#Jc%B$SNdZ{(5u1`ctkre?t}1?L zjr?8J86JDHSGg!tQFi?AtG-P9y+WBs-Xe{Bzi6g!^Q_A%HeWKg5}MTJU(GZ&_g`ji zetE97xt71P>QzQ?2baO$PL(>`oZlh&c5n{GaNa)h8nnwtev>jQD8r)MO3GPF*)MFa z0I#>eT+&Gz`Tp`;*JiKSD%%K3U4zHsb^JXJh<#dvEiV8sH+FY5W9U?#1xMk_ZRp+z ze)LPcyh&n#XZTS8y{1ENoNn7`yMy@ywI}-co6-*EFV#NR_mVq~IqP)$*gxZ7PHe4@ zH64OSA%BBX!GFPfiSR6ue~Iuck)OXESt9#yBtJ35k^9*WbfWWbLAv_rRZT!<&<|z1)$>U(LMAdEbB8Jm=fXbARD{ALd;- z^jrn+=E1vPIP$TLIEUa+fIJ84lfe=#+c=5?~WAMbVZU{gAKK}pj=udls7k{sQ;g?*=ak_P-jJ@N3v->Ev zP4-r;VO`(ad%nHizjVn7kLlRyXx-An6Re|(FkXv{9&;P`hxwebJBPCY{8w>y3FWBM zv8`gSk6~Yn>9e-xzna^@Twnz@y8;_5<3lgs8L#c-44T#uXB=hY_fBU0pu`&KQ??YO z2O=i)`T2XSl}r663Rs)NT*rwx{lj~mW@pHKiL?PYFbt>7y%%k-ZOH(pH7d z`){m+46wJQ{VM!L+Llk-I;ZpZ2{@Zz4()qS_Gf@WGH!6e&R~_q3vSNqzVkRS2>P-~ zH?O+j(Js#5?PA@_rd4YeI6MS{Xn~5p?o!TNiTGulvr;q;zwiR^Fu1z#V_#P(4MHce zM<<50kr)JPMmKC^Y%j437j5;B)&sv^zYxEYzV5e0{2jXs8Gp=T{|~VPITNIFial4b zs9@Y*PptD%%IM*5x=R^e%ASoM!@kB~%$(BjBsd;}|D3C|U@P-2cbk)2>PO{oA%BxO z`AmNC$;Yi))#L>#TAf;3-z zv83gDi^bm?KeYK*#Vz^B>NQ~e=9OTKEtb3ot#RQLXgBc>4^a0y?0Fq&-T>bntJ0?* z2HzbXZ^mJscc_$%LED#cf&IA*&KJnsVW$+ydDItDZ@IxaS)_fFeNgzI5vfP=rm?nZ ziDC0M`!a~BxJW-P%-?^mlCvwAbI`i@8;G`vN*Ysvrh>+I*& zl4h;vLcU*}QEnJR_wzm-TQWaIMJm|$^txdVHB3^$ne^c@A9)G#vwB}d79$_Yy}w!TX|$b5+HK*L@QD30MaadSVqauGjh9&A@_WpzEZX$y74b9ajv`0P zIqLBgnr z6JlSFo{BlK$fRy2W3Lh`PL@S1dqaRcZfv&HCHqt*uk7#bQ|iHb&v^E3tA&eyyZAZL zBi7w*kng+sF0_cOGOm(+5n<04166_CxJ?RRe_y?Vm?>q;eA%g$KaZd9fZUZLw}Q)! zt5UKG#@dmenK>B_M%ZnUPmyK8i7{5>Nn}yRK91a;v4!&Yl!;$ZZx1|jA)g)CoIBtZ zHfv!D>q-w;F5*3ti@L5YZV_2-Vtld(6G0ys89r#GgqI?F#K*$v-tDE&w zHjm~DG>MF?0gD>pO>!S7x^`;iFP*(hiz#z8WlOp2E3X;(dnR;CtlR{*0xsqp7nrO& zs9$x@dPUp4TxMcSVW( zky~G!+46<|#on8T)!4QDbdLdeh{ zMKTw{eK#plrjnTkL)^(2%GB?3?%H&F+|T>`-sAn_`+dK=s;rw);ia@ z4sGziAG}EVK9#5ISirY&+|Q3xssS(8fPW)_4^QwTWP$n`;KUm8h|bAB z13xRkhV&Ab*Ht39t;=7fv>)YC`7Cic%G(X)XndYx|`bzY#A(7R;lw~n9_VS?n znV!mOtR2~ISQEtFBYZKC(=%6#&fiFM1C5<}dtnyEOV9wWPb#WMEz0velL)?p4Pc1# zm)qH(^F+{|EyFnKK}I4*LZCNdSfm4|K4c>xJ)(QQR)m4F2@7y!v*BM6A~;F3;thDb z!#vN}8suZu6#iyRRb6ybBHI*f~LFIf<&RdVU!8L+UJdGdxWqD|8 ztKJ1IFM}Mdt=*MPw&FajC!LPm8P?2XK;?O?Cr zK1a|A^a551&q#4-l=doyXz)tPV8 zAp_+3g02K7o&EE|dy)k|D;#_;z<=TZJW;<5Xco4qnC4lm8GG5ltuyFb4?Mvi!zi&p zQ$0a5OeaBCqMPUH{BIIF-3EDhV;Dy^^6>v5kIoeENxOiqtj)e%Nl!qA2QubfL@a!5_oG8{MIQ3Ng=_E-w>>wb*FV5wh~KQF(xoY-3-@ z7X!$kY{+EH6WkLScCoH6&ZR((=t7QwpQ9=mMjXdZ2l?nX*-O+8$!Y`CPwQhGv~?ME zdKKy6UNTm#9)9yc>u5HzJBu_-_w^c}unw1y_$>)b$jp`-YCiXiX3XL`Y=Vnx|u z%!IrgEy#L*9`f>GD^a^%MFvqd7(Ys*cggu)qHmg;5RFUrGih9DAB3gOWF+Cdg%A8} zlLlZ9D9p2A9QHr6vERAambqby{?b}0!K8t`MB-^5>=)qt0^%oV)ULxfP3*tQCMlzshFI)UJo#6=1#H8|4~6PkgMi zv$5V@58W#VywDzNCiYshv9?V6tX1e6lhy~ls3*X6~o`tn$+M{CuM+D!W zzz1Rviu+!Uxf&n+P5>T~e(b*?&OXv?P%aU5j{d7@`#F>$-z3uQ!{Ez7=LB;;Hf7Mb zv#~~`kMYW9bFfawsRix1Q$Gm)1JLyZ{{f6yiw{yG8?fnNT-m6f*2D=e`bPDeqAlz} zbd>1SA7^x0@J{XPBQ7}YM^{2_fxb!+_pIY*&?VvbCDwWx&}Z_!p?%zxFxYMwk8q3u z#fV!69MT#Fo!6A$k|94Y;EIuB8hhfb2SdJ&=yy5t+@iTGqfvYcF!}%|`M?wPnP4S4 zLVVG*pfH_=B=~`oY+Hmf)EBJ(iDPOs_e(SF65a{-G&VFQh@Au0 zwh-TN=TYM@d?VY6a6J!rrn!Rz#@1~?ZvJSC==q=O%fL4Ve;nu@Z|D@8rHmSveGKac zq@%h1Ea)-pOS@x_%rG4DF3$ICHEY<(kOyur(S{A1nUX9EPcrBg(qFbMb?CxgvmL`y z(``_3rMhi-N+vktp)?Hoii^6vptE?Wn`E%gkM+he!+y;9A&*I)s*B?Zu+l=`DQ8XJ z4ci*~%+xpH8A)6suXj#aBG{)Q@JQ?QZ_D?K=TrysWup)HU@glJ{~Y}GXBwY#g=z=x zGg;47@T_36_FZHelZ$Z&(lw?rrHpAzy^VJcH~K&i=YvAr8<0GV8!e(|I5#?sp84G9 zaC&lNq9erLWujM!zsp3g7JsMvHiSdCHbS@LVN5XarItK`2~O_lbg&lutH>Oq7!}d` zaL?Bv(AFW0dzucDl{SFMO77V9;DH`02U8!yrcvTIT4QhI+w%Kjd-31)N#^f;O3Fvv z`rq^m24@=e4SOt`sej}b^gq?dm*|_MpRM~?%~4MKr+&`;O+Sey|J|P)_Qw9oXHGQ9 zW6uTpRSr+kqB|Sw<+SHCf>A6Ud51Y+&u}h3VS27hfj>+4rlyQS<(zxA_%CjkbI*r< z^NQnq@NfHdX&JwASTWHf)-q%0UYi=M8&G{U9Jyku6Kg3k^4%`NH%30q2mfS8z>XP+ zIp;w5KLql5!RX)y$6QR)Ej7va?S}0T{d(c2pSFy+iR%_L{`rl-OE!SksW$TV!jI%|$-* z39zv~L+8=@#st8YjQN8m`pCm?S_gR#yI=tJTZ3Se()uc`-RVKs2E(uPBS+nk)^fjK zU9UN2u0~o9_)v@2_FyO2svxE_)4`F4_`u<9;k&|SaHgZPqn!$aIMkh@7Q&t}z&1BYJ#3&BKdMBDVRwg~y3 zDXXE>nPC-Yt{kV7iFK$D#4Q$J{WuBv7)JX?%;F%d@!;-7B}(_bMA+Q68f7qV}j4IJ3CVQIc)8ySomCQ(_^xBwe&d@F^YfU zO5HFCe&-ZFg4)5I^x`&X&x6{aG$ou{zCL^2V z8qTXFpF}>~1)qG8- z`0or`y;u`Ek?uuG7;BTo#+Wi#gVSX+l@`M8^M-wqi25aW?m4+&j*q!ka=1-a1o9-K z%>=YnY0H>)hCV$5*iM2b5@d0IufL2X;)1Jv;B+?B%vX!{#ae(2=A~Fujb;fEZ*e9o za2D(y#)dH^|K5afj=0R(g{-VI&?%{Godq^ZSbso_FspWPS_y1sb}H_%N!Z28qIlyX z*y_FBojJ+|vSBQlSrJTJ9c)KaMNqA^7Q>r?{VdMs+dzIsKP@ zHs57Rao{^*9TH>n8hZ6T)5u^RoctR1WW9&oGng@x)G29~&N4b-o|aOK@4#b0f<|;0 zcwNM>l&1d%pXn|5oQ$!No$R&L59bk{9q1mFgYyWPY;6-7N3w5Hm*8$D+`XHU4IA^v z9i*~piJ-C03_okRQG@vxPG`qVc2{wkRN@De8OQXr80W$>PsVRwK}-1`cSALo*8)BB zfKM8)MBJfDXPeCuwrSzwAv2sosjWhM;VKivIe>l;+QJu$Vhey?1<+L(A2r<^MwJDb zN_RceJOll{;Q=3$YRI~AY{uLg=UfDf8QA&whV=_R_UsdUY%mwlbWFflE2Hm3`!*`@ zy_xAX(4)z&jOvrrWrey@kiQW5Q;cq>fXms~5&?vr9n^%BeF?^uW zMgIYf5`E(Sv+YEiydI31q%KLni8j}RHd9+@^C@U^KiUZc&+9VUzo$=}c_LVn0e{j$ z5zfq$Y~U&_{S7TU^={6aDbvn82z*KF_Ri>Qwk_xdvZc-sF(T1lvQaf#crw$Lai#Cn z#)ek?C7xXRU+`oX^tBRatR!``?kCpLe(>N0^pkWE=Fm#e{r@7<(g$FCAkREGo&7!b z?ZO@5T1t?^S-IU9Gm@)>w{-Y?N%$$qvYDUkM*K5BWiHczei6F$ZpDW|=FR0U*#2`l z9?E=v+;l1tvhp)Wt2hxn*%@^t;mne4rCf9(_&5oAgZTP`G0&Xj!o{Ht7RitcVc=`J zXOQCdB|$Ebzic`DT+YIdVS(=wePk>X{A4WY-d=)_kG43do8%1j?L$i+gZlL}C;Ka+ z-|yjMP;X+mD2oML&OjNGQ8bs+Nniygm|%Z~tz|-ICFuTT`WDerFZrXa9)P>S0Bh9` z86+o`VI+e{HY5N>2L5gYXM*^gmRxiK`b#hqytiAocMR?IrS`N<{E;rkk?<#uPNQ$h zz#qZjgYP)ILGb|_C9=HcJFUFMG8-e#sHY5IKN8f;7!s!#E-{Vvh{U`Z*#+mMK z(oB0WxWR&j{t|Bz%pBNG1P9hj(Y9u>4rCv5eYY0LPtt|w#O*bYW$x$wtWp- z+J^q9X992nd;YkKfz872VmS;ufn@9N?1c63B_|o# zd`|zTT|)5{b3QfS)k|_J5%_A2r<=4cig-4epo2uhDeO(-U-A?qPr`>LGb+DMd{+Kv z{THZy+?|q0V*nXWc~<;Vo?;m$y#IS1(_iwOKpx?{zvmfmIlU-I}9{%~Ik<(USY z5FdEtGpc7>@j*VyXlNRX?YId2pM2bWckK^5E|~Pk#+JOK8)~|>=mzjS=>^gcExI8% znA$>~4;^{t7p~)udCJd&4Tbqi6Zo@DPv~pNYS9l_%@xaPA<6}*HN)bo`xBPdG6lZT z!OqC{L8UpLfx$oJL);_e+utIm5mU4y%@0U-@PPXdKi)fv-`~>Rlz_7ea9RV#xjfiV zfH4s;=b?|y_w33x>p$Ru`WJz`$@m_R{2Oo%M{Gm?=u48wu}L$D(164M3h64QdX zUpPPVldrQV-U*FaWQTuhPnb2MB~MMOJk7Xl=5d0FaEUn9|2qB>T0z^b%T$5}Q*QGc zb8>i5u)lx&2K-s_zp3X6=vhoh|AG%;@K7rM3;jDw=>K2)96Y?GKh!?Sf*jnzYDI10 zy%O-ul=Qcid~?RRso%HH4{p~AemnXNx~6#=;Xl;}auRdVRM5awyvKKj{R3PHw+O{^ zQLTg>T4#`-Xhak7-mcR9#ds$><393BaDrtg>xxJ5a-QDnobv}zyz zULDV)Uc}@u9EyBj;p1}{^*>SlH?#vA3AB^79Ql65=?1Kui0yIl7|8vQTQvUHQ2(#I zUx&TI-{VYZd4u5oMcy99{xH!r$!3a0+L}%g5Bgu~zk>Z!as5B|u$dmkG24Ejhbw^P z_pl4Ij-c*e`+69Axsv?NblW`lu!sKsHSb)UA^QjZvOM$~xGCm=1TU?5g3f0Bio*?b zR|0VI8#!RPfZ%T7A!Xtx^!b@mGq2O!?-}q|2wty*?UDl9T^r*xMX|v`fb}+_d$PTI z61^dBYh8Xt0^cuqE&3gNIM4jMF_;TH5nT$wPedPxoBZRwz7_97_glKO>PK9wZ&zCV zCL6)7RX)@iY|>I^3+)Gw`TKWEL%b7DS2goS*2ur-x1{=h!YIr#YE_=%Fo@THIpTe2 zHL@)vxLysoTH}z`EpOrOXTpDOi>*KsA_V>i`OvwkmUv<-V>Q`uAthJyGA@(WZZ>AWk$Yh~^jki#ihqZVi zo56mDmWfYG{j?8E`#hDvS*vsYC7wr`q!x3C|b!N%S-oi(R@AF&Sx z)^=&Xo$giD!5RhDEgP|BiMhSxj@mr&d=O^}8bje9;Q4@gE5N$>LCg~XV z{_2n|3ONwb9d|-vKd6k2Zy2`<;KW8jU>@cG8pqis@-r0z&p7*2ECAgI7YMU#8Kzhy zzPqzS8u{G`8S7iLr(6jh7Xj~Kz`5?y_G;7)?%d7_LqByD1QsIHQ-=DhsGgQFL!Iul z7oS&!Smzio8h^=GYZ2^_)& zd~yAAu-`*8MD?NlQmRY86&|XAZ$4;%>LdIfLEc>8*9I|d!hj#_r#0FFKk(B)yuD_h zUA<3!=0XR=$VOi4MOd#!9}uT3P#0^GRFCi%oPu^6$!8@8_2wY{4Pv>8%jlqNF8o0V z&xFgv1SiT%`g9QQKj;K>O#X*xD}xPrfPF|)9%x1ge73$n`6r#_AMiu@M0KXogki+@ zQP<<0{Mb+?qq2o>o+B**u{W5RG>2t2>sGdl{tg}@c*J|dEl=^cV^+~PQvm+@c?Y=I zN3w&^%?y5YxKqWD)d_dV%bM=$kMperFOSy01n~3dAS@*wS_~Wtz&FGfNs6Ys9BwxA z#;@b|H<-{a=mhOH`;3!(R0j^IZQ4_#eKg{m0g8;77*0k#x;@tFa*0MO+edq$tz1Ky zEZnHvSP{c+6ylxs4I$$U*;qS>2V7eK*A~#^mLvG@4qgCXZ_&eVL+k;@u%mHKc5^5E zYvLacB%8GXx5ohE=yLeWSZ?VbtvO&o^rr=;(Ob2c#<;Fb<4!%qcInPEZZ~9buQb-F z&>j!%O4>|78`)_0B-%ZRc2A<+Y_xe2ZJtD%322jpHg1BJ_&9@-iF(hX-YnF62KAms zz0?Oj^@ZU5r4PTtFKPEx8Dfv4%q0+m4Qn4Qg525yoPhTO3&0nUsqOLG)f#br7Ur>|1>iMr@D~MSN|DPMg$p@3tA`n zdJl9?`UYpux05`eGhZUq=ZtsaPk}felXe~7L>R9`Hj_p2n|Pr0zl3kZbe5wQEsOsB zEv-@wa1yOHpL3JYDB(;)*dB2vn(y_aICGldi3B=_1ALJzgsydO4_s}`4hQ1{y-d9)Lb3I#t5>5)D(G zK1?UIP>h`|zA?z7fw_IAnlR2A`G62e-l3PavE^Zl;$BbC;;;3tMLs$c>4m)v(eR(;!;y|%Y1(5j z6OU1AdDFKUCLU}oQH*UP3w98-**Z=Zt*!sSmsqC*Uj{kB6g%lL^mHZ8F?zwC)5W~W z%KnOT+o*Q|18)gHqeD)-T{r!*!)T-&9teWwif$R-iFYlu#NLj z)=O-sw@>4Pen=l=CdGRQfKP@q(1PYqRn*4cY;nY3euT5PkRx88e-XY@-S;RBI?)w- z-q4@HV`%Ria{pI2($PNguNQ0#Dp!JX;xpX9J;qQxue#8hUVk$#gu}D{zj64_~iVoIYjlqUI}fZsgOo#d|NN`{@r!#VvL#x({p zhcfBgTUo@U#Mm+{Zd$@O$f=fksxbemM*bw^lhl`pG%oT{IbY=s@8rndQCnlc|EFBg53Y1Mb?8?~W_bbX{#-%`=% zL+I~JJP9|12YyT6sGsDYrT{orgSRT-;|e~heSx^EUc_rGb{f8CjDjB}1KaX4eAWJr z2QJ+;CdR`E8AgnUqre05s7Y|8fI1YArviI;3D7~*SFC$wP#(h9EG}az$s5X2^iO~c zs%?%n{-X{mI|q6r3S&n2k;iX}4GZ~T3Ll?ZI=e{e;V7GfG{W6lst0Gc2;Q4CE_f0z zO2&oY%7s2BIB<_v2I=n?xNDB`MrDCxG`Ne*brAjp#=*_6fkZ654=l z5sxL|yB2+U2DlF)7B7u;CGy~)w-^T6gC&~cK_~Z?{fR5013?S!FGBZ9>PJxCG!gK` zM;nOEogstrl!kpy#Icg~PXLY67|ew3r@juucu`)-7*HOp+x@_G5ol3@Yr^YDyi0Hm znI^{nLEt(KcdSu;l6n~YrZXXUs?BQoMn1(+n5R&_%ZSfQ-%5~1{1NuKDdP%$OLSpd zyFuj)=$HjM?hd*|-1Ia9&~Q)C@9NHsDczY_!La=++c(p11T*GDp)%h!qCRJf4E(MO zzgoN2auf^^Gu%+Z4}PfUFX%om)H4V5q_$^F>rhV<)5c$jeHC5QQG+^k>+`lappF{U zL2E3d7zM*#IKygf$pnV8I3{eu!DUAF^aVPjO4lDREjw{%^6jsRWa>oBGmO@l7 zku%QxE7V?NK+x}%IP@*80t?P7?`uHN{MWXVO<2pyviqmFo%T8SvEtZKPvqj`R+ZSN*_GsO*>B29yTBxz zO2pZrZe07c{a?9huVon3h_5zf)ou8ywqLDPJ)zgzVC)j%r(Oj<$d#ELW6g|t3!i8c zA@-218Nu5G9{gkAzn-YfkFiFaO_DK*IA3VZ$kav{M8rLXjqQteA{rcHs#W=_xu6M8 z$Q)(R)+*(KEjEas9Z@u_3_PR8ft?qAo_~_;J^g`WP9}ZjpX9J?#Ahf4%+b9$?HMzP zeJNzHzNAdP`OWf}=#Tu66fhqqdUgbD{f!=Lai0!&K~aIp=z;SEkinTF@T_52s!c|$ z!1dUl30FWFW896x$T{lrF2@Zs$dAK$#WV-}&ifXrHUjCtquDio!6y&%q(WYY=!+v~ z4V(*K*VMH=qAKC*inzaqp$b@UgKUsNzo?&d2L+waCwnCf{m8>Q>1x0NAHGakJP{8| zwE{5B!M=_NFcknMT}IY1f>#j7GRTd?S)DW){3hL!1Gr@IO~Q}bs8bL9tY$Nrr2h#A zw#bL`6&*v{U@Z^(`Jpn1+5V>K2Rtl%CwLN&r;4MPriXVe{C$E2Jml z&Iesa#nJjYE6@ovV*Ql~e2IOk*Wi`cjfio|yB0^d-h}6VjQxH_C9N8KydPs6fp_9f z@ZaBfGXd-6V&24=M-gJ_i5O>`W!Z6x3z&#^bukVU7ec`BEQlUmo_Lxw*khr-767JX zqA%n%K)qLirwUdx&+`CR1xxT2yyG4U+3*x_NXiinQT;S$46kf5rFtI2e=8kN;&bA0 z;I?Cu+!{4o>Mz3z3^T}!<3pb|_m!m@fj+KcWYV(HU#gq>NOh8ZKu^+f5;-HlTJ*1S zrV!uvH8h$2isu}p6D*(c6vK`6658jH(2Rs9D?zUk9jOEz$%Aasg^rZiCZsE$gTAIi zzxkeDQPu9b zE%M6_PkdJuLO$q#Zb~4lS3zE2{2c8JF2v~~_9VWi+2R=rd(;X3EgXj9=mozrqO)}9 z%}T`6r8GV-KTZdD569CMbcHw_X|R#wAd}sQ&agLwwIPn-AX?KPm>ZiiBz+QLET~Uc zAX{d@=aIhWV*QBvWYYs{XV5*=C)j&Yq!Xw=M3Y>Z9jAN%3)xo$AJ$jVe|}6vgHsHf zYnx^Zoh0rzbW#^;SDcUKU&A<`sO$(l-T=>l#&y0ifkx;X3w|lOjJ%@^_?~E}3QxwM zD2@ksnrT%gtp@L{ar{(_V;M1y>1=@n79McJ2X8Up0Reabe&i-PkQX@TjCEqcTORa9 z4#rK0ejpCJ+CJEvt3j{ep^QWso<)?*L<`vDnZmEb$|98WwvbH~3Y&^}h=Kf?!LShq z4tI&S=(~LAyD;dxeXZn**QlTRt`dEq@u4x1L%C~!wKYBj1Q+mO1iei7aMJyW4_V-$ z;um~86Z5XD7#|eZT^IbH06Veuc;vuV7Gf;8fPV(`Gy@){bHZ%M2XE*s1~QlWf|w?T zWM3u%2BIxpqk;1pYF!-!Z^bDC7>!YeFG&62LEz0Wl2oH6|apB>9YZH->4*PkM@Apgr6}c;~|w z(Sa>8oZ=iHc4Gzc6X;GdR@Ly=*ou6^A&+~(W`?YDqi@8!8<9TiZIhWjz7gEb^eTgW zDCd}`uy;v!`7nqv0=y7yF2Q>Qbc-Ey3mfA?dKPD_vBgB|soXSLvk(Dx!iypB;t8H0 z{|>qjgU;%bZTu^LgmH7WAO@8o*Fl>kXIM{$`o}dGQjdTd{G~xze&5CPCz9K9Z%TB7y3;J>8<-h{kVgAMaY{Adr~s@Vc;i2@y`jr zlJ+S+ZZ+9ScuH_jZDH;7$M{q|ZgMAn0(|dSn9E4=iNyAVu=FF!68`rf&kNiK;)o}~ zZ~)JJux|+tmJXBg6k|j3_UZj5@EL4($WEOWdgS)p0ejjhhG5eN4HAu%quy}b8AIh0 z+k!SwKBC?4@kHZIaF?M>>oKpy_{n0-i~h}+Z$O#Hm`hVTx*dPwO8|M?8ehkePeQZn zk(Xd(fDfYk3eY`f-tN@LbU7x|UWv(k3VRN=WlS}A`~`mNqF)4K8tQq@>1jCfb<+3oM|48vQ-kcWIv#bYSrp8(rUAM+_1M}l)z z;m>|?K8K3?b)hlzN56`Jf66-@YbQ?`7uerAwYr!?yl&wEUpyuBD1r>i!8mb1k267! z5s*Qx#}j@dV%w1Xvs(9~3bx2}WyZ7{=!eFo2{Ex@hl(=3z6iKbU}d*a>_iTV7(jf8#LG zxwtn~02^Hg{7t@Av{vN{JKYF$EJXY(Jg*L1O6abE)cr8p+0rkp8Gj#+;kWj z|Mi$Ja%de3>sdbMtzGq@SG`e=^lG)t8aME~BM0RK?c%lcFu#eX{Z?+62i2P(j%lcF z*m^&#pru~8DyRt=#K8hA5%8BW`083_hjkU(^N3FhSRgkt2%f%xhxkREp4tS1;&bUD$6CuuE{p z!4P&(DcPj@ut~#VkCHtjUV~|6lhWQ*73TN4sK<-u1s4z}7I%`gu7}`*ZBz;wi#a+g ztrqW+c@-mBdu&)#rU#qIwkK>N*oqvC1G|J@MzGm`wJYNaBi#%buF`(MXRB;iM)f5E zF474iz{dZ|Kj{UyD4rY-YeSNCA>hx94cnBDKI@>rZD`#EeYMAW3H2vJ6zK-J=tzC0 zy8i-fv~O#NHmGhP>ZP{q0D}na=?)xoqIElYU*k^`u8G!)v5!c!R)sofjpPaFpX@#H zZ;UtD%1?o-{b-K`JlPu*#32q|Tm{l4_~1zJfqA9@Xmb^CvLCSNVQ!fXyo|uSvKw$C z3ti9#esya=du*1mt7n5wpfdUfy7MQWUZye_bS*y99H-k(P8?fQ_swwlqsbc@U>?K8 zJZ1)WHtc6@lM0giuJ(T(lyo93PG*7vJG91iLn&lYF zkk%M}^ciJoe(8Cg>8}LbCqzcVzTrC3yq)H=G?wxo`nl#p&sk#}$>zrS^tc?@@m0`u zpk44BlSX}_b+{~(gb>FFMIOT_~VOrMcF5rC?_6~^O33rL1 zVt#XkYz%yYwSydtqx^@yt^~(3;H;vBwwmGK{(ysQDtqkhP(6fSvSsV>B>v#E@JB4( zA=?lKwntZq@5)vhnn^jgx|nOCzIZSb%*uV-_b5Hat)=v`h?j%UtB z8PKaXZ=haR9_k{Q)YKFjdZb{_B8(@)Vqh`jpNoHa{I|nD5C44p3-J%yWz6xf!~1;< zn0E8|PD!~Ux3?-RmugYsg0ae67oTrU?d-tIYHW3vprQ(A6NjEIrrzxW#+j&2>(JFS zz<7SVQ@KfpX(#Y~{*Uh(0b}s}6uz6`JMOUyypBAyZ)rTAaU!_e@hY6!<6l$2cj5^u zoEX&0%x+R@)Y=Iw7G5mOn;m4E56E-s1RslY^myQp7 zkgU+9d@X4bvd-M{^#{pv3Zv*Bx*4WG+w_*7*hjxqh` z9{4ah_rNEg+yjmNxd*;1%sn94Q~U3f`6nRk-P}gIS@Ap~cPtE*e zy208*PnJA*c&#@7@*@wowMYLkqx6Fm15yk~F(Ac&6a!KWNHHMAfD{8#3`j8`#eft8 zQVjfGi-C>Z!dRyL)^1VTJR-gD!a8sF(%zXPavt*BA7B5YUUZ?u|Fs>H0xrdX6a!KW zNHHMAfD{8#3`j8`#eft8QVd8jAjN$fe+k6l`_P-**6hr33DZ5w8=CXUZ6)_5%w^rIr_4=Dzu z7?5H>iUBDGq!^H5K#Bn=2Ba8}VnB)kDF&n%_&*i{uP*st8Fr@HZN$CHp}i7Vm3HIw zwog|GJM2{Y>D>UE#^?zXT`fo31&GpPZ(9^QE*`QyZB5VM*;U1>bcTxV)#~|$`q>Y3 zJZCz!%}%R%_7l%JPW@1n=XH-gCTit2XS?fV4;Ib$TDas!zR@E)WyMXm7Z2x_yyp5B z&W)*V7c>0fGwnnF$09}wm=pt23`j8`#eft8QVd8jAjNCgA5 zYwe6Wr#xQMlQ*VXZHCb@{Z12#tzY@;TpFCU^GRpTtq=0$%mjb+8Za&Cecv0yG!-;H zgwFr)RBcrHgEVf%ypW(6r`@JiAt~{@i%L2~HQXwBpx5mZXWk)=)ZKkuM)x-Aqj z>4w0Hp_Oj}i>@DA+uddKM75A|7q8-xN-Df+9hvPmdr~|PbQmD2GT>C^X>M_BZ_NqP znxo_wzIE_okA3})@fJVaZT8T9c+Ugd>=unZaPRAmH(oJ{yZR>abF&%~C%dj45@WD- zI@d6!umJHCrGHWkNHHMAfD{8#3`j8`#eft8QVd8jAjNYUP-*{c!+kX8~`=NUE9Ov>UW$j!dj>qIbZr^b4bJPA++=Y>+ zmpsco@32;F?y94TT^Ap_omlYHA#H7!&r7Q;|D1Gr`wX|Jb3vc2<}twwx>>s4dNb5R z@$=e2pI%H~e9qBB(`EV08Ra*!(|o53J6=C=V2b>pL-bMFM2O83125VXP2ktA``N<`_WM?OxQCb1|)^=iUBDGq!^H5K#Bn=2Ba8}Vt_E<+vQ#V zKm2arTNU^1$CP7faSb#@zaa*C;Tr-6fao8EB`>V7`Lu>AfvzQbxplp5G4 z@lV&r+(u=Rk|FyopotOWRhFU*Wllx6_vlbUcy1BTwbltfD=NqhIZdH|?dXvT;?~wy~p?`dT(6Ss(W8 zH0r<$lkdUbmvwsPUK@CQy1o0#0FRJ^)4p_FDqPlik@lsfcelJ2n)u#KJ7%tFGh^dn z|F_4Ynyx0>sif;ZQ_p_zs%yQY>n1;gR_43%dMJD z6jLHiE?#^gM>oZLs zjD}eE8Flydph#u+b;@gFV*9`7HYF|Y%A+N-p6jyTd{bU)A6ss4b^iyQ5H2Uhb!7R{ zU1JWOZhL9uhEH!Q{Or4Zzn)e*Ze^44l94ZrQqqoF%)O_R=+foRW)+Lcfpabl7&bli zY;eHvK}vgLLsA|L7j9Xaw)w=>lF7J_&nCf6bE!uBg0ZXKmR>QxH@k7&+^oZk1JmBk z^4xww@m2D0kGsX;+1(-z-%1Zpu};}$ow?z`qW-4i8+-Zxx$Um`V&SKmavyJ&E$^Ht zvTalgADeh?L}X;C`m?I~FuRY*xpk*|$IN(}+P7`nc=w8J<;h1Q*Ke$@U%klj9xHsw zW;08zBMuv%JhirJ?5sL8vR%(U`$y-$oVw?5U_t!k z#YT$0w*;M+Y<2BvI#t!sT=P$cF0MzAJ?zm zrsQs~tb;Fg%D3K`dTY<7Go6<#sM7dyb6kXrMW2kvng(kh7cV*4wP|1{j}XCLpIdLo z&F`lEV2Shh*~h)&RIVmZd%9fMVOl6RA|T2y-DAS7!x74Tmie|%cxhNY^1RRJ7n&=R zBX{()zJIEEKlAjNTA) zeg2tf`IqBrYB=k&++KfG`1JU_Peqh6Qi zj~}n&o^wRM-IUa7FYBT+X#ruS;g`plx-7eT^3m8iTXs39)OBtcq#0g!IH=2}4QG5l zfAbnBiVjepA^7Nc|Nf&Ug_F*;HFj0}c4jOeU4`_z%l#D|xvqKq=+nWA+ROG8ZE4!A zF>(6lvtPF^y|U|5c=WW+J9O5l$5@TrVD)W6=kr6|G!(5S_nbK?{F8a{ch(E*D_$jX zOuc2DcPaaRt^c1ZuI1a-SI!*bvFc3v;ES_6tb2GP_U6@154C%}EeH<#Fm~n9&br$} z5*8KynL4taSFsDO?0e_HLCeOj7KNfC?)8)2I~JH_yV^~yPjuL%Son2-Tbudi z(-hA1dZsjcEwT92ad*S2%b#ZF1-`KD*tgrfu?9;n3@UohvGrUsU(*{PFs<72$%03|r0@p>=G(=vUk8 zPapkj_ej4NoS|{-QAuk~^>fI+rD9gqK6+@Mv;8wapPAcnPL`iA>gFhS?QY&LdOf_| zX23xo^(Y@(vvlkEJqwc))HX#-J{sgx7{z&+_w>|c&w*ZYOiGUX(;5Dy zefBwTT-opDal;{>&Z_ztjaTY;e2hiG`>a0?8S5=nLa#Gw@WUDe}2`_ zuuhF@Wd^>pFB&ra!mjTPZzgsgdE{)T!T}AVcE(Qc$S)bY^Yr*p?#6{j9-gf&4}I?{ z^LbL;!_o6)Hgh+`-Lsjs@SNV2(OvIm+P+NHO7tIcr+UTmj>`iooJyV_-D2HFS@6f= z)5RShpRv-j-D?`l%3o&{q3BR`xX+t8HpT~s@0_r5#oovW&!Gq9T%7Fd(@&3BGVj%kZ0y7uX;W07%r$fj>gqxC!NiQJt0Dfw1u z@ukpf@pCqMsIB?x#QyB2=$&G|nD@w8rC-(P(XyKzuUuL*Eo}Tg1)aBF@(=e2YCKu8 zYSM^BV|NX_k{h)1dbvu#o!dLN)bw8-nY@J-HF!aE~b9m+|6^0`|EA<889Z(_uToK?QS=$ z_={!sC(b(+J^b?tx#v&Uc?=R|S0B^p>1M0FrIh)&$|TMpkX4efG|a8{)yd;uX-)0P z>(lFL%Dc!}uWVnPH0qg~yr4|$;hnWdlz8?VIy@}5?9;i|n?IH;b?Ks%Xy1NOzE1t^ z(;gMm3-U^Yo7o%XzeY~8+H{V8IrrkYQ}^OF8t8q95Z*Z5y>FtbhH0w&TsyT1wWow3 z?^(;ano;LYy|lD=yTiEpVb~+^Q_OcolniOR)w!LnQXc_>WJdb?8gJ9*7MeE zUf#~wd*=GeyUtzqmF?>`^QA$6$C7^ccb>M}+QHIcSI^HeG0H|C59#}@zvlPCOjJBd zCwklPjN5O+eS$xn?=?@oI;86P>2#rLVx>zt>q<#f!`zeg17b()+t|l&5Xa7G`{^ai z_ImLboY63_cy@QyCd2esJ68`r`jPKBVc=i0FD;he@KkQ=(ys4w-b9>^Hc{e7& ze)069otFoPoyzJQxcN-)E-K4eFPO_q1TUU7?P_~kBYj6^g4N2B&pM?e2Nsq-o0g=# zd_vIYw3}Z;HwVutAN@YP>Zzad`DuTy8M3?V-oB5aqt=Z)xG}=(xz*%;->v>Q5#c2N zIlJTM+$(w8E*yRm#^d%a8Cw=6W4u){ zaP->4RnrC*&n%z%*Vb|Cx_9?E!n^ylt!LL)`(B-1fA4mOC&9Kiw;1^k8KZmrxxL)-KF+N@+B9_@8Hu>Q&EWm8Uj`8XM} zhQEzxVyZXf=B|_fJikXlWJs+#*=30}W?@uV&@=O}2*^}R4VSJ5G) zufd?6^_2|d{n~qayBBoI zQGaeOdwSx1r?rl!HJ%?=6H=lO@uw?4hN0Vg| zUfwC|^=yKEoPl2b$D95``fa%M;9L8ot|RW{UD=Q zu4;0^hMf!8@#>qM%7%7qPW-$!hp(6{HMaKdlF_?g--t(N^~aswsPS&-y6~l%>~A-F z=ms<$8QwEEQ)PV6qkb77jR%*$80)_<+DWCnPw^&yZkxgTN-gF)R%Mk}-hFQ3*^v`3 zH$QY~#p*8WYi>P%aN+yCv~#KVPOg(rSL7Yi_$uGO(XwE7;qA4|>s{T8?m6rlw9x#o z2gSSBnL7zqe&f#c_3ggpenUgR!nH>yJW>kYl6H5ho7v~~OV_e_F6XfDI+(=!E>>uB z`rEckJFTugel%`$cFk6{|Fj#^mzZZCd>+#O==qEZs$V9)-Y}|3^uhVq!aYTAgDjWj zKe-%a@<+kzkCU%m>dzigT9d7(?U;Oi$jCTrYrDVmbMbh&7b+?h@rkG@jvzD@ISl=3ArR?s=&9k;#98c$8J z3=S>+bo}gERrgm8lTPYgGJeA;?x>k{_>p3dV>ivZ$h3)luy|w22hF5y3k0U?-v&jl zHvDMmHsR*-oZ*uW0coAH3vZ@=YT?y2rFV-E>ciCR}LD6si;LoFb zm>wHHyuDfc@B>`k!5@l3<43qI4I8#GZcpKa>^0xCKEBD_>APRnvOeVF{79L^qCQ$% z-FnxJSUu`oA4eX)mvF$Ahpyj_du;gjS~D|wM29h=FCXT-%*cKC?KH&Hs{yQRQ&l<_~99cUtZ8eCGu_)sk7a&yGALe>U}-(~Kj* z8UZz`HRdUX=bxl}OBs4vaoER^$6}9f3{tRvzC3Vw#86X=XQ#xaCf_a2elgGd>OP1%3DU#njh12wxoLx3=kH;mO?yGOy z{XEP!{>Cfe`~miNR>+Ur`d2isyYlWKvh0t`h0|ks;j_{n-%sw*SaPFhoA@Qqud7wO z+;BsFs?qZDuyFNfg$LK{8j=;>&ftddTfWMA=XWkyX2u(De>w5LLQSW7(!_zMhZM z1eHTOl?-zH)->btt{(3as+;C^?r)UmbmQqubA1IK-%5K#fyc#w{SS}6*$}8xb1vZX zo->HyN>Qt&4S^IKiG_rQQ+kbhvP1YF?Ksoi_Wv7dhE!<}cWqcW8;j>D_fnMw|AlsLnJtzIMrY`>UbD)edsCtoJTE z*oDXT)Y!84$|2+9?vWoKMh;MjsQ2?R@QJ-T+U@!|m7}BXc=XU(F_Wdt2>)_xg9dxI+HWdX4kl7A*07wWqd^X^fhqX8Dn$ zv$sW--S>Tvo>y|x;0mWQZm55IWw*uwE9;+lE*f0u!8JZU)G2pZ-Jt1JZWDFfi{6hY ziFJ4Jb2lA%Ior)7@6oxgl_QQ{zdQDke!{+?YI`PM9lowdba#KB*eTZaon$OaOjhs* zjZxX?Ad~XQ+A`$*%QB<0kF-7R6h)*u2YzqAc)vp5`@YVcTCIb-?M>$7DejD#|7P5= zPr)4&BWAw4>TL7TD1ZMD+l5Z;?2j=?iCPoR&F?*@?`uoVK!02Jr;lHC4$zm&?OYcT zJadt9^{AcKP9Aw(zkh?=dDp!Us`L&VKBvQ5Iy-hnzHG-UFEZvYyv=(m`c;f;;mU#|8T| zJ(PRBJRry0N%Kp@3WwY!%EgbXPhZg8aiL>Cr1b(J+i6A3h8^+`^V)F*qrZ+N#*FoQ)TXepoTg8}t`Q~M{x!OV79c!F?PAqnD&{r)PKhD=P zG~Vdb9&l^P&bz#ZbRYu1v|Frz_DB$>paodg`%1Zv|aMzGu za+|q!Zounrt4}<6A}`pt>2t`8d$DB&hc_QN_4rT6_o;q$DqUTd$ZOOuSulLmjlJCl zH0<0M;O)Li*!Zz9JvRI94c$8pnTb}nENf1VNt|+j-{ggHcfw^e%l$XM{gATwdf}p} z8ZPUM-gwtFOnGp9NaWS8>8^e~E?Nw_(DXf^%eynKxigBsr`T*ccc;Mp?orp_Uhmjf zLNt@yhbj+^5MA1uY$S46p*#A?kQq@?k)H9#RSpQ4!z0f>yVC)A&?Pu_%c^3{Sas(MTH1X(+?E~d*LLRw2gXr%!Mu#?J^#9YCq)0n zAlCt%4*pT|;Lz7KULP-5JiZ>1ai*qo`)5{Xm(Q_KXU0xi-YAQRp+oncPh2h zEBDTinx%TnuTtTu+gi6V4RYzrAE%i+?;qLM+p0~vo(}e{q+55BjW4UFFBQ$c{oaU^baQR5Hjj5^ z6$YIDI{ZV?$oXf>`bHbhdwglI>hdDJLSv`cjCf7Qk_ z2Hj`m*B$M%YEkFAo3ui^W$4*deAp~FQ71F3_kkNOO4Iu+dUC1F&8>2WUIc~&A21oP z@cPH4+Se6lKAkgX*Z7FUMFTySzdXC++R)AlY0;(~5(o51pCngx$$s*V0pG0ri>+TM zemmeH6U|>RwvCslPXEZ!wOZOvvv-eKHK+gm(1ISE@vot5HoC5yB)gzd}epY33hqPUBo|e7n8QNPF>(tWhe1%DQMQi+Wf(>1kc#!cSL| zjx;WaTILsZ@5rJuMbmqUHC^wo(AccSJ~3fYP3^H~O{+JKc{*}o#E{6)_Elk1#=gv& z{m6JhkBi27_Wmoc9klMNB=j6T(A`*V-WQGBOED8PV|-IjbzW&H^D6v>@0-)huKW6( zS*$;q6PRvQd&6T?O3s|^t3RGj>-(zCtt8~(-OE19UJ8~j{oKaZJ}tzsYRbiZYL8y3 zIIB+@UtfIn{Gp?JdCL9|)jRur?6m9YvCZqEZ;hDhnpnC?^RdA+9pS2`AdiAWrl!uh zFJ9G)F6-7zb+L)rqOag~tw-3=hD$crEd=jv^Ut_8S(!Xq*ilaL%N^bm{kp-WCZ|@6 zFTDR=HujX_)1HY6j^^>s?fma%=xgh%h{m>OcMD#zP_26w_wDh}{&Kqw+kKCnc>MPJ zK&^vSp8p?vZvs!%*8h+1a~vFFLNYr=q0CbXk(nr=QqeIF88bzxs8rHG$Pm&bjg$r{ zq7b$E;N*8d&F)G()tUR{Ko)yucTCi{c8%1J_rpbVdP;m)ldiL)^m~oU z$}A_WyPIH0oMO0TMPEF0xaG!d$*l7F@h1{)@=AW5SN{BH0#ohs@QHf%ZI}7^W)}7w zx4L|Je6E><<(Rj0-9Qi5nG0I>ob&qh>|qDvy>sTdGh)h(YbKOWskt#XWmKT3dy?h$ z&AZMBs8!fHyL1R_ydn~0`C866gw?sAyhS^6X0s zJ_Y{VAS5$q@y_vYFZ#FAB^ncq7Cvv?GEILsQ9o*WW&DQg6MMc7xu4csJ>~xJ1nuJ! zj(B7akv}25t2B7$4!zz>-qY63TD|$xS@q1Av#W$2N1L9%#HTFl>7nm5*CHlpsKLp^ zcb*HU`AVJZo)YwB^S#n9w}X>eB6gpjd{>-R8TVSLf#p1Ym6Mq{Q%&KN+vJNMM=L8a z+$O&XFm)3-I~JSITIY-zh20Dt~q1 zuyeQcQ>D+uX@1(ccPB~(hPGuanLp=i+s+B+u4QeTtuC&}-gJ4(fd^g>hVZqw4ll2H z)zq2qY^ZZ9cZQhrjq}eh#D$%Ux~RN)`wxo`Nu|zwnMlqJo{U0BkK)n~h6eEBUzzARjFaj6>i~vReBY+XW2w(&-0vLh+I|xksvVZjbgWeg5 zHg7G{c4nsNOW9S{?=4_2Tf6J6ZmwkJ|DBfNmS6-h0vG{|07d{KfDyn5U<5D%7y*m` zM&Q2}fj7Bd{q)v+*qQNV){mX7yCk&?<$v5M5xeP7IqQdt#nYn?!mZ|IrF}Vcnr60S zq0G{|fd`G}&7WLlzpr?ji~vReBY+XW2w(&-0vLh+ z90a^-=M2yJCT8>XR^WM$RV$3w$2~PWJ7<#nxdVA8Rpv9ND%Etaf3xu7`gN}&ns?6W zdFZf*v0Qk)REPAfsHmJFh5LO1?C33wzOk1bXZpmfUZ(x=g-2S;m#znCBJT zWAsBB@Ai!8yQ@Q`BaW-t5&px<&7TP;Mz&q3zGs!h`p-cMXNnQP2w(&-0vG{|07d{K zfDyn5U<5D%7=iy>1eSU@=06^4bhEmwyx2miX~eoK&U;oyq$j!7y<<6SY3FgKpAR}A z_o33Ot?J|CpwIV9Z=aGHKE%6Bc8{#8k7B7zd&qUuIXt7nL_R8y>nWb;x%y@O(bS#S zoN^!V9MBLDTcWsjWLo{FxjWuR2+kYfEFXFEPNe>%h1TDK_mvzA__lUNUCf59V^tYD zkH;j3pGy(^Ru?A8qrd2uit3Ehese^+$G*&WlU?#@zT)!E?UJ?~P5BD>H#(j^u-$AL z#58HD%~(0d_EOa4@u%wSx`!Q)I})pZL?o_WP{bm@TQEiC(7Zdf3yo_QE^RoXDZFTI z#r@;&G`?%Ed|pLFelRg#5`V~(KlMMi=Wym20gM1f03(1AzzARjFaj6>i~vReBY+Y3 zpCiydyFGBMirUtF4$MaVX)4=pDGtBoFD}=1+fS}XO@PKYbI9PJ?!JwA}WE)c|gSHS-yT=&s%q2jEi~icV@WmBv9^0gM1f03(1AzzARjFaj6>jKF^~0!Jsl z9lh#)$8?GO^tVsX-U?7L`BG;VBNygnDDy$&vCPY;U1wIg=geyd8M@*yDi0g)S*iB0kM5 z5WLVd_U@z5l#u5g5ot5jN6C&~B%hnDaCO$mkMAAyO_Edt@|)8Zb~kivR9sX#qqV9w z#`E%wnrDPT?nc`b#lHO?>SwPjxp{L%pZBwr;3o|e#U|eO4+vjmR6KEK>iR%8jiJt6 z#mjR0R?`kGQ|mglq2)}hmqg0&rZHC;KDV|liE$N|940bE{tf;0%$L<4_78Pv{_u79 ztu0;8@{9cLnABXT)m(VCs3PUu^Cd0H4kmpOBO0^kuH^;)4~rV>wk_eM%3BJ)x%hgx zK1^^KV`+9r$NTOw6X)4ORR!8_yJh(;zUe0592im5nts^8kND8|>0wlx@YSokErMO8 zYbI)jY8Wc)OQoM-_k>l7trEFZ&)2$n>CH&?^xJNIrhN0ZFPL_qDr5JQozZrAY9l9i zJ@7g4_MUZu!sMrWg%f(Byl4TclTu9H@5vXK|IK)QlhG`{Zl2M_ULx}g3*H>-nQ^5r z{#mhWYh6SRQ ze7s;A>G2>WU+aNA@?R$*;@)z;pkla8XL><2h-TOH9sezEtjz7NK};gYL<8 z-gDD(KF`@W+qd>CefOzkno;nB9Z#b|y-rFmAImq#cxCh6qeEjlE1V8E#ksY;biGp8 zX1+vW;_NSWFHRnHEPa-|BWTN-H*&_#2jba1_oa4T44L1@|{iluF@0as!PqCV76VUg* zRjxfx@pk<31qoX(*qxYn*yXe7s*=#jYm;yDYwu}tn~-&~%gVWB-eO{l-l8|MM(L|n z1rt^txwdDP>5M58rgx;W$E(!-Q1KmkGd(F{(=~eRfAZRebH@l^1TX>^0gM1f03(1A zzzARj{y7AM)6DA^U+)Ss5;aM1s~@pshg;}(w@A^_eY02SottgCb0;Bv!_wpEGrh*e zTf0@Hij1Xi)XeCvlM+#qvU-?py+?a!^@KF>diM|M1-bNT8=94vy*nJD3)ESia>g2M zo5DiIc^H_BZM(Ca=i-^J&2QOiiVr?$eCexundv&a>E6{InZ;*Uo$@^BS~~RWI$hD` z;es1>Wt?8~aLh#|TfUep9~(W#iUqvh@O=8}g%c-PC3gC4KV<0UJb!X(>+_9@9xFel zEaESiCnK&jJkmZ!o!4_{2=Apy*KKni3WQHwbFaAPkk{FZlSkUFlARzKztyr$;Fjr$ ziT?La>#??ub-q!kGkuf!TfIrSCcP3zV@FWY(=`x69Xd-R5&y zclm4R3k{8g*;fsxUNtCHX_sSdFCRH&%cZE$=d<#|euS@6Sy(^*o14Kc=hf{aZyFpp zxcDS z4!%i#E7&FQSbV~^T{rGoTC5UT{ORC4yK|qS(qof{_OK3ZxiQCWx$(+j3rO@sZ~#PF8RM-rru|n`LfES!cDkTSU@V~@$IBT zVaw~+L~RxI*wz~KVC&{lJ@a48RsGTW@qYF96K58vS1fcqP%azM?a6;!{iOR`R!z@* zvnf7y(`Rf>9msDE$D3j^2=glQ`y~J;S3wt;0sB*MGG@AM4BsI4EqsNh z^3B&P8q^#m#!t>LseJFFo~OPq)I_|%tLj1Rw#z4mu&eG*;@cM!Wsnn@n7wE1@Yd>3r-Y8qr>n~rgy1PbA=FFaAkyzCbYSaCx7m4 zv^yi_n0@dM-4_?_PkkuRo!YFTv{*1|h+k**v}`@^Wpj?`Jlj4)dX2xP!KQ;+=0zc& z(kjD`z7IS7$)K05BKL9=<7~6$t0N!3Z>guvp`8;|Pqi{<=ceE58#ngIi$n4=jbdHj zj#2B9nWVgY+|*%ZN0UeEWz0-XoYj-ARd7G;NuB4TzULElFM6t0ZY!CWr&)fiV6Cdz z`OyVq;u{;6X`G*5lx!_@Q2Ukmr|1>>FLZh}u5~}3wDI8Q(Yp&{CRjFQHu^WoYAT6{ zwBK_(y?>+A(;(#@yU!DqD)!r|onWmz+5W6d>gn;+)x#6+KUjLyGLFAtoKJEW{b-}v zimZohGqccl@v=D!Ohj}wuI}96yXk91sf_#i?ZQI?&K|O>IKJ=5R>|}CindujEaEw{ z<=bY_qQ-@9;|kTa<6ROC6`xlirp9U;RK00PR(VpbA2#ouYNlnvS)ZaN-6QiCbXOZ> zD5_-6ynX&_`{XZIdEYInpGqt%%e!-l_ThY-r;k*FpQB+()Qw4zYsFukD0|%S{KAm$ zUwbEtzUlmMxP-0JK@W<|-K3-*s8??mX*zOWW~}hnx5s>joy#36AL_Z~*lvr1@9bjq zJPuV|SumHk{cEIPR;6CxmR-!OSHj;JHFCzfZ-!nSJ3GKoMvI#<*Df(o5LqVrYMQp}k*dVCCFwM~t}}<#S`Syhs}48qeI>#7b&iTul;O3kR!Pg2 z(^D5k*KCb1GZC_Tq-X2XVA>`nv8wuXZOY@%Qx7g&DEXtBuVil8DL$v&MyJ@~MrrFN z6gPU>_gMLqyl{HfIdYNFlHHA8Kdy<`Kg#Odh0}hCizAr}cdXgf>maiFtHa#Lk4Z~{ zE>_o1WXs3zJo`yu&G=igKScLD*|U9K#iMy|FF)d)-n44XzSo;?KXy3te&q6`27cy) zS*DfzYM(dWi*|NbH*1=%9kkkh{FiuTc3{%VC0`=MHH4?8P7u2#5x2vDF-x#c)vWqu zv{ZA0#QxPq^r;5|bNqI#R&2Z;wbo&pYtF1uDlT6lYF@O6ss-M@vuCRB-qDJqzKa)D zOp@0>JFdiPtCQIbi3G*?ZX3y##KYyh9pnDF(*m}}2w(&-0vG{|07l^d0s@a>XJ>^j zf3Qop$d7&S{Ph%J(RH&U-x?#Uvn-%U>4@$?@5&9zrq79;Mf z1iB2rbYw%Spw^Um;(kXvZPbrV*t^kReNzx);<%)@l{TJLgwdOb=F0odn@8W3KKORc z_NxmUZrL~AUc;U&GAFmWC*dNmx}Uty@|bt^@vDiamnxeM)|TFiKcrE8V4AB^o#6al z*&}!I9hQIjq&s}{%$yt7FSs7b91$Wp##Z5Ydq}h8-M1HHf;YQ;Xf+U@S!Bc7eRb(7 zhquy#nhTDWn=Wg;%wt_FW;oo)@A$LGNB$?JL?u5htkStz@Ii6I>wTAQT{4mg{i3;D zTKko=VbUR+M`Bm}IxhKzT%Mr%N^azy^rZ*ge2#9Nc|rcttdGUFJ$s&%w+0GrGnk#O zVfg)>;f{yasd=~t+ zYZynrTxkn1&3&TQx7Ym87hXQ2xNCKj95&4;sN?O*zwJi1TW)e!Q~&fR(=Ew9 zU*_9)-Y@zxgWpuZK77{1D!JhorJAS4RSbPEF|M`g`zEK0su9ay#PXHAsX6?rtXWX| zRei+O4YwTRTy#U$jIX~jmN7Q5b_;kau5R=>(>b=}$?e6q4~rsl&J3Bgan0e4^IhzY zR9-Z8^gO?3Av;VjXjzTsn)Dwo1$^yuL+n~Me~`Mi^6-1};ZLf+uBaR}q^zxWT^02e^bJ`bN?K?cpf+wE8;mhGo->M=%?ceRX zr1+wzO-90koLdj~xW7KVbVF0hN5M5IQ9JI(4u9{uN=7dKgvq2w9=(%hL{yf2$Pc5<3!Mux3f#{ zE;c%S`S{3T*G}J&+NaZH(#4~>x+T1GpZ}ujFEj}A)*)p~LqhaTkY+nu6z(qH6?ztXexL#>iJhuJz+f&QG*as}qFbTYn znmqR2>P3p9=BeKvw&4(c3xDET)!W-MPn?*%Njm6(-tu8ORps|z|2Xh0Ej%-FvCt7| z2exZv-uZUJ4H6;`B(@x~t-HRr=%QuP%{A_qMlZV)Irb&3B=PA%?eojDR_xs}<&)R~ zkILy?nh(eBedsD*F0I>XHGlb9g;i#(S?R{(wyY~!=$2%2T2e?&$*tb&(P)#|D_!?! zuRnIB`O|@f{o$;@Y7dWasoIoJ=TsAzt({$3ACJwxkX2m^!(K8CO^umTBJY8?zq`>Fl?^Qx)!x>UJZ5MC2AO@$L}s1 z*W9dezjCmvCJ9+FV*W8>ft_q;$JQ#_Hx3Nd!WTZL)vM;HUGCoY zwe9SeQ%~d@BR?-zx!{?=7TkL}q2=^U zyEAGRdiOk^DbM%ysZell%F1Kw>dJdRoq6%<&KS9q#&tP|rt?qzv2N!Lmlu(ax7W25 zDV%eulg&y`ygpNKZQy;qj-uKnD~3*V@80q7#@hBzF3FJ-8=Oth$x2Bru((Gk#LavYXWg`Cjp} zTBNq$SbAPq@tM~3i_4xGc09iAmHED`^4`M@r|*ibIyW^&VEX7&@)GTqzUface%pR; zNtWjbK32t|m-ZXdnL}TJ4$7PP+tD559efXPnO0V*} z3ZJ+caaxP7GTIr*lU|OU`)a|;%y^;vkuqTy9mT&Fub&#Pb<1+W{thuYKbc#bQ%|k8 z(>Y$f+OqzATeojSoua+Vhg+3Jb`jGIRRRk#W18Aerm;j{_ojCUjBD6_Pdb^tmA&HQ za)n*R`Z#8uwl4OYd%*kVmtQ;D4ukc4Bv$-BRDO$9`JA`=h^H z{J4*}F7ZyW>HcQrhub6OZg~^gal5U?$SM4}eP_<*M^#_;xnvHJzS?MTbj6V8-?9pi zseLv~=IIF$%$zSaX|Krp5uO#Q@`9@@3yS-8>9a?4wE7f(9yuq*<4KL$tsr_~tMG>7 zC9`UWZo2NJ_gVX4<;W%XHNQCYs6J*}^+;cvTyn2GBy)=E;vC`U2g4#9lZ@x?Djn(3 z@@BNS)B%C*H^R0wOf#J(aY%c@ls@l$!-k!RoR^f~J;Pn_~ zL7POy*{x37!sQ-iD|LS!qq5*e-^`GqlD8-E8W-=pw0xe5)ypr{0z;4P#|L>Rmal)MFWF zbdxzXNL*;-#x)*8YD-nCg!?`=Xt~Z+-;&juV_y7(zj5-#s*Giqc!Kx8{or0;G5(wO zhtodQDGgf7Uw-y&aM;Gnem%zWsHNkm`))T`H@e*G3>h99uXtH#HB8&%?6IoE$#Adl z>1B!CE+)qd4}aMCx{3L=&q*L)i`L@Q&%0|@@Rtld>QHjp(ePWyfl)h-_{Dck`Fixx z*sDuw7Oo$1@jLrimWh6plZ(pKLpgd43E4)bDs>_D9=W@W*oosbXdc5>PR)Aj==H$3 zbXBRzw}^L-UuZ2@$r!R!thT4;`I;L$@0IIV%v<^~GKxW1$_XxWvD<9B^@NpZ&(M}p z@2V$=3Ra9wW{S`rEjT`2LCoTmo$^rLmJ!Ma#YSWwo9H8u8MZoQR?`Koi5J^s+tllB z>3*!`uR^=@3K}|M_A67YhL?;=gU^} z#f^o0wsqPq;~tw`)LX-U$9cN#t@Op}k1H#0c?Ub}nY+u9_j2rPi}#=B)<>?J7P?lp z&C>1O_>1f8T7A8h%iBjfKRIVRUpb>vGM4APaxf)9ne*G?*rl->U}>Z`f_ z{$t~cyV!TSpYmK?zAIfYXZB?uyR-VMKIX+GCvHCJ_(fx(p!yfJ3&T3MNl+UQU7Pue`F-+hI3`d;C( z`=W0qX-I5L7(!FFEN_f7pO|WHyjb5%`EYd26OGFc4xBqDxLZi+MbCJn7RI9$wh|AH zdv85{zm0bM`iB_BBlDGNV|di6?oVv;RegC+D%@n$$J925DWy+XHa6xo_UKpBq~DFW z(Q!!eRqC!;vyWEu)d+Y^%s=m~FD*Y`V%6xJ(q$(iG8;sO6=vmZDe8&o^;I~sK=a%6 zk^7uV+LBg`ofFjTezVa!RPLSsl^#Iy5nY+4_fm)^>cTHvfA`M z*d!e){5(Znqb|ebh~)g$Q$Jq`%(Cp23GZ8StI6WTp*!Z9Yb(3fJiVfNDMp~2nCDfR z{W_(+<$+|JsEbVFuA0MdrmI};d3@JUS#Euj%p0xrl+0`K5^=p|xtm9m$(b~LZ(Hw(s zdGXbE(>&8=>|Gw%aE>7u?YdyvIkR))T1Pv_?%I9sWJ$>5nUZT?JWl!`xNW8DVz-qS zb}f;~yK*|%F59Uh^`g9hTbI7)LxaO!X;*i(KACy^?X#I(!%`Mc-P3vh5Tkx#r?z&{ zmA8DO+50wj@jlOEe{)YRt&NsBEqu4aKl&T(se|kbgMbaq8M|uZYu#klvdp9AINYBq zo3{7K&@*S5&3R5K<95Ymo0zP5di1lu|2{tLIKd~<(R(^fKF;k{GT6Ur6+`;$!*t%* z%Eh4@?1r3Cnx%4omvxB7>(ex4H+n_a`U02k#C4BsGGBacc$04t_D<2TB*5hP8bj?} z8K)9!)lPccjOHC-LVG9Dr11UZEYI$%^W8;s#8*WM#$27AL1=$F+6#I@f5e z)(YB#fmKTllUp| za~lEg5(at z4xKV-3WrAcKoki=M^{hZz|d%%@pvC!KmP#I=okGYODk&|G6>MCMZ|@LsRKXg46d=n zm7m=Ik-FcNa9dva`FkrL5I2=b`AzIUMxZo7$XfcJ@}j)2{QRH$Uj)ei{Q2YOx1W7K zyMK26toxb#llV#eAifcOL^sh%)Dg)XaKMc<#b*i&QcZ`5z>tWL*hDA+`B#wuW*oiE zD9-RDT&B7?cmRzSM@taAfXaZM#YiSew>e2wEJ!+wq!t@Uy7~-B=k;-D@(Qg<1i0G7 z{Wx^Rja&{5xO53p7Q2LQ3FxzU`*DzN%a#oX)Z%fW&Ne_Z6dO)n2h?EnhfrZFBDr&1 z;+aWSM9Iz6nFjGzMAMX@@cO-0gjuHdBabdCi?v4*6v~HLyS#mH{gLcs>y6i(`C7Y^ ztv@<;HPSVYSRXFBm1vdl!un*|&D=xng{Jzu%C0GYbQo{8tJnJbkezx(xocaQ)pJH! zMeg%g<7*P6>Kh)xd*nz}mhFen=FfSi8awML=zO+cuxz&JshFkrrVfh>qgDT`{u#x& zSO0Y9P#$6$pdv&WxbLJD{^399@#}vZX&X?4U-fH|HU>~x4$t#jyN$H>1nD^ja0K9O zft>>F5us1h0bC4?AjCKpPCx<%|8O4L+B(u`7LGIvnj^4wg)aEQ2oRk#S~7$o15pgg z-;2OcuIulOj-z1&Faj6>i~vReBY+XW2w(&-0vG{|07d{K@V@~8uE+mBi2oaM#5rID zFaj6>i~vReBY+XW2w(&-0vG{|07d{K@UJ28hX?+DQt_|Vj=eDg7y*m`MgSv#5x@vw z1TX>^0gM1f03(1A_XtTZ27f( zuaC+@B5_+0e$<&r(qtPJVnXa|kL z^dryRU;8}yyj^ux*`z*~ucJa6=ZBs$y;j=#(?KcW^c4#Va8`HGk*Kj{`_C4I^y@ff zj8o_3)*Jk)BM8>XS{ZH~VNodj2OZJG`$t^~oukuXeQQ0lRXOFMX2+J6_9n)?(wl<* z%bMF?yuT_w%Hffwk-=2A11+JW%s=FPyb|g`D_vDnH}m$+Wu@DW=;=Pa%6R`!?~2}h z`F78OhJZ1Bp&&TgneX+D`jQJd)_l_w$UrTocRcDX4*{^u8HQRjtsmk4HiNUp6 zPIJ1P8)~z2o}4##HZx1AHX18(`un#QpA|zFT-^J}e0qJ^jwu!rK4-3s4Ul=@G5px& zcjkgOwnv%$a_cj{bdme|YEJy_O8)sree%zxliaKv9DZkybkw=!AK4}IkmoNZ{qLc_ z9$o*Kpw4!(9*SBZnW8R8rl>cPDH?@jiY6nOq8Ui0XbF-jT7hJW)*+dqZAhkQCz2`J zjbw@vJIMA>R1C=!Wg(fOI!LCd1(GT1f@F$%BblO6NTz5qk|~;jWQvv`nW7a)rf40K zDcXi)igqHIqTNWQD6tc@A5k$b%0el!au9>L8h-7D%S33z8}7 zjbw^OA(^7dNTz58k||n(WQtZGnWA+_rf3_IDcXr-igqKJqC^>LKcZq>l!au9>L8h- z7D%S33z8}7jbw^OA(^7dNTz58k||n(WQtZGnWA+_rf3_IDcXr-igqKJqQq|0eniE% zC=1CH)j={vEs#u67bH{E8_5)nLNY~@kxbDHBvZ5m$rPiV}NK`w}1pSYP1FXRaU<5D%7y*m`MgSv#5x@vw1TX>^ z0gM1f03(1AzzARjFaj6>i~vReBY+XW2w(&-0vG{|07d{KfDyn5U<5D%7y*m`MgSv# z5x@vw1TX>^0gM1f03(1AzzARjFaj6>i~vReBY+XW2w(&-0vG{|07d{KfDyn5U<5D% z7y*m`MgSv#5x@vw1TX>^0gM1f03(1AzzARjFaj6>i~vReBY+XW2w(&-0vG{|07d{K zfDyn5U<5D%7y*m`MgSv#5x@vw1TX>^0gM1f03(1AzzARjFaj6>i~vReBY+XW2w(&- z0vG{|07d{KfDyn5U<5D%7y*m`MgSv#5x@vw1TX>^0gM1f03(1AzzARjFaj6>i~vRe zBY+XW2w(&-0vG{|07d{KfDyn5U<5D%7y*m`MgSv#5x@vw1TX>^0gM1f03(1AzzARj zFaj6>i~vReBY+XW2w(&-0vG{|07d{KfDyn5U<5D%7y*m`MgSv#5x@vw1TX>^0gM1f z03(1AzzF=8BVa)gVlQcgq+4QyUvP9}L}XkHDM@L5gHU$pg-1SoO-%)?)KhysSe}Df^{zv_v@bB&av47tG zoSG@De@Fig{DuCq|4G1qS2xuC9reE?{&fC3MJ@=4{^RT)n2Uc${mr2MLG%9)b;92N zceZ~osGl?ce_QjP*9~(@<|T-K<;Mc7f9Vi^H2?pQ0y*9Ot?du}pZ7nS{R5c%9sNJ~ zulxTm=iuK_|JXn4|G!vwsPUN05BmRK_<{W|^cVe40Z!Ei+AB%%kp8Rfx3jXEz*6&z zj*N+kjf@P_oMOic3yJWFj?~oE($&|})ilsD*3{Dhtj;)1U6v-xiBrk~ek`O`X8{{6 zJ&vejq-VfVi;5124hReIi3w0AG-w1t=VZy`+?{xdWXN!KbU(d!VLgacWTnIWR(C*7V&#%ZT7; z+dzekG){%vp|&&v8iYZ1S0ZH1p+Ol0kq(puWA_HgE`!=eZ^(+lxEEmrfzgl^qHzKb z0Sew;Se>9Ta1`Skx&)L8MFXBs`~^@GLZToDpM)h)GYR3?@EC%{FLnYN^#CLOq4zmP zec;Y74tb_fIpifEFDB#*ocSdoFHH!7g9s7Kl*tBuLTR9YDF-!#&_i%z%6|ZNy3j08 z$W(x{njusJdBt&nX9_vNyOI>R3kuDFzN`^|7Z%ch{0JCFRLBC_k0byuCZr8{9oPbC zAvd65>caN2gzBNa9@MJ|c|pBC)awZGLcIah8w&+Ny&=?F2t9*wj393>v=iK!;~?)M zG#}a+!=`u;B2cvhu%cT5LnDUBKr)CsY#0I7 z$SIEoHiQ@*W~c(~xmQA3;cm*FQ@$72NZ0@sO$9MmF!Tk~Vk&uF!a_ni-h7n@Npr{GmxtCm8p&nQPIEi!06+pETM_?kFaOi%tMty|mK`w?c2< zxIkb4*$u!O;0|Yy7{rRE4=d%~0ceFcfvqILF@TjeK{qj1n57|f;NBu=g(JZ!kkejH zISp8fb80m_0?euQl4Y)hR6S4%4CUTfXoZtO6mdU-HV#%ob0Nf>U<%`*#J%g#3e#Yf zQ6T^rj==<2XG};C5+N`GAZ?ln^yc29XoZcyTXGZ(&oPMU&)5W(a7HIwLc}gW6B{^U zx%V|%;R-$wqXMF0a}^lu1KjY7fT7vLRtxZ`p`B>BEDYj6Dp^P=-3Tomp%SiNGCF7* zTg6WhAt10U%~gQM;yx`I7yw}!k03#lrMU?3bnoTi=m;RGF4PZLn>cCEBE%IsrUS~M9PNV4%a(PJI1=I@EhW!ynR+NX4Lm{Y?p4!N1 zg+{jr;p}ZB`h|$&HCTs>35EA7ws8r2>&Z47FLJ|zi zhJ$92UXTNIzy#D_-NMcsJy>=?RSd!ol9Ufg%AYF9SaSC(Z#z_^kl#gdCF#g{2W5?7DETARX_p`k;q{V5SdP}WCVR1S%fAxAE#&@EYe^=9<)b*CmApV zu@2NKJAkZRI|O@I+ymnI3?C>TZ1^*D?lLDx@)<{~fw6;LJ`1DIjN5IC{8PwBM6 zIlw~fEGS9^=nZWH%ooVq0ZbUEhY;sX)p0N@kWwvXoc`pEx}29{2r)bkcm%# z`AYJ@Hkd&DBft#6zX`1p##hp}=CPfn3Ev;&9!SgX@1XfyRccH7ZsI#U`BMX*{4-U_}QI$$Fz=M^GHZ zDRu*!2t$tMN?!p&O{1s6fY5`GO+dEufbB|-tt)Bk0&EHS?m>xglE|ZyAVgr(4*?fW zZ%6GjnE7+!iew73Fpig22M<1WaB zl;PaqWxyiVHNY~7```{c4z_&6I=~Pk-vJe$GoFj+QMu|!Y@rcTaP9Hv$CN>;&niRn! zIzh-p$Uy>36&0}QOa$d%%nSi6@I)H0Wb#1`wBjE|sDdLnb2I@Z0Th523W5?e9#J77 z7>@=-A(8&z#vqt5C}j?miqL2d63|R^1c;;!42EbC<}zeDsxm`q;`|oUxt5?RF)iAF z-a(?j1Ue7p1TfoLf6aymt2Fp#heoC-*DXleigLgUf>5rhUJs1A08j%tIg zpyIc~Xkg?}g9r>6#^AxlJ2AOJlj%nhB$uc>f1iZd^$!O24nPR2kJdAS4fk#m8cV+*D#6B&R>VJ-tZ>$jK< zMu$QTPQ8IS$4kvQs)AoJU~y&{b6`*dlm=1*(-8=0ZU9iU&{%}X3u}Ri3TF)&;&)S# zyKBUFL4Uw0Hq-zy;se=m^@qej7V-cN$pH}t7&ed=6r~1<0IK1G`w|XQX(2Gp#KAE^ zhEp*xksUnsYPfW>!1M&rj3GC)zLA$Urk9 zG9o}TAS_TDyn|(<7qZ%aC=7}43ybp)ApXW!+A)bS|9|3zh4{h-{4qz)OJr>-Q$)36 zqJgOqc>e{eV*^IZ4**5P#QOUO1ZoAtJrWdXvttvZ0%Cv+0E6;iG1ecvQXEti5+3lY zG{`R|)@P7uTto<{Xuuf!f;u7+i6H6#3))1g!R&zt!DQH{nuB;6;Hei%pl=6B27`F0 zr(PqGR+MBks03P3uZl=3N-`c)0OBoT86ZuB!@vI(29B&Lt0VNV zT2Yeopb}_R_X`q~G<8r3w4z?7kg+If+Mp6>MZGQ|ttiP0l(eB*+0fi(|hyk8@*8)9Fksj7$ zfp`hPTO(c$@GgkwiGiW1w<=`IC@FSO35*+td|;*th?fL>65?TNz$+3?E1`b%AU*X~ z2F9UY#X$QKWHSu#I}lH1K}pL%$v#v9Yo=btK%RQY2OddanP3nHz$E?mF1LdgF=7x; zE@)se(+2B}UubZEPZV0(z!AS+1y&S}IIw)d)rD#W?60OlEo~dbcm9G6C5-?c6c3So z_KOuIjRqy%s6-U-)N2ap-8ZNX>MaF{KP8O?Rum60m!{tK0iJsE2Rv*5@(e=vxA^-- zCq~6aLTsY_2!fRSePVsU!Vh;u5Quu#1%X}wgcyW1+$R6G?VJDnK8G6nYtz}W0Wq=U zrso>~KG6#Ii4FxL1MYj&9>_IH20<1K_exSGwY*Nb=nV2O zMm$)t=x~DD4=VFUJY1Ok2kZz%AXAU-aJW$~6&Q4$Kv?gNK{56X;wumj>p46~Uo}Wy zhj^IhMZ_~`a8rLY$f_6dpc<7&jeuoP4%|kpyvJmlbk==oKXuofe%`3#i z8o(tCetv=rJS!$C3M+wMQ;-*R>Hs~=xhTC0+8Ma@)X9QdPn{*W^`2aDsJGtUNN~cb5WI5Lnq-lk3ZlVi&7|Tvii+75GaR8U z=b~_=b}&k|6cw|C?}fPg8^-MhBcTq(WszY(UeMmYKQ3$+w4+vh>Www!Pp$V z`G@wx_?;j=H4UH)uixdt1gj#!AeS0g4liyy*j^oACyeZ1p7631Wfd`t`7A{gtg{$E z=JwM7x?tdEf&2!>JLPAY#mJ`5hC|{Wn3vrCu%0sDpNIUDfDA7%o{EHv1v&LHv-xru zQ6K_91IB>Y@8WdBb~4F!=5efG9G4==VsQ}1GD|F5lx|5Sg32Lo&@T`9i6Q;(;=2F< z%8;EJXVro6D|m{+isx}E2+j_qFXW7Vn5HFo8$iJJLBBQuGB2HezdD|xsNx8YUs(1$ z`jTJ$xa;=^aoRwfIw3NS_ZTu!OVKt4$bq+LAFX%~4MdxgRYuD$rRD6PZQ4e2&n=#SJ)G#4_c}POj)EhX(@_8c?s)FNKM%$mN5=E)$HTiwx>yRv%Msfo zYMsw4;Iq#a&J)a%%og9wD5TQ^f0s51GKk4tj}y!jye@AtChHOIuZJ2}mRVq2S?4e| z(P6?65R|hoY|FLlRC8b;g0O}+5bx@EG9LWA0$u~-6vU$!2%=$bDP%do1_Ksh^M^dc zK#VdF_oOKqw-59&yevhdisXxB;qb_j+$8RlC7ms`nOVq}E0!mkFI*rcl)d6#O1~bj(_+Y*u#^^`eFaTi_$YKNxdhj?$`Sxy)l=*kV_BO zZ5aP5(ib9ou&&S@!CDXNgXK|HWIc8L{ggo~QYjt@0oW{7DC(3eohOyW%2v#g-z1wa zSs+ed^Ctk16~O+7adm9SxV`=LCew;o#fmU)u4JCLQ;zf|seG{l(Jc9F+0DZADZfM| z=LQ^P6do$JWIPoV56%x*k3G_J#vRZNtec$m&lQG6J=+u6w^WTTm(^lj-0UvD+3p_gZZl2k?nZK(Q=LBY(Co@24}wY zPl|XrC&;11@o-0R#O%p92L1g;&0~8wbLkd?8g4&mkpNBVUogA}@l<}+4rJVt{E{Xe6mSi! zceZf7%VBQf%Vp#ZUX&2p^rM_auEY6NTIvnkQz5?mnkY0nbpGMjb>}%Be4vuxP z1LF^_12BG>D`{WWzYbFCl_OlL;F?AD(7?Ltihx0=xc@4md?@@~rjzjp*4h4f>jbAN zoVK}=bk125RB?lvTvR1DDDbIj`W0kFR6WKXsNHDe2j?)b6LvC+@@U1I;C||ql}*du zNXuPI%UeUs$)IgoPs?9TD_BX}yn-nzVSLUC+NNc+{G@_~ zJhN$n02{FK{JPbH0Nr$u8@#yp18bl&79og|C^FyG9IL_W1Db#Cf}F@`)O-9o`^fPI zpXl8q7MFG%)Ni{1U9Pb6VBh64>A?dF@hxik>CaDoIhlt)%8$xB8R>T*y#}gR zWd&(Zt=GTo|5MP}0oYRQbVv64`uC0g^%^#jvq{k#$l1?nC#sL~Csva6iS_&U@2~Jk z46!Ho?t%526M@1>Y!&Gb-!Z~#&~sKU(>h0Zlb}84c`F`a-M>JS=KVOiuO{PoBRv)W zFw(p9$EWfeIJc9}S_27sz!LyEw^MjC){ybTP<(elVLwM9J^WxBUVj`XNxuxd=wB8% zr-8Eu>CQRF!nlR$WPR{MBzXOT3kMR24LH5ufDiWrheA)FAWsQsdnDaC=QS9&ZY>#? z8aG_|+Vk2o!(hUE_S8^>IRXi7Dij|6>&Q3;C_bgnL;7GYJ+Yp&r}hEvdF&7DgTb$o zS0g(HFBxFq`Gs>HfR8QkOaLEUHZ%J>j@*~}mpgjJz?1@yrburMcPj3BVcwmf-i$0V zza+BSKiI+X&IHEN*`%ElvioIzWrOv1peyVFaQ#~`cfA_G-vh++NAa%q$LoI&K=&Us z;V66K9J2mrzp;-PWY1k6Y-ba^<&ypoZ+QLAt{dis>@rBRKiENk>0#iTHe~m$f1Fb1 zH_oFb^_U6!3_feOi|L|;!%x?i6*$@49&r#qj_TSJOW2)<<~N-ACmPA>Mj zQF#$gSqa(k`C$d~a$+|{Zw@XD~^g!gD_7VP^1p z&m9LstOIg%KS;)*&JEmlus#o97l!Nx=HsB}in#;lWquv`}*P4OoxP z5we}IUU*r9AE>uRdibkMcnw;A;eKQfSKnM_9$!AAfKD$3lO6;oS0Qo|LL6b7x}#+L zK2DUuICAm=?~TYQ(f%M1It~q~iG_eK4oi!Fh7dQ=E0i zmz)lqj;8!B{#72}*_z73mMahW8Zv(>5AJqy)+;&i=`6AvcrG5)&TP(aL8vPJa$kn= zxW@dQ&;8HAgS&UhFULgS1N#NW*;h;AA%^1o z4vz|8cM{qCw%@bKS1M>G{zE(n@Ye{!r^tH$RXiZRE+C!N z2Eft`2Y<$77Lec*9u*d#sXLbZHie}b#L}Fq&(aKx3=fIb42<>(573N?1XTt^6Hz{~ z!9-YOL=cN}i;Dn%x~GYwc#i1Y|Z z2!N1AMzCXjwV^tOhztz#2_o3wi)1!HB^sa{65|san+UT9H3RhF4J5*84j4KF7&QJN zfq?)Y_JZh;SkRtWFmAx7$Z%l6&vXI)pn6aq8_xz{626hKv612I$UsiFfl}X?7_u@p z8%dxmAs@*J3o8WP5x$8aMS>k2;KM)Ai&K z0#PEs7=*d{k*$hn!=C1Rgv=RDVIg3o5`iIM{-9D|77f}!a59CF*s#ArQXs>a0MPQ# zkT8HqL=^b)DmDe^-i1$kl=T9!{GS(3gO}i5LfPa$(^-&&N6^#L`p!?XsAM}oYKmrJB3;vCi zuz_l!nZ6#d`(xVu|IC03`Ywq^xKONn|EEelG?y*pvOI97N+}8)Dc0jJ9jQ`^0!NDV z{7Xlwl%l|qV!i*;kt!`gR=|;B%l^`lDy1lJq}YM)$9@M6RZ3CdNU;@vStC_SQQ%0i zhyT)%Dy1lJq}Zyzbfiit3LGi+${4WfX2#mpI1Y={%9eqag?NZ2BopY6)R{tM8XAki)2NiGX+u(_&7>}A5}KO8Oo2EJOx=Mg zZc7?66DB?1z2AA-_wBA9?M$Anz4x8>-E;4|Ki|9W@4PSxLPAFQxMoPmwYfz@M)}NU zFytB^TLYslEi>iAp&hP&mT~5jaoZW?^PytKICFs+qs&mu+T}Q|rSEWSXBnT2v30YI z*J5n_EaTHLwqcg>yJBo$mhpOwT`|k}!5G^(%lKzv?8;fjxyv2ys#(VQsH~LvsHS-; zPP=ZF@n>Re{Ve0(jIj-~jQ?Yd4a_orBF3(mW&EWW+c?Ykt1))vEaPv)n131CRDI}H zd{kN5hH*Z!j1I!*ich(?7aAIOscst3uvIG`)@^*SxzjzkdzLGF!nxDke)lX_o{2Nu z&ggUM^wbe$pn6+=2H%STVaKIUBLAo0WJHbGzYK&h4+ zc71r*KZIk9jTS4V{WuA6efx0sP_9&6-$c1q=-V?f)hCmq{AHM$_Tdz&CbN}jM5gL} zGV64GqX=AIr7UwW*H;*e{E1rFs&i6r!}x6@71tMxF*A03Bjr*FTC%_j!&7@;m7Cau z`IW8~Cq~PR=Z1%I-o`bYd7%s;k!BfIuusHsKE^0%Wu9&;=KsEqOKtwW6TSQ(1a{4rOXxdfTzH9i2nUm^?s}{@reAm|q+fVROB5HZb$U7MCDOm5=|$2Fi(G$g zTx|J&3mY5LzoqHldY9>M)$}YTC4~lm7?52T3;W_SxES@ZJbuN3=?^XGtjmT&OF~I) zdF}cHZ1I?kys+b!!)Jx`htCR@rukL$PmK|XjstFs$LZ%Z{oK1ue;?9H`I-N`rk{V8 z>F+n`7c~8Xrhni|Flbl?8{!gu5P!0d%zvB8H*I?&?EhoQ>TlZrFCeX$^y4qF%!Kii zOMt;vAkxYti19|#oTfi*Hk#G&l3-&(jc@;S$o~~Q^nZ} zZI8D}f8Qe^;l<~~NqxkoKhY-r{E?7;tT&n7_QxM-dRza?agdZ{tWEh@jyE*DH*WZ; ze9x7qjZiPT$dJck<S_a-4Y*iCO>4)%a|Lt@7W!JXGAB-D;?T%|E#{ zxz-tKww^>KKa`lqsfLYSlBOjtV>#1;XNlwSqJakd?{N$2$CLP3j{ZG~cRBj)Bz`vh zaPX%|{2WI=o5bG>Ewonl=Q{eur2To0{w|3xb@XFNTs(F2(uvA!wRAe^UCm3UTh2!DysKwIh@4hu}=!7~{tEJQ70f-h$r^5pQEtXDbgJRKf6AYxEW!-=NBCIX`Ug)E~ z7uFZiFb|TE2!EEqFH`#kgKtnAT`^%F-c$v@!I|$sHfet~cv_V+=FvI7&kjH2$r@bd z5v_P=&vPR3kl)VfM`4h`KjIwk`xM7B=XK#A9(bDjf53a1de%XtJySUs%sEToX>MQg z#}gkZ6qbkZ*Pg$l$!~c1FpzW^zwu|Dt;5ZKAlY6a-)8$z&uDbR^B2l9V{r0VoIDtM zb)Qs!jww%&&>I{eZz~f5hOlpEEe^KhmZ@ zuP`|6zijZB-{7=g*QS3C7@YP;3?B0voc14S)8AGYoc3Qfc+79`H_^}AA7``i`}Te~ z;3x285lha)L%v-YjLCU#zb2QD{z3@7o z0_QWk<3;iTAg} zo6o;`JbyDDc$T{Dl=aqnSOfc3{fGNC&@$gFv>lS=dU^FLMcA3VVu(Iv3?al=PJ(yFDL6k zG<3y&+ThC-f5@DV_X2NK&QP8%x1j3H%$M~OOE>F=%i8dS@@HdRk0eiz<8y4p*QfAM z_k;GKJUuS#A5rH%n!-a}5T+o{AksB1BCOl0ez;%M31OPRlXWxMWV;Z5pe5eprcJ&g z{@p6yz|-ZPGk*RS*k{nsyS^Cw|CX~tiGn>YUMij}XP0}?@Z{R$%l)OUNs=e)mM>|& zzrAhnm2L3;mUxeQ+SHF|w6v-pmUGbX>`$|QPqO^?rPx!KC0P$$?xd;DQ2%&JR1Vn< z%V$&gsmsD7{M3nIp;*pta~=N86dvlhSe~a1&(BhLsK-K{4BA8HC&YK^hAzde zPRsigw>mBFSKR8fd{}X-)6%QB)n~a_ajUO#sp3{AWuxL&C*@;`Tm6&k6u0^&H!5!R zOLi!3^+%Sl{59U$c=-m4o_%#Qr(OcdI@3*Ul3HzSJEy`^){>V(yoo4gNFj z7xgJLTdmI?w?%HMH!Nv>k2)1h!usj|QnH`0{PS(fKV$O6*8?B`Nmq_mcJ-Q|zg4!93Vrlct>4r0`JZBFWR`X3V&_0X#B(iOYK_vM}Fy zlW$u4^1b}PvdA-SZkg>!DL>z{Px544_d}UFF$r1D(}w>ODg1mtpIqcwP6wbH3Mo8% zFW>Tv86Nq3(wWBB;1`nn_4_IId_Ujj`=ZJBQz<-rf8X-hTb60_(zpIFS^iL;U2Z;` z9M=z`JksCB^nNk@_9Kc<8=O3Ex0yGtG`ChCPuX9-w{Q3NZNu|q3J>4gw>*R9mTua3 z;d}j-XUy#|_UC%-7H4 zANby~<(ZcURvMP2DLi~%nMqh4cL9+QejtU1?f zG(0;~c=%qi*2(o zZi7G567O-_OnKVf&kFp__p|0v{#N(7f_?LSuCIIhX8hSR*28<;i{`q0I1fI{oolYo zOFgyn^OyMZ%=b3kce_$?`@Gyu9zUn)Il4&kht2(ts^a!}y!+bNKMZ_XN4DvG^rr;J z9#~zkZzyi{yPj2?{&`3{$_e1-V;;C$=Z7m5e~mmkpUf-%hT=RfuT}hKwC~E)1>*bt z8BA29ob>0r)czd7v0wCulY0GOnd0=fKUez?0Y4w--SPdD2f~K6%5U{bu2S6U0$uCz zOw(6IKd$z?ZZMK9+^fRo7&wBfe<8yJepHm*5pUQnE zS>_eDdPjeyxYZT^Tg7?4dDyc!_bmDKehSYkzYiQAu4sBb?G=wNb#EQ*tSf~N{#|)E zPuQj#{|or}xKDao?YUoXtG(5w>BIxP-Tn;#cTXe#uK<^R!t?sw+8;jT@r>&>&mUd{ z{QM4FzcSY)E>|9_JGGIx(NVu%ajOGAMElQ#_I*qXyHjyqhv9kC?+A`|=W#i&+Ne|kNULF_de@+&U15my^HPp0&rXUxn@K zr?}M>`%8~EKi~3<+Vg(y7Ulo0$1_deoPS>Nllq)3>+MzLu{v7+t@s6>4C5}Z{O>5v z^Zn(DXQ5-W41SF7BwnTXQs6Sa;`{P?ytq{CF-|$3d`s=udmi*|qmO#E=UM8GYX4#X z-vPW=(>4Zsfp_CL^`bfM-{E;s9{pmp7RNo| z7@TG*F>iyyXr{*>C=?;V_0eC_QaU;4c)4k%Ji`(20k1DA0(XX@?OJ${}W zG~;n2@K)pEYR{i>w`zZ8{crI&u0wt*l;>LYx7!78;fH@)aXYWbDG#rkQ5UnMIPY(= zpWH)yEaXeS^l6VTaqi`Svrjy%_Exv|h~m8N$NumY;8Jf-YyGTLqJL0(t26sO!Lh$Q zAJNw!-OHZGkCJvzv*Qq_P=WNq*-sJHmZrs#=PVIR;pZ%u{yjRmU z2KTGI)zkdE;=E4ym?oM9F5}(KL!MCkL4980pf2>@KbM}aeUXD_4W(p;XBv|mFGO%2adKcrKPp3?7b5?iYR~Jy)OWp4ajWb9ImLIXUnS3@ zf}Jdw@Le0B<#3@OAW-{qSty(yy$JFZowRnepm6ww4d{`X;FEs{_9=9TOIH2ReSq=iu;v+r^)w=iq9E*R`F*H z{-?^%>+?MCeiFE!FO@q&`|1Jd+iK6}qYi4leIIx)+T~L7eCdyXOZ(dMi2v~Rnz$jr z*AspF)^)!3m~J~4cyEIpqZg_@?@MxCz0%`o7p;G$y-IM5BVK3YbCg@vo|+x(pWBq* ze(&KH#jRfNZHn9P57ZR5-z$if#>&IDT^@hIG8!(IA(@5GIhWmvX}1;n5;qn~t_T^y zXuMpWbaxagWoSdJ$S2ZMzD!dtD(o$4vh}T9+kb_l;-9PyKngASl~szLNs&|q1LfG% zzr*G6HEl$;;_o{AZFZZcci<1}(^#M0?1o@8gzZDvK7{Q<*gk~qL)boq?LjPz`e6T$ z&utGECob>n!omj~iDuq4xoOJ;jj?jREmLjUR1q3y|auhTIqrB*YM7gPHs2+-7W37HyISCp%keD|(E zA5s-jpeqLn%3MAwPJ%iw8hP4bC~N1XE76+aOXCQkWQkR&Sp>z>R5hal>}3h2y*#+2`f{>C0AOt9?^Vp zAAUg(8#Ry^`nLgdpr~Z=)=IQyszjAqVNa4;%F_{u7Pd2QX0Pl26>4g zS*74r5TWC!gzJ3ja$m7p$@Q&wg;lH8)XIghI^YZ7%i@Mhx$0hrzCKX}8UpbOAVLyX z5YL2GL z8C42!00{Ak;$j)0?-No`uWai3iH`yC>Z*bSAyJ8W-BpQ*mZyY;+iRn%5kh9shwwx` zM5n2ZuE7R$rw|z}PS-}OGFC=0&}!9UO^O3CBMi6vXh>D7Oihf`M)RJcIy!k-VS1!6 zDLSVzL?U&fn{T={cA+8uOLI%`Ix+-NrHu|Wp9F9W6S>u-w-g)n4sijo;}xs{V7jCk zQS82|_d@iNwcsM(<rQ~CBoYTuqM#4xD{8b#G0y$c0TQJ!icMhdCe8af{ap=Yj+mdZGo`Fx`= z(%3sut?UYzOSIK4#;BBWC*r$)Ct_deqHFwskaAZl6L6J5H%rEW^WwBBN9%hsN~3DR zC}A1nG?#~hF`NNpxKLIvq$&#cJtM;b`Y^0hQ@LQ zNv6@No)X8leZB#TtA}AwRrfED_$CRZ3M3r$BObBfRu;1coi{Gz;WI!oz z5)OS4)Py~wcqk!l7R42>zv8P63<2u0s4ipGll!$kh0lQwFY%!Qeh7f-{!#cI9qT`lqwG2UqF&Kr?wmO~F%2&$R={CO z>!U&77sWsg7bnL>zuF%krDS11prblBDYs8_t-YrU6<#U81!4Btpy-V4-jy`B>0*hcu|n%Ec8_HHhLI_z{DX>aLqyx3Qh817z$`A2TIW&0Ptm1L zKvWF^=yBEhTBwadV|px6v{H2sJ#|pB_f;D^my+nItEM=P`mqu__EtwMI}itu%*3S< z&={f!9#qD`C;mR<5LHWI@&>c!J_c`yDJS%S=%Ak%RSyebLS8 zTQ)&izKWAfsq)|sas1*rXoK7Gli8N);!(6XSEDLEtVLhFVYtvgp +#include +#include + +#include "cryptolib.h" +#include "cryptodata.h" +#include "benchmark.h" + +#ifndef BLOCK_SIZE +#define BLOCK_SIZE 1024 +#endif + +#ifndef ITERATIONS +#define ITERATIONS 10 +#endif + +uint8_t get_aes_index( int block_size) +{ + uint8_t index = 0; + uint8_t i; + for (i=4; i<13; i++) + { + if ((block_size >> i) & 0x1) + { + index = i-4; + break; + } + } + return index; +} + +int main() +{ + uint32_t block_size; + uint8_t index; + uint32_t cmpres = 0; + uint8_t i; + + block_size = BLOCK_SIZE; + + uint8_t kv[176]; + printf("AES128-ECB encryption\n"); + index = get_aes_index(block_size); + BENCHSTART + for ( i = 0; i < ITERATIONS; i++) + { + aes128_key_expand(aes128_ecb_encrypt_key[index], kv); + LOOPSTART + aes128_ecb_encrypt(kv, aes128_ecb_encrypt_input[index], aes128_ecb_encrypt_output[index], block_size); + LOOPEND + } + cmpres |= memcmp(aes128_ecb_encrypt_output[index], aes128_ecb_encrypt_ref_output[index], block_size); + if (cmpres) + printf("AES128-ECB encryption failed\n"); + BENCHFINISHED +} + diff --git a/Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/src/cryptodata.c b/Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/src/cryptodata.c new file mode 100644 index 0000000000..e82d909e49 --- /dev/null +++ b/Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/src/cryptodata.c @@ -0,0 +1,1591 @@ +const unsigned char aes128_ecb_encrypt_key[][16] __attribute__((aligned(64))) = { + { 0x0a, 0x73, 0xd4, 0x55, 0x90, 0x00, 0x2f, 0xfc, 0xbf, 0x5d, 0x59, 0x92, 0x21, 0x10, 0xf2, 0x27 + }, + { 0xf5, 0x03, 0x1c, 0xe1, 0x1d, 0xbf, 0x4b, 0xa4, 0x6c, 0x7f, 0x50, 0x6f, 0xa8, 0xb3, 0xc5, 0xcf + }, + { 0x44, 0xf3, 0x3a, 0xcc, 0x56, 0x95, 0xf1, 0xa4, 0xe6, 0x5d, 0x3d, 0x7c, 0xe9, 0x53, 0xd2, 0x4f + }, + { 0x49, 0xa5, 0x1e, 0x2b, 0x9d, 0x86, 0x9a, 0x49, 0x63, 0xcb, 0x59, 0xcc, 0x74, 0xb7, 0x47, 0xc1 + }, + { 0x69, 0x3c, 0x5e, 0x36, 0x8c, 0x2e, 0x84, 0x01, 0xe2, 0x80, 0xae, 0x98, 0x48, 0x2c, 0x43, 0xa4 + }, + { 0x58, 0x3b, 0x3f, 0x1e, 0x59, 0x0a, 0x40, 0xc6, 0x92, 0x31, 0xc8, 0x29, 0xbf, 0xbd, 0x80, 0x70 + }, + { 0x79, 0xa7, 0x65, 0xe9, 0xad, 0x9f, 0x54, 0x3d, 0xf3, 0xd2, 0x78, 0xcb, 0x79, 0xa3, 0xb9, 0x40 + }, + { 0x7c, 0x6e, 0xba, 0x1d, 0xf1, 0xf7, 0xaf, 0x50, 0xde, 0xaa, 0x27, 0x4d, 0x9f, 0xcf, 0x44, 0xba + }, + { 0x3c, 0xaa, 0xb1, 0xb5, 0x49, 0x52, 0x3e, 0x4d, 0xd0, 0xb5, 0x73, 0x69, 0x48, 0x83, 0x0c, 0xa4 + }, + }; + +const unsigned char aes128_ecb_encrypt_input[][4096] __attribute__((aligned(64))) = { + { 0x95, 0x37, 0xcd, 0x23, 0x9e, 0x35, 0x01, 0x92, 0xed, 0x56, 0xe3, 0x97, 0x64, 0xe5, 0xb1, 0x3a + }, + { 0x51, 0xfa, 0xad, 0x26, 0xdf, 0xb1, 0x60, 0x90, 0x79, 0x45, 0xef, 0x42, 0x89, 0xa5, 0x91, 0x81, + 0x33, 0x16, 0x47, 0xb3, 0xc1, 0xab, 0x9a, 0x5f, 0x82, 0x8c, 0xa7, 0xef, 0x31, 0x97, 0x14, 0x91 + }, + { 0xee, 0x97, 0xfb, 0x63, 0x32, 0x8a, 0xf5, 0xa5, 0x90, 0xfa, 0x59, 0xfe, 0xa5, 0xcf, 0xa7, 0x14, + 0x2e, 0x35, 0x1c, 0xfe, 0xdb, 0xa0, 0x10, 0xd8, 0x49, 0xb3, 0x59, 0xfe, 0x24, 0x40, 0xe7, 0xb6, + 0xe2, 0x6d, 0x43, 0x6a, 0x93, 0x89, 0xfa, 0xb2, 0xc2, 0x01, 0x3d, 0x7e, 0x7a, 0x19, 0x7f, 0xdc, + 0x66, 0xb1, 0x38, 0x6a, 0x71, 0x4b, 0xb8, 0x48, 0xac, 0x9e, 0x51, 0x14, 0x39, 0x59, 0xef, 0x8a + }, + { 0x5d, 0xbe, 0x5b, 0x17, 0x95, 0xfc, 0x10, 0x45, 0xfb, 0xd9, 0x66, 0xc9, 0x58, 0x87, 0x84, 0x38, + 0x8e, 0x75, 0xe7, 0x3d, 0xc5, 0x5b, 0x41, 0x54, 0xc6, 0xae, 0x98, 0xbc, 0x24, 0x71, 0x08, 0x4f, + 0x1f, 0xbd, 0xf0, 0x8e, 0xee, 0x7a, 0xcc, 0x8e, 0x8d, 0xec, 0x6e, 0xcb, 0xa5, 0x5b, 0xf3, 0xe3, + 0x49, 0xaa, 0x04, 0x83, 0x0c, 0x8e, 0x16, 0xde, 0x18, 0xd9, 0x70, 0x70, 0x95, 0x0f, 0x9c, 0xad, + 0x61, 0x65, 0x47, 0x02, 0xce, 0x04, 0xf8, 0x2b, 0xd1, 0x4a, 0x57, 0x61, 0x73, 0x88, 0x82, 0x2f, + 0xf6, 0xea, 0x58, 0x89, 0xce, 0xfa, 0xe1, 0xe2, 0x89, 0x0d, 0xf1, 0x9c, 0xb2, 0xf2, 0x5a, 0x7a, + 0x90, 0x26, 0xe3, 0x01, 0x05, 0xa3, 0x90, 0x55, 0xa9, 0xba, 0x6b, 0x18, 0x6e, 0xb9, 0x28, 0x47, + 0x00, 0x64, 0x15, 0xaf, 0x3f, 0xe8, 0x0c, 0x79, 0x6f, 0xd0, 0xca, 0xba, 0xdd, 0x43, 0x7c, 0x20 + }, + { 0x7f, 0x58, 0x4a, 0x99, 0xe5, 0x11, 0x36, 0xd8, 0xba, 0xa8, 0xaf, 0x9e, 0x40, 0x1f, 0xc8, 0x21, + 0x8d, 0xd3, 0x4d, 0xaa, 0x86, 0x6e, 0x8b, 0x7c, 0x52, 0xc0, 0xf1, 0x20, 0x49, 0x9f, 0xd2, 0x03, + 0x4d, 0x02, 0xc9, 0x67, 0xbb, 0x1b, 0xf5, 0xb3, 0x5d, 0xd0, 0xb8, 0xf6, 0x4b, 0x67, 0xf9, 0xdf, + 0xa6, 0xda, 0xbf, 0x16, 0x17, 0x0f, 0x60, 0xa8, 0x1a, 0xaa, 0x1a, 0x27, 0x61, 0x1e, 0xa6, 0x19, + 0xd2, 0x69, 0xd6, 0x3c, 0x5b, 0x03, 0x25, 0x6c, 0x0d, 0xf6, 0x23, 0x37, 0xf3, 0x9e, 0x57, 0x5c, + 0x88, 0xeb, 0xc1, 0xb6, 0x85, 0xa5, 0xd5, 0x4c, 0x97, 0xe2, 0x03, 0xae, 0x2c, 0x09, 0x10, 0x7e, + 0x1e, 0x8c, 0x22, 0x89, 0xc1, 0xf7, 0x5e, 0xa4, 0xf2, 0x6e, 0x0a, 0x6a, 0x21, 0x4d, 0x1c, 0x6f, + 0xd8, 0xdb, 0x6f, 0x33, 0x41, 0x7a, 0x44, 0xfc, 0x68, 0xac, 0xa0, 0xb7, 0x65, 0xfc, 0x8c, 0x56, + 0xc0, 0x73, 0x8f, 0xa1, 0x2b, 0x27, 0x04, 0xa5, 0xb9, 0x73, 0x80, 0x6d, 0xc6, 0x81, 0x0a, 0xfc, + 0xc0, 0x6c, 0x14, 0x03, 0x33, 0x7b, 0xd9, 0x24, 0x27, 0x56, 0xc2, 0x63, 0x5b, 0x0d, 0xf0, 0x2b, + 0xeb, 0x99, 0x53, 0x1a, 0x7e, 0xf7, 0x71, 0x1e, 0x83, 0xe0, 0xa3, 0x14, 0x46, 0xde, 0xc8, 0x99, + 0x1d, 0x99, 0xd7, 0xde, 0xe7, 0xe2, 0x46, 0x9b, 0x3c, 0x67, 0x08, 0x3b, 0xc8, 0xbe, 0x90, 0x86, + 0x5b, 0x46, 0xcd, 0x70, 0xd1, 0x39, 0xbf, 0xc0, 0x47, 0xf0, 0x15, 0xb9, 0x75, 0xb5, 0x74, 0x33, + 0xb5, 0x0d, 0x75, 0xc1, 0x0a, 0x0d, 0x40, 0x65, 0x60, 0x0a, 0x81, 0x24, 0xb2, 0x6a, 0xdb, 0xbe, + 0x7a, 0x38, 0xbd, 0x7a, 0x7f, 0xc4, 0xb5, 0x2d, 0x0c, 0x7b, 0x5e, 0xb0, 0xdf, 0xb9, 0xf1, 0x2c, + 0xfd, 0x2f, 0x86, 0xe9, 0xb8, 0x00, 0x6f, 0xf5, 0x3b, 0x3f, 0x7e, 0x76, 0xb2, 0x5c, 0x07, 0x85 + }, + { 0xd2, 0x5a, 0xd2, 0x66, 0x2b, 0x24, 0x28, 0xa1, 0xac, 0x49, 0x08, 0xc7, 0x33, 0x51, 0x24, 0xa2, + 0xd9, 0x1e, 0x17, 0xd9, 0x64, 0x12, 0x1b, 0xd0, 0xda, 0x63, 0x1b, 0xf3, 0x28, 0x09, 0x01, 0x04, + 0xc3, 0xb2, 0x34, 0xb1, 0x31, 0xac, 0x92, 0x98, 0x37, 0xe1, 0x86, 0xd2, 0x2d, 0xbe, 0x3d, 0x76, + 0xb2, 0x82, 0xc1, 0x88, 0xb4, 0x70, 0x0c, 0x6d, 0x15, 0xbb, 0xcc, 0xb9, 0xe4, 0xb3, 0x82, 0x8b, + 0x5f, 0x16, 0x7d, 0xcb, 0x03, 0x36, 0x9e, 0x05, 0x15, 0xa6, 0x1a, 0x0f, 0xca, 0x6d, 0xeb, 0xa7, + 0xa4, 0x18, 0xe0, 0xf8, 0xd4, 0xa8, 0x3d, 0xf6, 0x75, 0x85, 0x1d, 0x0f, 0x8f, 0x9f, 0x87, 0x4d, + 0x02, 0xb6, 0xfe, 0x68, 0xe6, 0x0e, 0x62, 0xba, 0x68, 0x4e, 0x1a, 0x6f, 0x8e, 0xe6, 0xef, 0x97, + 0x82, 0xb0, 0x68, 0xcb, 0x4d, 0x7e, 0x33, 0x2d, 0x6d, 0xf0, 0x9c, 0xfe, 0x5b, 0x7a, 0x85, 0x28, + 0xae, 0xd1, 0x05, 0x9c, 0x2f, 0xad, 0x4f, 0x03, 0x1b, 0x1c, 0x46, 0xcb, 0x62, 0x2f, 0x3e, 0x00, + 0x7c, 0xb7, 0x1a, 0x18, 0xb2, 0xbf, 0xe5, 0xbc, 0xc4, 0xcf, 0xa4, 0x6f, 0x14, 0x53, 0x29, 0x09, + 0x67, 0x08, 0xf1, 0x9a, 0x07, 0xee, 0xc4, 0x06, 0xde, 0x16, 0x1d, 0x70, 0x26, 0x56, 0x0f, 0x57, + 0x25, 0x8d, 0xd5, 0x5d, 0xd7, 0xf3, 0x6e, 0xa3, 0x24, 0x65, 0x35, 0xfd, 0xd0, 0x3f, 0xd1, 0x56, + 0x8f, 0xd4, 0x5d, 0xf8, 0x9d, 0x64, 0x7e, 0x43, 0xcf, 0x78, 0xea, 0x58, 0x28, 0x55, 0x6d, 0x6b, + 0xcd, 0x3f, 0x2e, 0x37, 0x8a, 0x8a, 0xd6, 0xe6, 0x74, 0xa2, 0xc8, 0xba, 0xde, 0x94, 0xcb, 0xd1, + 0xcd, 0xab, 0xc1, 0xf9, 0x1a, 0x6a, 0x66, 0xab, 0x40, 0xea, 0xfb, 0x91, 0x22, 0xbe, 0xba, 0xa9, + 0x95, 0x23, 0xca, 0x62, 0x69, 0xec, 0x86, 0x2c, 0xb4, 0x74, 0x8d, 0x50, 0x60, 0x2e, 0xc3, 0x79, + 0xf9, 0x32, 0x3c, 0x66, 0xf1, 0x6a, 0x3a, 0xcd, 0x2a, 0xfe, 0x81, 0x44, 0x1a, 0xbb, 0xb3, 0xb1, + 0xcb, 0xd2, 0x23, 0x86, 0x4d, 0x0c, 0xcb, 0x9f, 0xa2, 0x89, 0x8e, 0x16, 0x1e, 0x4b, 0x02, 0xdd, + 0x87, 0x1c, 0xcf, 0x65, 0x09, 0xc7, 0x95, 0xa5, 0xbc, 0x5f, 0x9e, 0xf0, 0xc3, 0xe4, 0x7a, 0x96, + 0x0e, 0x0b, 0xf4, 0x49, 0xc8, 0xd7, 0xfb, 0xbd, 0xd5, 0x19, 0x4e, 0x85, 0x11, 0x71, 0xd2, 0x6e, + 0xfe, 0x2a, 0xbf, 0xed, 0x2b, 0x07, 0xd2, 0x75, 0x9e, 0x52, 0x27, 0x45, 0xd2, 0x60, 0x0b, 0x56, + 0xb1, 0xe5, 0x14, 0x28, 0x3c, 0x2b, 0xbe, 0x71, 0xbd, 0x31, 0x43, 0xa1, 0x1f, 0xee, 0xba, 0x45, + 0xf0, 0xc7, 0x6c, 0x2f, 0x5e, 0x9e, 0x51, 0x4a, 0x44, 0xee, 0x8a, 0x27, 0xc2, 0xd3, 0xc0, 0x16, + 0xe9, 0xfc, 0x03, 0xa0, 0x00, 0xa5, 0xe7, 0x08, 0xfe, 0x00, 0xce, 0xbe, 0x8f, 0x65, 0xdf, 0xe9, + 0xf8, 0xca, 0x49, 0x8d, 0x82, 0xfb, 0x8e, 0x87, 0xf7, 0x99, 0x67, 0x66, 0x93, 0xae, 0x4a, 0x89, + 0x40, 0xe6, 0xd8, 0x1e, 0x20, 0xfe, 0x73, 0x85, 0xb6, 0x9e, 0x16, 0x39, 0xad, 0xe4, 0x2e, 0x87, + 0x3d, 0xd1, 0x55, 0xa6, 0xca, 0x39, 0xa3, 0x18, 0x00, 0x43, 0x51, 0x91, 0xfc, 0x3c, 0xa5, 0x20, + 0xc0, 0x9b, 0xf4, 0x30, 0x33, 0x3c, 0x24, 0xcb, 0x2d, 0xe1, 0x4c, 0x92, 0x2a, 0x1b, 0xc2, 0x23, + 0xf8, 0xc9, 0xa5, 0xd9, 0x8e, 0x06, 0x9e, 0xb3, 0x6b, 0xe3, 0x42, 0x7a, 0x90, 0x0d, 0x8a, 0x5f, + 0x7d, 0x33, 0xfd, 0x8b, 0xbe, 0x68, 0x35, 0x1e, 0x5f, 0xa4, 0xee, 0x76, 0xa9, 0x14, 0x08, 0x4a, + 0x88, 0x0d, 0x7a, 0xe0, 0xe8, 0x39, 0x33, 0xbe, 0x08, 0xbb, 0x36, 0xe2, 0x5d, 0x2a, 0xe3, 0x00, + 0xc7, 0x87, 0xad, 0x52, 0xb4, 0x2b, 0xaf, 0x7b, 0xf1, 0x19, 0x62, 0x2d, 0x0c, 0x0a, 0x19, 0xb4 + }, + { 0xb6, 0x3e, 0xef, 0x26, 0x87, 0xdf, 0xde, 0x55, 0x13, 0x99, 0x8b, 0xef, 0xe7, 0xc5, 0xd9, 0x65, + 0x24, 0x3b, 0xfa, 0xc0, 0x3d, 0x73, 0x1b, 0x6c, 0x5d, 0x35, 0x19, 0xf5, 0x0d, 0xe5, 0x19, 0xeb, + 0x70, 0xa7, 0xc3, 0x87, 0x50, 0x97, 0x55, 0x17, 0xb1, 0x76, 0xc5, 0xae, 0xb9, 0x11, 0x52, 0xc0, + 0x48, 0x08, 0x88, 0x7e, 0x9e, 0x06, 0x97, 0x63, 0xe3, 0x7c, 0x13, 0x09, 0x4a, 0x68, 0x7e, 0xa3, + 0xb9, 0x07, 0x72, 0xf2, 0x8b, 0x89, 0x22, 0x14, 0xa4, 0x4d, 0xd6, 0xb8, 0x4a, 0xbb, 0xc3, 0x20, + 0x29, 0x8d, 0x6a, 0x3f, 0x7d, 0x1b, 0xfb, 0x5c, 0x1d, 0x0c, 0x9d, 0xdd, 0xdb, 0x24, 0x3c, 0xd6, + 0x48, 0xb9, 0x91, 0x55, 0xe9, 0x78, 0x8f, 0x43, 0x31, 0x57, 0x3d, 0xce, 0xc7, 0xac, 0xfb, 0x56, + 0xb9, 0x55, 0x57, 0x68, 0x6d, 0x76, 0x9c, 0x0e, 0xc1, 0x96, 0x2d, 0x7b, 0x4f, 0x67, 0x55, 0xfd, + 0x5a, 0xbe, 0x4f, 0x3c, 0xb2, 0x86, 0x0b, 0x55, 0x7c, 0x41, 0x80, 0x22, 0x19, 0x8b, 0x64, 0xb8, + 0x44, 0x5d, 0x50, 0xf0, 0x13, 0x1b, 0x58, 0xa0, 0xfc, 0x65, 0x99, 0x35, 0xe7, 0x6d, 0x62, 0x85, + 0x17, 0x21, 0x8b, 0x5a, 0x46, 0xfc, 0xaa, 0xab, 0x59, 0xfd, 0xd9, 0xb7, 0xdc, 0x72, 0x4f, 0x15, + 0x19, 0x9d, 0x87, 0x35, 0x90, 0xb4, 0xd5, 0xbc, 0x5e, 0xd8, 0xfc, 0x73, 0x75, 0x50, 0xe8, 0xf8, + 0x2e, 0xbe, 0x44, 0xcb, 0x28, 0x85, 0xc5, 0x9d, 0x05, 0x1d, 0xda, 0xb9, 0xa4, 0x39, 0x04, 0x2a, + 0xc6, 0x33, 0xe8, 0xd3, 0xda, 0xbd, 0x23, 0x2f, 0xfb, 0xb3, 0xb7, 0xab, 0x90, 0xc8, 0xb7, 0xe2, + 0x40, 0xf5, 0xc8, 0xa7, 0x27, 0x4b, 0x32, 0x9e, 0x40, 0x24, 0x72, 0x2c, 0xe5, 0xcb, 0x01, 0x12, + 0x53, 0xad, 0x9d, 0x14, 0x4e, 0xca, 0x2c, 0xae, 0x28, 0xa2, 0x1f, 0xf6, 0xd6, 0x3d, 0xb6, 0xe5, + 0x8c, 0xb0, 0x3a, 0x5f, 0x15, 0x99, 0xa0, 0xb8, 0x52, 0x65, 0xec, 0x8d, 0x1a, 0x12, 0x04, 0x2c, + 0xf6, 0xf9, 0x28, 0x52, 0x2d, 0x8e, 0x97, 0x2f, 0x5f, 0x81, 0x64, 0xdb, 0x98, 0xa6, 0xbe, 0x92, + 0x60, 0x52, 0xdc, 0x59, 0x96, 0x66, 0x8d, 0xe3, 0x70, 0xd7, 0x58, 0xe1, 0x97, 0xee, 0x4a, 0xfa, + 0xe7, 0x72, 0x8b, 0xfc, 0x60, 0x0c, 0x74, 0x54, 0xc7, 0xe5, 0x1c, 0xb6, 0x7e, 0xbe, 0xe4, 0x71, + 0xcd, 0x01, 0xb2, 0x64, 0x8b, 0x48, 0x56, 0xb3, 0x07, 0x73, 0xd3, 0xa6, 0xa0, 0xc5, 0x8b, 0x7b, + 0x9c, 0x88, 0xf8, 0x8e, 0x1d, 0x7a, 0x50, 0x81, 0xe6, 0x6e, 0xf7, 0x57, 0x9a, 0x0a, 0xca, 0xc8, + 0x2b, 0xdc, 0xe4, 0x6b, 0x81, 0x69, 0xe9, 0xde, 0x6e, 0x89, 0x56, 0x29, 0x25, 0x1a, 0x39, 0x7b, + 0x1c, 0x97, 0x94, 0x1d, 0xd4, 0x59, 0x22, 0xf6, 0xf2, 0x49, 0x33, 0x3b, 0x7c, 0x27, 0x65, 0x99, + 0xcb, 0x89, 0x7a, 0xf0, 0xc4, 0xde, 0x92, 0x1e, 0x7b, 0xa6, 0x56, 0xcf, 0xb8, 0xbe, 0x73, 0x5c, + 0xd1, 0x56, 0xbd, 0xe8, 0x00, 0x34, 0x97, 0x92, 0x46, 0x81, 0x1e, 0xf8, 0xad, 0xf5, 0xc1, 0x5a, + 0x8d, 0xa0, 0xd8, 0xd8, 0x84, 0xf8, 0x60, 0xe8, 0x81, 0x68, 0xe6, 0xc4, 0x3e, 0x10, 0x3e, 0xdf, + 0x64, 0x65, 0x6d, 0x7b, 0x36, 0x9e, 0x3e, 0xa5, 0x85, 0x8e, 0x66, 0x53, 0x2c, 0x11, 0x4d, 0xe1, + 0x9e, 0x82, 0x97, 0xf8, 0x88, 0x01, 0xb2, 0x82, 0x28, 0xe1, 0xbf, 0x8f, 0xce, 0xc3, 0x74, 0x5d, + 0x13, 0x81, 0x17, 0xc8, 0x2a, 0xd4, 0x04, 0x61, 0xd9, 0xa2, 0x7e, 0x73, 0x52, 0x12, 0x14, 0x15, + 0x0d, 0x0f, 0x1c, 0xee, 0x02, 0xed, 0x57, 0xeb, 0xba, 0xf5, 0xad, 0x11, 0x49, 0xcb, 0xf5, 0xfb, + 0x17, 0xd9, 0x9f, 0xe1, 0xe8, 0x99, 0x9d, 0x63, 0xdb, 0x3b, 0xbd, 0xca, 0xbe, 0x2d, 0x7a, 0xc5, + 0x9d, 0xb0, 0x81, 0xc6, 0xe9, 0x7e, 0xce, 0x23, 0x49, 0x3b, 0xf8, 0x6e, 0x21, 0xc7, 0x94, 0x5e, + 0x8c, 0x05, 0xdd, 0xa6, 0xfa, 0xbd, 0x44, 0xd0, 0x9f, 0x6d, 0xa6, 0x23, 0x9f, 0x9a, 0xfc, 0x50, + 0x62, 0x58, 0x52, 0xe3, 0x78, 0x50, 0x2a, 0x42, 0x3d, 0xdb, 0x30, 0x60, 0xdc, 0x82, 0x3b, 0x4d, + 0x5a, 0x11, 0x27, 0x09, 0xd2, 0xda, 0x53, 0x93, 0x63, 0x7d, 0xd8, 0x53, 0x09, 0x4d, 0x66, 0x6e, + 0x9d, 0xcf, 0x8b, 0xb4, 0x34, 0x63, 0x00, 0xf5, 0xc7, 0xf7, 0xe3, 0x70, 0xd0, 0x0c, 0xd4, 0xd4, + 0xa9, 0x40, 0x68, 0x52, 0x18, 0xbd, 0x3e, 0x2d, 0x6b, 0x2c, 0x35, 0x1d, 0xac, 0x85, 0x02, 0xc3, + 0x5f, 0xf3, 0x6c, 0xb3, 0x10, 0x87, 0x0d, 0xcd, 0xc1, 0x06, 0xcf, 0x9b, 0x7f, 0xd8, 0x6f, 0x5f, + 0x55, 0xda, 0x53, 0xf8, 0x3c, 0x06, 0x6a, 0xa3, 0x77, 0x51, 0xae, 0xb8, 0x90, 0xa9, 0x4e, 0xa5, + 0x72, 0x47, 0x98, 0x28, 0x22, 0x4b, 0xe1, 0xe2, 0x61, 0xbb, 0xef, 0xdd, 0x44, 0x78, 0x1d, 0x4b, + 0xe7, 0xab, 0x0c, 0x78, 0xf3, 0x70, 0x5d, 0x01, 0x65, 0x27, 0x41, 0x81, 0x3b, 0xf2, 0xaa, 0x99, + 0x09, 0x71, 0xfc, 0x38, 0x71, 0xc8, 0x36, 0x59, 0x63, 0xf0, 0x03, 0x26, 0x9e, 0x5d, 0x0d, 0x71, + 0x9c, 0x9a, 0xee, 0xb7, 0xf3, 0x56, 0xd3, 0xf8, 0x76, 0xe8, 0x9e, 0x52, 0xcf, 0x6f, 0x85, 0x0c, + 0xab, 0x14, 0x0e, 0xc2, 0x50, 0xf2, 0x59, 0x3c, 0x0e, 0x06, 0xf8, 0x39, 0xc0, 0x33, 0x6a, 0x2d, + 0xe0, 0xdf, 0xdc, 0x73, 0x92, 0xe0, 0x29, 0x19, 0xb8, 0x24, 0x03, 0x08, 0xa4, 0xcf, 0x81, 0xc4, + 0xf7, 0x86, 0xc7, 0x7c, 0xd6, 0xcb, 0x3d, 0x31, 0xa0, 0x4a, 0xce, 0xf6, 0xca, 0x46, 0x6f, 0x58, + 0xe2, 0x69, 0x99, 0x32, 0xb1, 0x62, 0xa4, 0x1d, 0x17, 0x52, 0xb5, 0xad, 0xc8, 0x89, 0x1c, 0x8d, + 0x94, 0xf5, 0x03, 0xdf, 0xeb, 0x0c, 0x9d, 0x81, 0xa6, 0xe5, 0x5b, 0x89, 0x42, 0x7e, 0x3b, 0xc3, + 0x9b, 0xcd, 0xaf, 0x49, 0x89, 0x6e, 0x1e, 0xd5, 0x8f, 0x31, 0xbc, 0xd2, 0x05, 0xc6, 0x51, 0x95, + 0xf9, 0x5b, 0x92, 0x5a, 0x62, 0xbe, 0xc5, 0x02, 0xa9, 0xbf, 0x80, 0x01, 0x36, 0x68, 0xe2, 0xa4, + 0xe7, 0x70, 0x6b, 0x5d, 0xbc, 0x18, 0x83, 0x2b, 0x06, 0x5b, 0x38, 0x86, 0xcb, 0xab, 0xb6, 0x11, + 0x73, 0xe0, 0xb0, 0x4c, 0xae, 0x4c, 0x75, 0x53, 0xd0, 0xeb, 0x52, 0xd3, 0x9c, 0xd0, 0x3f, 0x7e, + 0x1d, 0x3e, 0x5a, 0xfa, 0x47, 0xea, 0xbc, 0xb6, 0x4a, 0xa6, 0xe8, 0x80, 0xa4, 0x67, 0x9f, 0x8a, + 0xee, 0x1b, 0x38, 0x4d, 0xae, 0x76, 0x5f, 0xf3, 0xdf, 0x16, 0xa5, 0xcc, 0x69, 0x71, 0xf3, 0x07, + 0xa9, 0x89, 0xd9, 0xa7, 0xc7, 0x07, 0x64, 0x78, 0xb4, 0xbb, 0x6b, 0xf0, 0x85, 0x9b, 0xae, 0x73, + 0x09, 0xab, 0x27, 0x3c, 0x0b, 0xc3, 0xc4, 0xb6, 0x1f, 0x68, 0x8c, 0xdd, 0xcf, 0x2f, 0x40, 0x79, + 0x36, 0x91, 0x36, 0x0b, 0x92, 0xfe, 0xe5, 0x23, 0xf4, 0x74, 0x9b, 0x77, 0xa6, 0x90, 0x6e, 0x68, + 0xe7, 0xc1, 0xf7, 0x92, 0xa3, 0xdf, 0xaf, 0x06, 0xa3, 0x81, 0x43, 0x5e, 0x45, 0x65, 0xf8, 0xf2, + 0xcf, 0x1b, 0xd2, 0x98, 0x1e, 0xda, 0x76, 0x83, 0x77, 0x78, 0xa1, 0xca, 0x47, 0xbb, 0x6a, 0xb4, + 0x50, 0xf9, 0x3c, 0x87, 0xa0, 0x6b, 0x4b, 0x8c, 0x80, 0xda, 0x07, 0x2f, 0xaa, 0xc8, 0x53, 0x3a, + 0x93, 0xbc, 0xe1, 0x43, 0x4d, 0xce, 0x6a, 0x7d, 0x00, 0x9f, 0x32, 0x7b, 0xee, 0x1a, 0x36, 0x8b, + 0x88, 0x27, 0x0a, 0x78, 0x86, 0xb5, 0xd5, 0xaa, 0x59, 0x3c, 0x56, 0x4e, 0x3a, 0x55, 0xde, 0x85, + 0x5f, 0x39, 0x24, 0xbe, 0xfe, 0x24, 0x62, 0x22, 0xd8, 0x8b, 0x7c, 0x6e, 0x96, 0xd5, 0x02, 0x74 + }, + { 0x0c, 0x89, 0x3f, 0xc1, 0x7d, 0xd6, 0xe1, 0x67, 0x36, 0x0e, 0x3b, 0x78, 0x53, 0xc1, 0x21, 0x7e, + 0xa4, 0x53, 0x6b, 0xfd, 0x53, 0x6f, 0x0e, 0xa6, 0xac, 0x5a, 0x84, 0x32, 0xc6, 0x5a, 0x3c, 0xa5, + 0xa5, 0x00, 0x18, 0xd7, 0x42, 0x58, 0xb6, 0xe8, 0x32, 0xc7, 0x7d, 0xa1, 0xf0, 0x24, 0x16, 0x9d, + 0x38, 0x18, 0xd7, 0xbd, 0x56, 0xf0, 0xc0, 0x16, 0x0d, 0x1f, 0x16, 0x43, 0xe3, 0x94, 0x44, 0xaa, + 0x2f, 0x11, 0xba, 0x3a, 0x89, 0x12, 0xc1, 0x54, 0xf5, 0x8b, 0x9a, 0x97, 0x02, 0x51, 0x8f, 0xcb, + 0x1f, 0x08, 0xf4, 0xa4, 0x49, 0x72, 0x9a, 0x29, 0x20, 0xe0, 0x1b, 0x38, 0x2c, 0xd0, 0x96, 0x6c, + 0x69, 0x37, 0x58, 0x34, 0x3f, 0x10, 0xa2, 0xdb, 0x83, 0x03, 0xcc, 0xc3, 0xe1, 0x9b, 0xef, 0x5f, + 0x28, 0x1e, 0xe2, 0xf5, 0x2c, 0xfa, 0xf8, 0xc0, 0xeb, 0x91, 0x52, 0x5a, 0xc8, 0xdd, 0xd4, 0xf3, + 0x19, 0x7d, 0xc5, 0x87, 0xbf, 0x5c, 0xb1, 0x52, 0xa6, 0x11, 0xfb, 0x8d, 0x31, 0x0e, 0xcb, 0x17, + 0x0a, 0x8f, 0xa7, 0x90, 0xc2, 0x8a, 0xe3, 0x2a, 0xcc, 0x1f, 0x46, 0x06, 0x73, 0xd3, 0xf6, 0xc7, + 0x5c, 0x2b, 0x10, 0x65, 0xed, 0x8f, 0xe9, 0x55, 0x88, 0x7a, 0x3e, 0x41, 0x43, 0x79, 0xe0, 0x63, + 0xa3, 0xb2, 0x35, 0x53, 0x4d, 0x71, 0x4b, 0x85, 0xcf, 0xe9, 0x92, 0x1e, 0x58, 0x86, 0xf6, 0x81, + 0x7b, 0x07, 0x9a, 0x6a, 0x19, 0x12, 0x1f, 0x17, 0x6f, 0x48, 0x73, 0x29, 0x05, 0x5c, 0x11, 0x69, + 0x05, 0xcd, 0x41, 0xd6, 0x46, 0x95, 0xe3, 0x09, 0x6d, 0x3e, 0x8a, 0xdd, 0x9e, 0xf3, 0xb2, 0x5d, + 0xc5, 0xcc, 0x4b, 0x22, 0x46, 0x87, 0x1a, 0x3a, 0x14, 0x76, 0xa1, 0x42, 0xd0, 0x09, 0xd9, 0x3c, + 0xbb, 0x3e, 0x64, 0xdd, 0xc2, 0x32, 0x20, 0xa1, 0x2b, 0x4d, 0xd7, 0x9c, 0x30, 0x55, 0x96, 0x3f, + 0xef, 0x32, 0x41, 0x97, 0x3b, 0xf4, 0x13, 0x4e, 0x30, 0x54, 0x6c, 0x27, 0xbf, 0xb0, 0xc1, 0xcd, + 0xdf, 0x89, 0x0c, 0x1f, 0xda, 0x78, 0xc4, 0x63, 0xa3, 0x1f, 0x7c, 0xf8, 0x2d, 0x33, 0x78, 0xb1, + 0x75, 0x15, 0x9a, 0x6e, 0xeb, 0x12, 0x00, 0x5e, 0xa1, 0x34, 0x47, 0x9a, 0xec, 0xaf, 0x4c, 0x1e, + 0x73, 0xcb, 0xb3, 0xce, 0xb5, 0xb4, 0x9e, 0x5b, 0x71, 0x19, 0xc9, 0xe6, 0x9c, 0x17, 0x3b, 0x60, + 0x87, 0x4c, 0xc9, 0x00, 0xba, 0x4c, 0x49, 0x21, 0xb9, 0xd5, 0xcd, 0x3f, 0x2b, 0xb5, 0xe5, 0x1f, + 0x74, 0x01, 0xf0, 0x76, 0x9b, 0x52, 0xcc, 0x35, 0x80, 0x6b, 0xbd, 0x2e, 0xcd, 0x42, 0xa1, 0x88, + 0xf2, 0x97, 0xf2, 0x07, 0x0a, 0xfb, 0x5a, 0x36, 0x31, 0x0c, 0xca, 0xf9, 0xb2, 0x37, 0x49, 0xd1, + 0x44, 0xbb, 0xc5, 0x8d, 0xa6, 0x5c, 0x33, 0x3c, 0x43, 0x19, 0x50, 0xce, 0xf1, 0xfb, 0xf0, 0xe3, + 0x9a, 0x2e, 0xd4, 0x55, 0xa3, 0x49, 0x85, 0x08, 0x41, 0x33, 0x6a, 0x77, 0x43, 0xb7, 0xea, 0x20, + 0xc8, 0xb1, 0xc7, 0x68, 0x87, 0xeb, 0x7e, 0x34, 0x4d, 0xec, 0x31, 0xcd, 0x63, 0xf2, 0xba, 0x8d, + 0xe8, 0x6e, 0xcb, 0x08, 0x78, 0x43, 0xd3, 0xbe, 0x5d, 0xd5, 0x1d, 0x5f, 0x3b, 0x59, 0xd9, 0xe8, + 0xda, 0xaf, 0x8c, 0xe1, 0xda, 0x06, 0x50, 0x8d, 0xd1, 0xfb, 0x6b, 0xea, 0x2c, 0x2c, 0x78, 0x5a, + 0xd4, 0x35, 0x4f, 0xd4, 0x34, 0xa6, 0x24, 0xd2, 0x1b, 0x20, 0xa3, 0xaf, 0x22, 0x4e, 0x9f, 0xcd, + 0x70, 0x6b, 0xe9, 0x59, 0x99, 0x6c, 0xfe, 0x6d, 0x8d, 0x24, 0x7a, 0xc1, 0x39, 0xfc, 0x53, 0x34, + 0xd9, 0x4d, 0x88, 0xd2, 0x22, 0xd8, 0x34, 0xae, 0xb1, 0x8e, 0xca, 0xc2, 0x2b, 0x88, 0x9f, 0x31, + 0x16, 0xb9, 0x7b, 0x70, 0x17, 0xde, 0x78, 0x16, 0x89, 0x0c, 0x4d, 0xd1, 0xc6, 0xa6, 0xb3, 0xe5, + 0x87, 0x85, 0x75, 0x51, 0xe9, 0x8e, 0xf6, 0xf6, 0xae, 0x5e, 0x53, 0x78, 0x29, 0x48, 0x6f, 0xf4, + 0x26, 0x9d, 0x00, 0x1b, 0x1b, 0x4b, 0xbd, 0x1f, 0x4d, 0x21, 0xb1, 0xee, 0x80, 0xef, 0x0a, 0xe1, + 0x09, 0xe5, 0x12, 0x3a, 0xa2, 0xa7, 0xd7, 0xdd, 0x42, 0x40, 0x87, 0x0d, 0x7d, 0xf7, 0xb1, 0x6a, + 0x47, 0xc6, 0xf7, 0x70, 0x8b, 0x74, 0x80, 0x11, 0xf3, 0x20, 0xb2, 0x9f, 0xd7, 0x5b, 0x53, 0x83, + 0x38, 0x86, 0x15, 0x77, 0xbb, 0xb8, 0x51, 0x1a, 0xb3, 0xc9, 0xfa, 0x1b, 0x71, 0xd4, 0xe3, 0x05, + 0xaf, 0xe1, 0x19, 0xc9, 0x32, 0x82, 0x57, 0xd3, 0xa2, 0x94, 0x5d, 0xd8, 0x0c, 0x6f, 0xdb, 0x4a, + 0xb1, 0x85, 0xb8, 0xe7, 0x30, 0xcd, 0x64, 0xf2, 0x82, 0x29, 0xf8, 0x42, 0x91, 0xeb, 0xb8, 0x3b, + 0xb0, 0x53, 0x0c, 0xa6, 0x0c, 0x09, 0x16, 0x73, 0xe5, 0xda, 0x7c, 0xb2, 0x6c, 0x83, 0xc1, 0x8a, + 0x70, 0xa1, 0x0e, 0x58, 0xa2, 0xcf, 0x67, 0xe2, 0xa1, 0x9b, 0x25, 0xf3, 0x71, 0xea, 0x5e, 0x27, + 0xfe, 0xcf, 0xf6, 0xdf, 0xba, 0xfd, 0xbb, 0xc3, 0x77, 0x29, 0xb0, 0x7a, 0x4a, 0xae, 0xaf, 0x1a, + 0x6e, 0xf0, 0x5c, 0x07, 0xb9, 0x29, 0xbc, 0x54, 0x5e, 0x20, 0xbd, 0xf3, 0x71, 0x3d, 0x4e, 0x61, + 0x47, 0x55, 0x56, 0x9b, 0x80, 0x21, 0x84, 0x5e, 0xe1, 0x16, 0x89, 0xaf, 0x25, 0x3b, 0x55, 0x74, + 0xc9, 0x3f, 0x14, 0x31, 0x5d, 0x12, 0xda, 0xfc, 0x6c, 0xf1, 0x15, 0xf6, 0xeb, 0xfa, 0x16, 0x8d, + 0x88, 0x08, 0xa0, 0x90, 0x57, 0x53, 0x92, 0x6d, 0x8f, 0x1b, 0xfc, 0x6d, 0x84, 0x2d, 0x23, 0xd8, + 0xed, 0x84, 0xc4, 0x28, 0x4a, 0x13, 0x39, 0x4b, 0x90, 0x3b, 0xb3, 0xf2, 0x61, 0x29, 0x98, 0x29, + 0xac, 0x6b, 0x3b, 0x12, 0x9a, 0x5d, 0xb8, 0xe2, 0xbe, 0xa2, 0xd1, 0xbb, 0x0f, 0x5f, 0xb8, 0xdf, + 0x41, 0x06, 0xac, 0x73, 0x70, 0x34, 0x95, 0x6f, 0x79, 0x94, 0xaa, 0x8c, 0x17, 0xcf, 0x55, 0x0c, + 0xeb, 0x81, 0x35, 0x5f, 0xc4, 0xae, 0xdf, 0x72, 0xd2, 0x0c, 0x73, 0x46, 0x52, 0xa9, 0x99, 0x0c, + 0xdd, 0x91, 0x49, 0x70, 0xb0, 0x62, 0x19, 0x7a, 0x37, 0xb6, 0x89, 0x3c, 0xa8, 0x57, 0x25, 0x24, + 0x74, 0x49, 0x56, 0xc3, 0xc5, 0x84, 0x8a, 0xf9, 0x93, 0x38, 0xb9, 0x01, 0xbe, 0xa2, 0x98, 0xd3, + 0xc4, 0x5b, 0x78, 0x0e, 0x69, 0x82, 0xdb, 0x1e, 0xd7, 0xfb, 0x90, 0x95, 0x0e, 0xc0, 0xf6, 0xea, + 0xcf, 0x1c, 0xf9, 0xf8, 0x6c, 0x08, 0xee, 0xb2, 0xce, 0x18, 0x16, 0x35, 0x5c, 0x64, 0x86, 0x9e, + 0x1f, 0xfd, 0xac, 0xfb, 0x5d, 0xb2, 0x3c, 0x7f, 0xae, 0x18, 0x7f, 0x2f, 0x9d, 0x27, 0x0c, 0x16, + 0x9d, 0x6b, 0x2f, 0x56, 0x5f, 0xda, 0x3c, 0xc3, 0xdb, 0xb0, 0xb1, 0x70, 0xae, 0xed, 0x94, 0x45, + 0x01, 0x1d, 0xa8, 0xf3, 0x67, 0x45, 0xa2, 0xa0, 0xb8, 0x98, 0xa1, 0xc4, 0x77, 0x18, 0x27, 0xfb, + 0x00, 0x68, 0xaf, 0x4a, 0x38, 0x95, 0x6d, 0xaa, 0x85, 0x30, 0xf6, 0xe8, 0x55, 0x92, 0xfe, 0x81, + 0x30, 0x22, 0x45, 0x86, 0x8a, 0xe1, 0x13, 0xe9, 0xa9, 0x9b, 0x75, 0xf4, 0xf0, 0x37, 0x47, 0x31, + 0x58, 0xfe, 0x22, 0x96, 0x24, 0xb4, 0x45, 0x00, 0xdd, 0x77, 0x0b, 0xbd, 0xd7, 0xf5, 0x69, 0xdb, + 0x73, 0xa2, 0xcb, 0xe7, 0xd5, 0x61, 0x25, 0x47, 0x22, 0x57, 0x93, 0x2b, 0x70, 0xbb, 0x57, 0xea, + 0xca, 0xbc, 0x22, 0xdb, 0xa6, 0x7c, 0xda, 0x10, 0x6e, 0xac, 0xaf, 0xab, 0x32, 0x1f, 0x82, 0x92, + 0xe0, 0xe2, 0x58, 0x56, 0x9a, 0xd3, 0xd7, 0x5f, 0x82, 0xd2, 0x33, 0x38, 0x3a, 0x33, 0x56, 0x85, + 0xfe, 0x13, 0x9b, 0xeb, 0xe6, 0x45, 0x53, 0xce, 0x53, 0x48, 0x15, 0xa0, 0x8c, 0x17, 0x5e, 0xf4, + 0xb7, 0xfa, 0xc8, 0x7e, 0x78, 0x3a, 0xbb, 0x68, 0xea, 0x69, 0xe2, 0x09, 0xb9, 0x1d, 0x86, 0xd7, + 0xa8, 0x7e, 0xf4, 0x64, 0x1c, 0xc1, 0x27, 0xa9, 0xbd, 0x28, 0x19, 0xc3, 0xaa, 0x9e, 0x0d, 0xbe, + 0x3d, 0x18, 0xbc, 0x65, 0xbf, 0x74, 0x04, 0x0c, 0xd8, 0x8e, 0xef, 0x12, 0xbe, 0xd8, 0x13, 0xb4, + 0x58, 0x08, 0x81, 0x15, 0x84, 0xb1, 0x92, 0xa8, 0x52, 0x1f, 0x72, 0x59, 0x95, 0x6e, 0xf2, 0xe7, + 0x18, 0x6a, 0x1f, 0x6b, 0xa8, 0xd7, 0xeb, 0xee, 0xef, 0x4a, 0xf5, 0xdb, 0x25, 0x5d, 0xb6, 0x27, + 0x10, 0xb2, 0xbe, 0xa7, 0x79, 0x82, 0x99, 0x71, 0xf2, 0x8d, 0x47, 0x18, 0xef, 0x8d, 0x5d, 0x6a, + 0xbe, 0x24, 0xbd, 0xc4, 0xdc, 0xfc, 0x02, 0x4b, 0x65, 0x04, 0x1e, 0x3c, 0x81, 0x48, 0xd7, 0xe9, + 0x18, 0x3c, 0xe7, 0x1e, 0x15, 0x67, 0x30, 0x9d, 0x6f, 0x6f, 0xb4, 0x69, 0x8b, 0x36, 0xce, 0x89, + 0x5b, 0x29, 0x6c, 0x0a, 0xd9, 0x41, 0xc3, 0x25, 0x8c, 0x03, 0x8b, 0xb3, 0x3a, 0xbb, 0xad, 0x95, + 0x9f, 0xcb, 0x4e, 0x89, 0xeb, 0x5f, 0xf8, 0xed, 0x96, 0x77, 0xbf, 0x0a, 0xa9, 0xca, 0x8b, 0x0e, + 0xbe, 0xd3, 0x3b, 0x49, 0xa7, 0x71, 0x25, 0x99, 0x12, 0x35, 0x73, 0x7e, 0x8f, 0x8a, 0xd5, 0x0b, + 0x9b, 0xf8, 0x03, 0x99, 0x5e, 0xa9, 0x23, 0xd0, 0x2c, 0x9d, 0x35, 0x9b, 0x74, 0x5f, 0xe7, 0xf4, + 0xd4, 0x61, 0x2c, 0x22, 0x5f, 0x28, 0x6a, 0xc2, 0x4f, 0xb5, 0x63, 0xbe, 0x27, 0x3c, 0xf0, 0x90, + 0x73, 0xb7, 0x48, 0x68, 0xfe, 0x31, 0xea, 0xcc, 0x48, 0xbf, 0xf5, 0x9a, 0x31, 0x4f, 0xcb, 0x24, + 0x1f, 0x7d, 0x0a, 0x70, 0x0f, 0x63, 0xe0, 0xba, 0x51, 0x94, 0x32, 0x60, 0x82, 0x5b, 0xb5, 0x30, + 0xe8, 0xa3, 0x56, 0x18, 0x8a, 0x64, 0x2d, 0x34, 0x96, 0xb1, 0x2e, 0x3f, 0x9d, 0x69, 0xf7, 0x89, + 0xb3, 0x6d, 0xb6, 0xf2, 0x6c, 0xc2, 0xf7, 0x34, 0xf4, 0x5f, 0x24, 0x1b, 0xeb, 0x96, 0x04, 0xc5, + 0xcb, 0x2d, 0xec, 0xb5, 0xf6, 0xfd, 0x9f, 0xc1, 0x01, 0x5b, 0x01, 0xc6, 0x0e, 0x29, 0x85, 0x43, + 0x3f, 0x5f, 0x97, 0x8b, 0xdd, 0xf8, 0x37, 0x2b, 0xb5, 0xea, 0xb2, 0x1c, 0x57, 0x36, 0x74, 0x52, + 0xef, 0x2a, 0x28, 0xe1, 0x19, 0x41, 0x23, 0x83, 0x37, 0x4f, 0x15, 0xa8, 0xb6, 0x80, 0x26, 0x32, + 0x90, 0x57, 0x85, 0x79, 0x59, 0xf3, 0x8b, 0x2e, 0x9a, 0xdf, 0x89, 0xe6, 0xc0, 0x5c, 0xe4, 0xf8, + 0xe9, 0x3e, 0x31, 0xcc, 0x5c, 0x27, 0xb3, 0xa2, 0xa0, 0x6a, 0x98, 0x2d, 0xaf, 0xb7, 0x9a, 0x8c, + 0x27, 0x3d, 0xc9, 0x26, 0x9a, 0x2a, 0x76, 0xc7, 0xc7, 0x82, 0x2c, 0xc9, 0x71, 0x9d, 0x80, 0x44, + 0x0b, 0xb1, 0x2f, 0xec, 0x12, 0xf7, 0x72, 0x84, 0x33, 0xea, 0x30, 0xf4, 0x2c, 0xd5, 0xf0, 0xe9, + 0x41, 0x92, 0xb1, 0xf9, 0x26, 0xa9, 0x9c, 0x73, 0x3a, 0x42, 0xc8, 0x91, 0xc7, 0x64, 0xc8, 0x1a, + 0x2d, 0x1f, 0x0d, 0x0d, 0xd2, 0xdd, 0x53, 0xc2, 0xad, 0x92, 0x4c, 0xe7, 0x67, 0x23, 0xf3, 0x47, + 0xf9, 0x3e, 0x1f, 0xb0, 0xad, 0x46, 0x28, 0xbb, 0x20, 0x86, 0xbc, 0xd2, 0xe8, 0xa8, 0x16, 0xe7, + 0xb9, 0x85, 0x88, 0x17, 0x78, 0xdf, 0xe2, 0x7f, 0xb6, 0x42, 0x75, 0x07, 0xc4, 0x37, 0x61, 0x80, + 0xe1, 0x02, 0xb6, 0xc7, 0x3d, 0x84, 0x93, 0xe3, 0x5f, 0x3d, 0x3d, 0x6b, 0xf1, 0x76, 0x1a, 0x95, + 0x77, 0x3b, 0x0d, 0x31, 0x2c, 0xd4, 0xa5, 0x8f, 0x62, 0x96, 0xfb, 0xb0, 0xa6, 0x19, 0x54, 0xc9, + 0xa3, 0x0c, 0x11, 0x65, 0xc5, 0xb2, 0x47, 0xb0, 0xb9, 0xac, 0xb5, 0xa1, 0x14, 0xc9, 0xdd, 0x9d, + 0xa2, 0x43, 0xe3, 0x9d, 0x03, 0xc3, 0x9f, 0xfc, 0x9b, 0x0e, 0x9d, 0xc7, 0x7a, 0xef, 0x75, 0x9c, + 0x29, 0x2f, 0x76, 0x50, 0x78, 0xb2, 0x9e, 0xc9, 0x1d, 0x00, 0x4f, 0x74, 0x2f, 0x34, 0xb8, 0xee, + 0xc4, 0x80, 0x24, 0xe6, 0xba, 0x33, 0x6c, 0x6a, 0xf1, 0x27, 0x91, 0x42, 0x78, 0xc5, 0x61, 0x9d, + 0xc8, 0x31, 0xb5, 0x71, 0x77, 0xf0, 0xba, 0x34, 0x90, 0x1e, 0x24, 0x91, 0x57, 0xda, 0xc9, 0xfb, + 0xd2, 0x4b, 0xfa, 0xd4, 0x05, 0xf1, 0x7b, 0xc1, 0x4f, 0x00, 0x82, 0xa8, 0x98, 0xdb, 0xcd, 0x01, + 0xf5, 0xc9, 0x75, 0x5c, 0x61, 0x16, 0xc4, 0x63, 0x4a, 0x35, 0xa0, 0x70, 0xd7, 0x41, 0x6f, 0x8c, + 0x12, 0xec, 0xbb, 0xa8, 0xe5, 0xc4, 0xe9, 0xca, 0x0f, 0xfd, 0xfb, 0xf4, 0x3e, 0x0e, 0xee, 0xe0, + 0xf5, 0xb4, 0xa0, 0x5f, 0x24, 0xde, 0x02, 0x67, 0x6f, 0x97, 0x96, 0x1f, 0x29, 0x66, 0x32, 0xc1, + 0x3d, 0x6f, 0x3c, 0x22, 0xac, 0x91, 0x74, 0x0c, 0xfb, 0xef, 0xb7, 0x61, 0x15, 0xc6, 0x97, 0x11, + 0x1c, 0x6b, 0x5c, 0x9f, 0xb7, 0xa9, 0x40, 0xb1, 0xf1, 0x47, 0x73, 0x32, 0x58, 0xb2, 0xb8, 0xd3, + 0x77, 0x5e, 0x05, 0xd2, 0xfb, 0x6f, 0x0a, 0x93, 0xb3, 0x32, 0x66, 0x9f, 0xa7, 0x08, 0x93, 0xec, + 0x0c, 0xfd, 0x04, 0xbd, 0x1b, 0x38, 0x31, 0xee, 0x11, 0xd4, 0x2b, 0x5a, 0x65, 0x35, 0x30, 0x0d, + 0x79, 0xdb, 0xc0, 0x32, 0x6e, 0x32, 0x7a, 0x0d, 0xed, 0x58, 0x5e, 0xf2, 0x29, 0x02, 0xc1, 0x97, + 0x78, 0x8e, 0xbe, 0x7e, 0x34, 0x1d, 0x0d, 0x82, 0x0e, 0xec, 0x51, 0x2f, 0x1a, 0xb5, 0xb8, 0x79, + 0x8c, 0xa0, 0x8b, 0x01, 0x47, 0xe1, 0xc3, 0xb4, 0x28, 0xcf, 0xb4, 0xba, 0xf1, 0xba, 0x6d, 0x3c, + 0xf4, 0xec, 0x13, 0x06, 0xfb, 0x5b, 0x24, 0x16, 0x70, 0x35, 0xd5, 0x93, 0xcf, 0x14, 0x42, 0xce, + 0xc2, 0x4f, 0x7b, 0x72, 0xbd, 0xa1, 0x76, 0xa8, 0x3b, 0x0b, 0x47, 0xe4, 0x32, 0x46, 0x61, 0xc4, + 0x3c, 0xd0, 0x16, 0x13, 0x87, 0xba, 0xc2, 0xbe, 0x81, 0xe5, 0xf9, 0x4f, 0xb1, 0x7a, 0x7a, 0x14, + 0xfe, 0xba, 0x06, 0xa0, 0x5e, 0x89, 0xbf, 0x06, 0x4c, 0xa9, 0x36, 0xbf, 0x5f, 0x12, 0x36, 0x89, + 0x8d, 0x3a, 0x9e, 0xc7, 0x5c, 0x48, 0xf3, 0x43, 0x61, 0xa0, 0xea, 0x4c, 0xe8, 0xe0, 0x22, 0x7b, + 0x36, 0x7e, 0xa9, 0xc7, 0xfb, 0xf6, 0x8a, 0x6e, 0xad, 0x25, 0x43, 0xc6, 0xca, 0xc2, 0x63, 0x79, + 0x7d, 0x6f, 0x08, 0x7a, 0xa4, 0x8a, 0xa7, 0xf4, 0x49, 0x0d, 0x88, 0xfb, 0x49, 0x5e, 0x6f, 0xf6, + 0x7c, 0x7e, 0x67, 0xcc, 0xba, 0xc1, 0x3e, 0x5f, 0x1c, 0x76, 0xa5, 0xc5, 0xf7, 0x1d, 0x8a, 0x39, + 0xd9, 0x1a, 0xfe, 0x0e, 0xaa, 0xe6, 0xaa, 0xa3, 0x6a, 0xb0, 0xe4, 0x6a, 0xef, 0xd1, 0xe4, 0x05, + 0x55, 0xc8, 0x87, 0x8a, 0xac, 0xed, 0x9b, 0xda, 0xe5, 0x49, 0xc3, 0xf2, 0x22, 0x83, 0x7c, 0xc4, + 0x07, 0x08, 0xe2, 0x59, 0x3c, 0xb3, 0x07, 0x28, 0xf9, 0x92, 0xdd, 0x72, 0x4d, 0x54, 0x29, 0x3d, + 0xc8, 0x55, 0x2f, 0x67, 0x88, 0x48, 0x39, 0xfa, 0x76, 0x23, 0x5f, 0x66, 0x7c, 0x86, 0x7e, 0xfa, + 0x6e, 0x12, 0x2c, 0x0c, 0x4f, 0x85, 0x3a, 0x10, 0xd9, 0x13, 0x75, 0xa4, 0x34, 0x04, 0x59, 0x0a, + 0xc0, 0x27, 0x3d, 0xba, 0xeb, 0x72, 0x16, 0xcb, 0xc4, 0x13, 0xad, 0x88, 0x9d, 0x02, 0x4f, 0xae, + 0x66, 0x95, 0x63, 0xa7, 0x88, 0x1e, 0xc7, 0xd6, 0x70, 0x8c, 0x49, 0x51, 0x52, 0x95, 0x59, 0x25, + 0x24, 0x50, 0xfa, 0x6e, 0xbd, 0xea, 0xce, 0x0e, 0x28, 0x66, 0xda, 0xdb, 0xaa, 0x4f, 0x62, 0xab, + 0x26, 0x1e, 0x25, 0xfd, 0x12, 0x9c, 0xb0, 0x41, 0x1c, 0x33, 0xc5, 0x37, 0xa0, 0x43, 0xa1, 0x4c, + 0x3d, 0x56, 0x13, 0x78, 0x1e, 0x76, 0xf0, 0x45, 0x14, 0xce, 0x79, 0xb4, 0xaf, 0x05, 0xde, 0x37 + }, + { 0xe4, 0x74, 0x5a, 0x93, 0x6b, 0x83, 0xe2, 0xa7, 0x31, 0x9d, 0x63, 0x5f, 0xb1, 0xc9, 0xd6, 0x81, + 0x0c, 0x0e, 0x8d, 0x59, 0xbc, 0xd0, 0xaf, 0x3a, 0x57, 0x1e, 0x06, 0xce, 0x80, 0x14, 0x17, 0x66, + 0xec, 0x45, 0xe2, 0xc0, 0xe2, 0x01, 0xf4, 0x66, 0x68, 0x6d, 0x85, 0x29, 0xf3, 0xb8, 0x3c, 0x9d, + 0xcb, 0xf7, 0xa6, 0x74, 0x09, 0xa2, 0x44, 0x2f, 0xb5, 0x76, 0x85, 0xd2, 0xdc, 0xd6, 0x2b, 0x36, + 0x59, 0x49, 0xdc, 0x19, 0x4e, 0x1e, 0x04, 0xc8, 0x48, 0xdc, 0x14, 0xcf, 0xf0, 0xd2, 0x17, 0x66, + 0x8d, 0x1e, 0x91, 0x30, 0xfd, 0x37, 0x1e, 0xf1, 0x3b, 0xab, 0x33, 0xbd, 0x92, 0xfd, 0x5e, 0xbc, + 0xd2, 0xc9, 0xc5, 0x60, 0x4c, 0x83, 0x42, 0xaa, 0x51, 0xbd, 0xb4, 0xe2, 0x8b, 0x08, 0x70, 0xe3, + 0xc7, 0x03, 0x4a, 0x00, 0xa2, 0x85, 0x8b, 0x41, 0xad, 0x2e, 0x93, 0x34, 0x31, 0x0a, 0x32, 0xf5, + 0xe8, 0xa8, 0x63, 0xe5, 0xa8, 0x74, 0x93, 0xc5, 0xa9, 0x4b, 0x0d, 0x88, 0xf1, 0x4b, 0x85, 0xa4, + 0xe7, 0xdd, 0x07, 0xd8, 0x8c, 0xd4, 0x20, 0x40, 0x21, 0xdf, 0x24, 0x66, 0x50, 0x17, 0xcd, 0xb5, + 0x8f, 0x85, 0x0a, 0x2e, 0x4e, 0x6a, 0x12, 0x63, 0xb6, 0xe0, 0x45, 0x29, 0xb7, 0x3a, 0xab, 0x92, + 0x64, 0x29, 0x96, 0x67, 0x04, 0x3e, 0x37, 0x7c, 0xef, 0xb3, 0x45, 0x5c, 0xb8, 0x00, 0x36, 0xee, + 0x6e, 0xcb, 0xb3, 0xdf, 0x4d, 0x9b, 0x26, 0xdc, 0x18, 0xb1, 0xef, 0x8a, 0xa3, 0xd4, 0x7a, 0xc4, + 0xd9, 0x48, 0xcb, 0xda, 0x8a, 0x5f, 0x4b, 0x0d, 0x5b, 0x97, 0xcb, 0xf3, 0x78, 0xcc, 0x05, 0x29, + 0x63, 0x1c, 0x61, 0x83, 0x73, 0xf1, 0xc1, 0x76, 0x88, 0x00, 0xe7, 0xcd, 0xb3, 0xc8, 0xb1, 0xbe, + 0xa6, 0xd9, 0x76, 0xb2, 0x2c, 0xba, 0xae, 0x51, 0x52, 0x1f, 0xc0, 0x0a, 0x71, 0xf4, 0x1a, 0xb5, + 0xdb, 0x99, 0x49, 0x83, 0xfa, 0xf7, 0x31, 0x17, 0x26, 0x57, 0x95, 0xd7, 0xd6, 0xca, 0x52, 0xb5, + 0x91, 0x21, 0x69, 0x14, 0x2a, 0x46, 0x1d, 0xb9, 0xd2, 0x69, 0xcb, 0x42, 0xdc, 0xef, 0xca, 0x19, + 0x68, 0x9b, 0x53, 0xf5, 0xcf, 0x34, 0x12, 0x57, 0x9d, 0x45, 0x20, 0xa9, 0xd4, 0x7f, 0x87, 0x49, + 0xef, 0x18, 0x0a, 0x2d, 0x77, 0xb6, 0xaf, 0x3c, 0x82, 0xcf, 0xd1, 0x03, 0x44, 0x9e, 0x10, 0x35, + 0x17, 0x36, 0x63, 0xb9, 0xe8, 0x6f, 0xe4, 0x64, 0xbc, 0x16, 0x0e, 0x14, 0xf7, 0x7a, 0xb8, 0x30, + 0xd8, 0x9a, 0xf5, 0x1e, 0x8f, 0xed, 0xac, 0xcd, 0xd9, 0xcd, 0x36, 0x13, 0x6b, 0xfa, 0x2d, 0xa3, + 0x18, 0x2f, 0xec, 0x4d, 0x35, 0x7c, 0xb2, 0x45, 0xe4, 0x10, 0xd3, 0x63, 0xde, 0xcd, 0x63, 0x69, + 0xd1, 0x3a, 0x27, 0xec, 0x1b, 0x22, 0xaa, 0x8b, 0x7f, 0xb1, 0x53, 0x61, 0xb6, 0xa1, 0x57, 0xca, + 0x1c, 0xcd, 0x59, 0xf6, 0x9e, 0xda, 0x5c, 0xf3, 0xe6, 0xaf, 0xcf, 0x66, 0x0b, 0xa2, 0x34, 0x5a, + 0x8b, 0x2c, 0x35, 0xfd, 0xf1, 0x35, 0xa4, 0xe3, 0x44, 0x85, 0x98, 0x7b, 0x7b, 0xa2, 0xd9, 0x36, + 0x06, 0x0b, 0xb5, 0xb9, 0xa3, 0xdc, 0x00, 0xc9, 0xc3, 0x69, 0x2e, 0x6a, 0xa3, 0x6c, 0xd3, 0x6e, + 0x1b, 0xe0, 0x18, 0x9c, 0xeb, 0xbb, 0x52, 0x70, 0x49, 0xc3, 0xda, 0x23, 0xd2, 0x32, 0x36, 0x94, + 0x56, 0xa6, 0x2d, 0x8a, 0x04, 0xb6, 0xfa, 0xd3, 0xd0, 0x65, 0x3c, 0x97, 0xe6, 0x28, 0xf8, 0xab, + 0x3f, 0xb2, 0xfa, 0x05, 0x06, 0x36, 0x75, 0xd5, 0xc0, 0x41, 0x49, 0x96, 0x56, 0x9a, 0xc0, 0x05, + 0xe1, 0x99, 0xda, 0x53, 0x02, 0xfd, 0x0e, 0x6f, 0xc1, 0xbe, 0xaf, 0x3b, 0xdc, 0x2d, 0x33, 0xc2, + 0x25, 0x3c, 0x9f, 0x80, 0x61, 0xfa, 0x71, 0x48, 0xe0, 0xdf, 0x9d, 0xfa, 0x56, 0x07, 0x3c, 0x09, + 0x48, 0x6d, 0x59, 0x3e, 0xb8, 0x1b, 0x17, 0xcc, 0x16, 0xcb, 0x4f, 0x75, 0xb0, 0x11, 0xf2, 0x13, + 0x37, 0xcf, 0xc8, 0xfd, 0x96, 0x4c, 0xcc, 0x27, 0x6e, 0x83, 0xea, 0x74, 0x06, 0xa0, 0xee, 0xbd, + 0xb4, 0xec, 0xa8, 0xcb, 0x0a, 0x2f, 0xec, 0xc1, 0x6e, 0xd4, 0x8f, 0xd9, 0x49, 0x1b, 0x50, 0x31, + 0x69, 0x8a, 0x39, 0xc1, 0xd7, 0x2b, 0x04, 0x2b, 0x79, 0xbe, 0x9f, 0x62, 0x19, 0x7a, 0xba, 0xc7, + 0x61, 0xc3, 0xe0, 0x2b, 0xa0, 0xe6, 0xda, 0x7d, 0x46, 0xe3, 0x9d, 0x6e, 0x95, 0xc3, 0x0f, 0x59, + 0x92, 0x8a, 0xb4, 0x92, 0x71, 0x50, 0x47, 0xb5, 0xb3, 0xcc, 0x38, 0x4a, 0x5c, 0xc9, 0xaa, 0x7a, + 0x5f, 0x6c, 0x32, 0x67, 0x82, 0xbd, 0x2d, 0x8a, 0x8b, 0xfe, 0x50, 0x9a, 0x06, 0xd2, 0x5e, 0x69, + 0x47, 0xce, 0x9b, 0xf5, 0x16, 0xd5, 0x86, 0xb4, 0xf2, 0x3f, 0x17, 0xe6, 0xba, 0xfb, 0x84, 0xb3, + 0x25, 0x0f, 0xa8, 0xd0, 0xbe, 0x37, 0x6b, 0xb7, 0xaa, 0x72, 0x8e, 0x78, 0xc7, 0x7b, 0xd1, 0xc5, + 0xb9, 0x27, 0x85, 0xf3, 0x85, 0x1f, 0x68, 0xa0, 0x57, 0xfb, 0x0f, 0xe3, 0x42, 0x0c, 0xd0, 0xf6, + 0x5f, 0xbd, 0x4b, 0x39, 0xac, 0x83, 0xa3, 0x4a, 0x6e, 0x94, 0x99, 0x19, 0x29, 0x1e, 0x21, 0xc3, + 0x1d, 0xd6, 0x76, 0xe4, 0x0b, 0x5e, 0x92, 0x13, 0x90, 0xeb, 0x18, 0xbd, 0x8f, 0xb7, 0xe8, 0x3f, + 0x87, 0x87, 0xfd, 0x70, 0x43, 0x18, 0x51, 0x1b, 0x52, 0x90, 0xd0, 0x28, 0xb9, 0x06, 0x1c, 0x02, + 0x11, 0x4b, 0x15, 0xc5, 0x48, 0x5b, 0xd2, 0x77, 0xd4, 0xf8, 0xb4, 0x51, 0x40, 0x03, 0x76, 0x07, + 0xc4, 0xfa, 0xb4, 0x96, 0xfc, 0xb8, 0x6f, 0xf7, 0xad, 0xa9, 0x52, 0x7e, 0x9e, 0xcc, 0x5c, 0x45, + 0x90, 0x78, 0x77, 0x95, 0xd9, 0xe3, 0xaa, 0x54, 0xed, 0xc2, 0x7f, 0x8f, 0xc8, 0x81, 0xf6, 0x0a, + 0x8a, 0x81, 0x70, 0xa4, 0xdf, 0x74, 0x17, 0xf2, 0x52, 0x87, 0x19, 0x1b, 0x99, 0xbb, 0x3b, 0x41, + 0xe4, 0x58, 0xf4, 0x41, 0x56, 0x6e, 0xb3, 0xa8, 0xf5, 0x99, 0x67, 0xd9, 0x4b, 0x02, 0xbd, 0x46, + 0x7c, 0x1c, 0x8e, 0xd2, 0x0a, 0x0a, 0x43, 0xfa, 0x03, 0x01, 0xf9, 0x02, 0x44, 0xce, 0x7b, 0xe5, + 0x21, 0x0a, 0x8a, 0x91, 0x15, 0x6a, 0x5b, 0xed, 0x38, 0x3a, 0x1a, 0x8c, 0xdf, 0xfc, 0xf0, 0xab, + 0x1f, 0x04, 0xdd, 0x36, 0x5e, 0x4b, 0x33, 0x54, 0x54, 0xe4, 0x18, 0x8f, 0x09, 0xba, 0x37, 0x9f, + 0x9b, 0x0e, 0x4a, 0xa4, 0x59, 0xcb, 0x84, 0x27, 0xab, 0xc7, 0x1d, 0x2b, 0xce, 0x5a, 0xfd, 0x0f, + 0xc4, 0xa6, 0x09, 0x35, 0xc1, 0xe4, 0xe4, 0x69, 0x76, 0x47, 0x40, 0xa5, 0x42, 0x8f, 0x85, 0x12, + 0xf5, 0x27, 0x59, 0x70, 0x45, 0x37, 0x83, 0x8e, 0xa6, 0x87, 0x0d, 0xbb, 0x45, 0x09, 0x13, 0xce, + 0x44, 0x8d, 0xc5, 0x3a, 0x6d, 0x21, 0x2d, 0x74, 0x59, 0xce, 0xb4, 0x4b, 0x1e, 0x63, 0x61, 0xca, + 0x21, 0x61, 0xf5, 0xd1, 0x2b, 0x71, 0xf4, 0x5c, 0x21, 0xe4, 0x94, 0xc8, 0xf8, 0xe4, 0x15, 0xb1, + 0xf3, 0x9a, 0x58, 0x34, 0xda, 0x12, 0xf3, 0x81, 0xc2, 0x85, 0xe1, 0x36, 0xa8, 0x91, 0x47, 0x6f, + 0xec, 0xac, 0x10, 0x9e, 0xac, 0x72, 0xf3, 0x26, 0x2e, 0x26, 0x83, 0x8a, 0x47, 0x6d, 0x8b, 0x82, + 0x67, 0x2c, 0xdb, 0x63, 0xba, 0xb2, 0x01, 0x4a, 0xbf, 0xa0, 0x84, 0xb6, 0x99, 0x0e, 0x1b, 0xe1, + 0x99, 0xa4, 0xec, 0x42, 0x37, 0xae, 0x2a, 0x54, 0x13, 0x76, 0x9c, 0xbd, 0x45, 0xce, 0x0f, 0xe1, + 0x75, 0xa1, 0xe1, 0xe8, 0x8b, 0x7d, 0xf2, 0x69, 0x00, 0xd8, 0xbb, 0x91, 0x49, 0x43, 0xbe, 0xe1, + 0xec, 0xf5, 0x58, 0x66, 0x4a, 0x0f, 0x40, 0x35, 0x7e, 0x9c, 0x90, 0x9e, 0x42, 0xbd, 0xb7, 0xce, + 0x01, 0xc2, 0xd4, 0xa1, 0x40, 0xe5, 0xc5, 0x68, 0x90, 0xb7, 0x85, 0x41, 0x64, 0x08, 0xeb, 0xa0, + 0x50, 0xdd, 0xe1, 0x23, 0x1e, 0x20, 0x2b, 0x26, 0x6d, 0x06, 0x9c, 0x8d, 0x47, 0xa0, 0xfd, 0x6f, + 0x08, 0x7f, 0xaf, 0xcb, 0x79, 0x52, 0x85, 0x27, 0x86, 0x69, 0x2b, 0x20, 0xd2, 0x1f, 0xcb, 0xd1, + 0x70, 0x5a, 0xa3, 0x37, 0x1a, 0xe7, 0xd3, 0x56, 0x31, 0x82, 0x61, 0xe1, 0x05, 0x8b, 0xa4, 0x89, + 0x76, 0x9c, 0x7d, 0xf3, 0xdb, 0xfb, 0x91, 0x1b, 0x00, 0x91, 0x18, 0xfc, 0x4d, 0xcd, 0xc7, 0xba, + 0xe4, 0x67, 0x21, 0xc8, 0x9c, 0xf5, 0x9c, 0xa3, 0x1a, 0x4b, 0x5d, 0x60, 0xb7, 0x8b, 0x16, 0x3b, + 0x3e, 0xba, 0x24, 0xaa, 0xef, 0x47, 0xfe, 0xe2, 0x1a, 0x9e, 0xa2, 0x97, 0x30, 0x03, 0x1b, 0xac, + 0x58, 0xef, 0xa3, 0x30, 0x9e, 0x21, 0x48, 0x0d, 0x48, 0xc6, 0x9d, 0xd9, 0x83, 0xc9, 0xc7, 0x69, + 0x36, 0x3c, 0x07, 0x85, 0x22, 0x06, 0x9f, 0xc0, 0x3a, 0x20, 0x38, 0x84, 0xfd, 0x87, 0x9e, 0x86, + 0xbc, 0xcf, 0xb4, 0x4d, 0xa8, 0x75, 0xb2, 0x43, 0x1f, 0x90, 0x13, 0x77, 0xbe, 0xf3, 0x11, 0x68, + 0x3c, 0x91, 0xe5, 0xe2, 0x4f, 0x32, 0x1d, 0x5d, 0x4e, 0x98, 0x84, 0xfc, 0x1c, 0xcb, 0x54, 0xa8, + 0xf9, 0x84, 0x12, 0xe2, 0x9c, 0xd1, 0xf8, 0xce, 0xe0, 0x3a, 0x18, 0x2f, 0xbb, 0x7e, 0x03, 0x5b, + 0x1b, 0x64, 0x9a, 0x01, 0x6d, 0x94, 0xb5, 0x6c, 0x64, 0x5c, 0xf4, 0x16, 0x3c, 0xbb, 0x2c, 0xdf, + 0xaf, 0xf5, 0xc3, 0x7f, 0xd7, 0xbb, 0x67, 0x4e, 0xef, 0x5a, 0xa6, 0xdc, 0x7d, 0x36, 0xc2, 0xd1, + 0xb9, 0x22, 0x15, 0xd5, 0xc2, 0xdb, 0x16, 0xac, 0x30, 0xe1, 0x3b, 0xe1, 0x03, 0x2d, 0x88, 0xce, + 0x6d, 0xe0, 0xac, 0x64, 0x25, 0xdd, 0xda, 0x52, 0x2e, 0x4f, 0xb3, 0x87, 0xe6, 0xa3, 0xd8, 0x18, + 0x08, 0x6b, 0x2b, 0x30, 0x36, 0xaa, 0xca, 0xba, 0xeb, 0x22, 0x2c, 0xf7, 0x60, 0x53, 0x01, 0x4b, + 0xf9, 0x67, 0x35, 0x08, 0x06, 0xbd, 0xee, 0x4c, 0x0b, 0x4c, 0x3f, 0x51, 0xdc, 0xb8, 0xfe, 0xc1, + 0x3d, 0xde, 0xb8, 0xa5, 0x34, 0x10, 0xd8, 0x3f, 0x2b, 0x6a, 0x95, 0xe6, 0x1c, 0xcf, 0xdc, 0x39, + 0x1d, 0x40, 0x7a, 0x8d, 0xd3, 0x1d, 0x90, 0x1c, 0xad, 0x23, 0x8d, 0x8c, 0xde, 0x59, 0xf0, 0xf2, + 0xca, 0xc8, 0x85, 0xc9, 0xa4, 0xf2, 0xe7, 0xf4, 0x06, 0x41, 0x7f, 0x14, 0x16, 0xcb, 0xd0, 0x5b, + 0x6b, 0x02, 0x8f, 0xd2, 0x31, 0x8d, 0x6e, 0xaf, 0xcb, 0x50, 0x0b, 0x7d, 0x94, 0x30, 0xb1, 0xdd, + 0xa0, 0x36, 0x77, 0x2a, 0x7d, 0xf0, 0x94, 0x0d, 0x32, 0xba, 0x5a, 0x7a, 0xc2, 0xa6, 0x78, 0x9b, + 0x99, 0x16, 0x4b, 0x85, 0x54, 0xba, 0xbf, 0x46, 0x9e, 0xc5, 0x66, 0x42, 0xce, 0x4f, 0xd2, 0xf6, + 0x35, 0xe0, 0x9f, 0x94, 0x62, 0x2c, 0x52, 0x66, 0x7b, 0xd8, 0x95, 0xdd, 0x52, 0xb5, 0x04, 0x52, + 0xd3, 0xcb, 0x1e, 0xb7, 0xa3, 0xda, 0xef, 0xbf, 0x83, 0xfa, 0x48, 0x65, 0x7b, 0x2c, 0x3b, 0x66, + 0xca, 0x85, 0x80, 0x2b, 0xdd, 0x88, 0x7b, 0x1e, 0x25, 0x6a, 0x29, 0xda, 0x15, 0x8f, 0xb2, 0x02, + 0x9f, 0x07, 0x79, 0x8c, 0x27, 0xda, 0xa3, 0x91, 0xbb, 0xbb, 0x4b, 0x96, 0x18, 0x67, 0xe2, 0x32, + 0x83, 0x15, 0x30, 0xb8, 0xaf, 0xdf, 0xed, 0xfe, 0xae, 0xe8, 0x89, 0x6d, 0x91, 0x6f, 0x7d, 0x0b, + 0xb5, 0x18, 0x49, 0x5f, 0x52, 0xb3, 0x98, 0xc9, 0xd2, 0x35, 0x8f, 0x13, 0x0d, 0xe2, 0x13, 0x9f, + 0xb2, 0x46, 0xc0, 0xd6, 0xab, 0x9d, 0xcc, 0x42, 0x7c, 0xd8, 0x8a, 0x54, 0xcd, 0x26, 0x82, 0xdb, + 0x6f, 0x2b, 0xeb, 0x01, 0xa0, 0x79, 0xe7, 0xb1, 0x2f, 0xc9, 0x82, 0x2e, 0x84, 0xab, 0x9f, 0x4e, + 0xf7, 0x10, 0x77, 0x58, 0xb3, 0x55, 0xe1, 0x2d, 0xe3, 0x2b, 0xab, 0xe3, 0x52, 0x1c, 0xaf, 0x18, + 0x31, 0xe0, 0x43, 0x71, 0x83, 0x8c, 0x1d, 0x87, 0x3d, 0x20, 0x59, 0x8b, 0x38, 0x37, 0x9f, 0x8d, + 0x9d, 0x7a, 0x53, 0x7c, 0x45, 0xc2, 0x14, 0x0b, 0x28, 0x1f, 0x53, 0xc1, 0x5d, 0xe4, 0x26, 0x3b, + 0x5a, 0x86, 0x52, 0xaa, 0x2f, 0x8e, 0xb7, 0xd3, 0xcb, 0xf7, 0xae, 0x78, 0xad, 0x6d, 0x20, 0x66, + 0xba, 0x58, 0x58, 0x6d, 0x16, 0xbe, 0x81, 0xf7, 0xc6, 0x27, 0x78, 0x08, 0xcf, 0xe0, 0xe1, 0x2e, + 0x39, 0x68, 0xe0, 0xf5, 0xb0, 0x79, 0x77, 0xd0, 0x03, 0x3b, 0xce, 0xfb, 0x6c, 0x07, 0x56, 0xe5, + 0x9d, 0x5d, 0x34, 0x83, 0x4b, 0xa7, 0xb1, 0x0d, 0xbe, 0x4b, 0x36, 0x4f, 0x48, 0x79, 0x14, 0x5c, + 0x8d, 0xcd, 0xaf, 0x40, 0xde, 0x70, 0x18, 0x71, 0x85, 0xd6, 0x3b, 0xfe, 0xa8, 0xb8, 0xce, 0x18, + 0xf7, 0x1a, 0xa4, 0xd8, 0xc8, 0xb1, 0x6c, 0x5e, 0x30, 0x8d, 0xce, 0x28, 0xfc, 0x5d, 0xc4, 0xc0, + 0xfd, 0x13, 0xbd, 0x04, 0xa6, 0xb9, 0xdc, 0x82, 0x37, 0xcb, 0xcb, 0x2c, 0xdf, 0xb3, 0x17, 0x43, + 0x51, 0x50, 0x30, 0xa0, 0x0d, 0xb0, 0xa1, 0x58, 0xe2, 0xd2, 0x9d, 0x77, 0xc1, 0x63, 0x29, 0x66, + 0x27, 0x60, 0x13, 0x30, 0x1c, 0x74, 0x7b, 0x59, 0x26, 0x09, 0x08, 0xf1, 0xef, 0xf6, 0x69, 0xd7, + 0x3f, 0x36, 0xae, 0xc3, 0x26, 0xd2, 0xf9, 0xf1, 0x33, 0xc7, 0x6e, 0x3c, 0xc3, 0x67, 0x3b, 0xeb, + 0x9d, 0x8a, 0x9e, 0xa4, 0xef, 0x73, 0xee, 0xae, 0x18, 0x81, 0x2a, 0x2d, 0x1d, 0xec, 0xcc, 0x9a, + 0xe2, 0x0b, 0x16, 0x53, 0x3e, 0xc4, 0x7d, 0x37, 0xe6, 0x4a, 0xca, 0x44, 0x84, 0xcb, 0x12, 0x72, + 0x81, 0x89, 0x9d, 0xaa, 0xb3, 0xd2, 0x95, 0xfc, 0x44, 0x06, 0x4e, 0xfe, 0x91, 0xde, 0x3d, 0x87, + 0x27, 0x94, 0x1d, 0x33, 0x3a, 0xcf, 0xd8, 0xb3, 0x5f, 0xd1, 0xad, 0x42, 0x79, 0x02, 0x6a, 0x96, + 0x13, 0x1a, 0x10, 0x00, 0x71, 0xb7, 0x38, 0x09, 0xa5, 0x5f, 0x4d, 0x4a, 0xcf, 0xb8, 0x46, 0xee, + 0x49, 0x04, 0x27, 0x9c, 0xea, 0x61, 0xc2, 0x29, 0xb8, 0x5b, 0x28, 0xd1, 0xf0, 0xa2, 0xfb, 0xd0, + 0xc5, 0xfa, 0xbf, 0xe6, 0x1c, 0xc7, 0x6f, 0xf9, 0x7d, 0x24, 0xca, 0x5c, 0x99, 0x9b, 0xa3, 0x4a, + 0x25, 0xac, 0xfa, 0xdf, 0x5b, 0x89, 0xf6, 0x2e, 0x49, 0x51, 0x72, 0xe1, 0x9f, 0x9d, 0x02, 0xd8, + 0x67, 0x4b, 0x4a, 0xc0, 0x52, 0xc7, 0xdb, 0x8f, 0x77, 0xdd, 0xe7, 0x3a, 0xce, 0xc2, 0x57, 0x47, + 0xc3, 0x28, 0xca, 0xf4, 0xaa, 0xe9, 0x57, 0x1c, 0x06, 0xfb, 0xe7, 0x0b, 0x68, 0xf4, 0x81, 0x86, + 0xb7, 0x8d, 0xc0, 0xaf, 0xf4, 0xf7, 0xc3, 0xea, 0xec, 0xdb, 0x2a, 0x1b, 0xbc, 0x38, 0xc0, 0x95, + 0xb2, 0x55, 0x07, 0x4f, 0xfe, 0x8d, 0xa5, 0xd7, 0x50, 0xea, 0x6f, 0x4a, 0xda, 0x8d, 0xd0, 0x9d, + 0x1d, 0xc6, 0x50, 0xc0, 0x1a, 0x93, 0x8b, 0x79, 0xd6, 0x57, 0x0a, 0x8c, 0x66, 0xdf, 0x32, 0xde, + 0x9d, 0xbe, 0x7e, 0x84, 0x11, 0x3e, 0x54, 0xf0, 0xa4, 0xe3, 0xd7, 0xab, 0xe4, 0x89, 0xd5, 0x1c, + 0xc6, 0x41, 0x79, 0x26, 0xc9, 0x0e, 0x8b, 0x70, 0xdd, 0x4e, 0xaf, 0xb7, 0x40, 0x49, 0x7e, 0x89, + 0xaa, 0xd7, 0x49, 0x2e, 0xc6, 0xc1, 0x00, 0xa6, 0xab, 0xd4, 0x98, 0x55, 0x35, 0xc0, 0x8a, 0x85, + 0xe4, 0x70, 0x53, 0xed, 0x19, 0x7b, 0xbe, 0x65, 0x13, 0xa5, 0x63, 0x5d, 0xe2, 0xdd, 0x09, 0x9e, + 0x27, 0xa1, 0x06, 0xa0, 0x66, 0x8b, 0x01, 0x30, 0x39, 0x41, 0x81, 0x82, 0xd8, 0xba, 0x34, 0x99, + 0x5d, 0x76, 0x59, 0xce, 0x16, 0xa3, 0xd7, 0x7f, 0xc9, 0x0c, 0x1e, 0xe8, 0x2e, 0xd6, 0xcc, 0x82, + 0xe7, 0x35, 0xde, 0xe5, 0xda, 0x5d, 0x91, 0xf2, 0xa8, 0xb3, 0xdd, 0xe3, 0x8f, 0xc2, 0xdc, 0x10, + 0x87, 0xc6, 0x4f, 0x73, 0x09, 0x55, 0x26, 0xbf, 0x1c, 0x13, 0xd2, 0x42, 0x62, 0x8b, 0xe6, 0xcc, + 0xfc, 0xa3, 0xdd, 0x7e, 0x93, 0x5c, 0x21, 0x06, 0x20, 0xb0, 0x7b, 0xeb, 0x48, 0x8f, 0x8b, 0xcb, + 0x6f, 0x70, 0xa5, 0xd6, 0x8b, 0x5d, 0xe5, 0xe8, 0x8c, 0x1c, 0xe0, 0xb1, 0xb5, 0x89, 0x1b, 0xee, + 0x24, 0xbd, 0x0e, 0x73, 0x75, 0x14, 0x37, 0x91, 0x39, 0xab, 0x27, 0x81, 0x64, 0xf0, 0xb4, 0xfc, + 0x18, 0x81, 0xf4, 0x23, 0xf1, 0xb0, 0x61, 0x75, 0x56, 0x75, 0x2e, 0x7d, 0xd4, 0x04, 0xd2, 0x04, + 0x80, 0x41, 0xeb, 0x2b, 0x5e, 0xec, 0x77, 0x86, 0x91, 0x76, 0x0b, 0x99, 0x22, 0x19, 0x6c, 0xcc, + 0x4a, 0x12, 0xfd, 0x9e, 0x8e, 0x4f, 0x76, 0x2e, 0xd9, 0x42, 0x77, 0xad, 0xde, 0x10, 0x1b, 0x63, + 0x19, 0xd9, 0x9b, 0x85, 0xbf, 0x8e, 0x47, 0x30, 0xb9, 0xba, 0x88, 0x42, 0xc1, 0xf2, 0xd0, 0xf0, + 0x62, 0x6e, 0xc0, 0x1e, 0x48, 0x50, 0xf5, 0xd9, 0xb3, 0x9d, 0x47, 0x6e, 0x51, 0x35, 0x24, 0x66, + 0x9a, 0x91, 0x73, 0xc8, 0xd2, 0xbc, 0x89, 0x20, 0x0e, 0xed, 0xf4, 0x8b, 0xde, 0x09, 0x37, 0xc4, + 0xa3, 0xdd, 0x18, 0x80, 0x02, 0xa1, 0x5f, 0x84, 0xf6, 0x83, 0x1d, 0xa7, 0x71, 0xcb, 0xb6, 0xec, + 0xde, 0x18, 0x52, 0xcf, 0xda, 0x1a, 0xf7, 0xef, 0xf4, 0x49, 0xc1, 0xe4, 0x80, 0x7c, 0x8d, 0x56, + 0x98, 0x90, 0x64, 0xb8, 0x59, 0xf6, 0x80, 0xd9, 0x0b, 0xf6, 0x3c, 0x3b, 0x9d, 0xaf, 0x2a, 0x13, + 0xb9, 0x71, 0x40, 0x04, 0xfd, 0x62, 0xa3, 0x5e, 0xfe, 0x44, 0x9d, 0x56, 0x5a, 0x8e, 0x86, 0xed, + 0xe9, 0x2f, 0xc5, 0xd7, 0x42, 0x6f, 0x64, 0x26, 0xb0, 0xec, 0xb1, 0x65, 0x21, 0xbd, 0x54, 0xa7, + 0x8b, 0x7f, 0xdc, 0xa2, 0x3a, 0x98, 0x01, 0x44, 0x6e, 0x07, 0xf1, 0x31, 0xc5, 0x3e, 0xf0, 0x89, + 0x47, 0x7f, 0x62, 0xa8, 0xe5, 0x63, 0x2e, 0x62, 0xad, 0x72, 0xfa, 0xcc, 0xf6, 0xac, 0x00, 0xd6, + 0x13, 0xf1, 0x1e, 0xc8, 0xdf, 0x9b, 0x23, 0xe3, 0xa3, 0x6e, 0x5e, 0x9f, 0xee, 0x6f, 0xde, 0xda, + 0xd0, 0xbd, 0x36, 0x4c, 0x6d, 0xe9, 0x48, 0xe0, 0x95, 0x9b, 0xe4, 0xb8, 0xfa, 0xac, 0x50, 0x91, + 0x0f, 0x18, 0xd4, 0xc7, 0x34, 0xb6, 0x84, 0x0f, 0xe9, 0xfc, 0x93, 0x9c, 0xb7, 0x28, 0xf9, 0x35, + 0x80, 0x03, 0xf3, 0x69, 0x0a, 0x91, 0x71, 0x10, 0x41, 0xab, 0x0d, 0xf2, 0x21, 0x5c, 0xb0, 0x27, + 0x1c, 0x0a, 0x87, 0x42, 0x9a, 0x9e, 0xf8, 0xa7, 0x33, 0x5f, 0x21, 0xde, 0xcf, 0x61, 0x9e, 0xf9, + 0x22, 0x5b, 0x73, 0x58, 0xe6, 0xbd, 0x28, 0xd9, 0x67, 0x02, 0x9c, 0xcf, 0x0c, 0x8f, 0xb9, 0xa0, + 0x59, 0xbe, 0x11, 0x96, 0xd6, 0x5d, 0x32, 0xf9, 0x2f, 0xe3, 0xb3, 0x22, 0x7e, 0xdf, 0x2d, 0xfa, + 0x49, 0xf3, 0x27, 0xe5, 0x5f, 0x43, 0xf3, 0x18, 0xd5, 0x4b, 0xa0, 0xdd, 0xaf, 0x69, 0x91, 0x4e, + 0x52, 0x7d, 0x95, 0x0c, 0xe9, 0xb1, 0x6c, 0x6e, 0x4a, 0x7c, 0x38, 0x5e, 0xa7, 0xa6, 0x22, 0x58, + 0xce, 0xee, 0x26, 0x12, 0x16, 0xae, 0x09, 0xa3, 0xd7, 0x6c, 0x9f, 0xc4, 0x51, 0x3c, 0x51, 0x13, + 0xb2, 0x2f, 0x3a, 0x4e, 0xf8, 0x60, 0xac, 0x15, 0x15, 0xbb, 0x6f, 0x6a, 0x7c, 0x78, 0x60, 0x56, + 0x50, 0x57, 0x3f, 0x60, 0x5e, 0xbb, 0xcd, 0x7a, 0x3c, 0xb3, 0xcf, 0xc7, 0x92, 0xca, 0xde, 0xe5, + 0x34, 0x14, 0x33, 0xad, 0xd4, 0xf5, 0x25, 0x8a, 0x8c, 0x56, 0x75, 0x7e, 0x6d, 0xe5, 0x3c, 0xa9, + 0x3b, 0xb4, 0x98, 0x30, 0x70, 0x7f, 0xb4, 0x83, 0x7d, 0xc9, 0x80, 0x71, 0xdf, 0x4c, 0xc7, 0x0a, + 0x5e, 0x56, 0x9a, 0xac, 0x8d, 0x75, 0x30, 0xb3, 0xc7, 0xa2, 0xa7, 0x2a, 0xc7, 0x73, 0xc9, 0xc0, + 0xd5, 0xc1, 0x5b, 0x9a, 0x05, 0xc4, 0xfd, 0x66, 0x9c, 0xe1, 0x2e, 0xea, 0xde, 0xca, 0x9a, 0x88, + 0x82, 0x01, 0x8f, 0x52, 0xa0, 0x7f, 0x6c, 0xd5, 0x8f, 0x9c, 0x88, 0x2e, 0x88, 0x47, 0xdb, 0x85, + 0xd0, 0xbe, 0xf1, 0x59, 0xb5, 0x14, 0xca, 0x01, 0x0b, 0xae, 0xc4, 0x7a, 0x50, 0x4a, 0x37, 0x57, + 0x7b, 0xda, 0x2f, 0xc9, 0x39, 0x64, 0x74, 0x86, 0x50, 0xe8, 0x00, 0xbe, 0xea, 0xf4, 0x4c, 0x16, + 0xdd, 0xee, 0x4f, 0x3d, 0xb9, 0xf2, 0x19, 0xed, 0x51, 0x95, 0x8d, 0xab, 0xde, 0x4d, 0xa7, 0xc4, + 0xbd, 0x95, 0xca, 0xc2, 0x06, 0xa6, 0xb3, 0xef, 0xfe, 0x57, 0x95, 0xb2, 0x24, 0xcb, 0xf9, 0xf4, + 0xc9, 0xac, 0xbf, 0xa5, 0x77, 0xd0, 0x13, 0xb0, 0xc5, 0xa1, 0x4c, 0xa2, 0x6d, 0x1b, 0xe4, 0x94, + 0x1f, 0xf0, 0xf9, 0x2a, 0x24, 0x77, 0xd7, 0xf8, 0x57, 0x69, 0x11, 0x14, 0xda, 0x41, 0x05, 0x38, + 0x9e, 0xa5, 0xcd, 0x83, 0x6a, 0x24, 0x43, 0xeb, 0xfa, 0xba, 0x09, 0x0f, 0x55, 0x63, 0x2a, 0x55, + 0xea, 0x2c, 0xeb, 0x99, 0xa0, 0x97, 0x5c, 0xb8, 0x06, 0x58, 0x0c, 0xa3, 0xce, 0xe6, 0xca, 0x2e, + 0x45, 0xb2, 0xaf, 0x6a, 0xdb, 0x3c, 0x1c, 0x41, 0x40, 0x9a, 0x01, 0x5a, 0x1b, 0xa9, 0x39, 0x78, + 0xb8, 0x66, 0x92, 0x1e, 0x0c, 0x32, 0xbd, 0xce, 0x34, 0x1d, 0xe9, 0xbe, 0x35, 0x74, 0x1a, 0xf6, + 0x32, 0xd3, 0xc2, 0x1f, 0xf3, 0x42, 0x66, 0x36, 0xd8, 0x08, 0x4f, 0x67, 0x12, 0x0b, 0x22, 0x92, + 0x8a, 0x58, 0x0f, 0xbe, 0xa6, 0x27, 0xb8, 0x0c, 0xf8, 0xf6, 0xc4, 0x2e, 0x52, 0x5e, 0x29, 0x9f, + 0x93, 0xcf, 0x95, 0x3f, 0x9e, 0xe6, 0x07, 0xc7, 0x4b, 0xcc, 0xb8, 0x90, 0x82, 0xcd, 0x03, 0x68, + 0xad, 0xef, 0xf5, 0x54, 0x9a, 0x40, 0x39, 0xfc, 0x2f, 0xf5, 0xc2, 0x61, 0xba, 0x81, 0xc4, 0x2e, + 0x83, 0xeb, 0xf9, 0x62, 0xc4, 0x49, 0xa2, 0x05, 0x5f, 0xed, 0x2a, 0x42, 0xb6, 0x42, 0x4a, 0x25, + 0xdf, 0x53, 0xd8, 0x20, 0xd7, 0xe1, 0x54, 0xc0, 0x35, 0x04, 0x58, 0x92, 0xd3, 0x5d, 0x40, 0x2e, + 0xc4, 0x51, 0xaa, 0x4d, 0x58, 0x87, 0xa0, 0x4c, 0x35, 0xab, 0x62, 0xc2, 0x82, 0x79, 0xf0, 0x50, + 0x3b, 0xb9, 0x9c, 0xb4, 0xf5, 0xa5, 0xed, 0xc8, 0x08, 0xef, 0xf8, 0x4c, 0x09, 0x65, 0x9f, 0x2e, + 0x7d, 0x85, 0xf9, 0xa9, 0xbd, 0x84, 0x07, 0xa0, 0x11, 0xb6, 0x49, 0xa0, 0xc2, 0x4a, 0x35, 0xfc, + 0x69, 0xae, 0x25, 0xa4, 0xb5, 0x63, 0x76, 0xe1, 0x4e, 0xfb, 0xb6, 0xe4, 0x2b, 0xd4, 0x7e, 0xbd, + 0x7a, 0x8e, 0x0f, 0xcc, 0xfd, 0x5f, 0xb7, 0x93, 0x3b, 0x33, 0x70, 0x4c, 0x50, 0x24, 0x4f, 0xb2, + 0x95, 0x32, 0xc4, 0x78, 0x94, 0x36, 0x3c, 0x24, 0xc0, 0x69, 0x48, 0x58, 0x97, 0xa7, 0x36, 0x5f, + 0x79, 0x37, 0x2c, 0x01, 0x58, 0x15, 0x86, 0x4f, 0x93, 0xef, 0x4a, 0x5d, 0xe2, 0x38, 0xa6, 0x87, + 0xa6, 0x3b, 0xfc, 0x6e, 0xf1, 0xe5, 0xea, 0x2e, 0x77, 0x86, 0x04, 0x0f, 0x7f, 0x10, 0xbe, 0xf3, + 0xf3, 0xe9, 0x8a, 0xd7, 0xa5, 0xdd, 0xaf, 0x30, 0x40, 0x6a, 0x7f, 0xf6, 0x6f, 0x70, 0x04, 0x00, + 0x42, 0x1b, 0x0a, 0x82, 0x50, 0x47, 0x9b, 0x46, 0xa1, 0xbb, 0x43, 0x0e, 0xf3, 0x11, 0xce, 0x25, + 0xf1, 0xba, 0x3a, 0x0e, 0x0a, 0xb0, 0x2b, 0x80, 0x08, 0x0d, 0x01, 0xe4, 0x77, 0xb9, 0x39, 0x1d, + 0x10, 0x40, 0xbf, 0x47, 0x23, 0x11, 0x05, 0xce, 0x21, 0x23, 0xb1, 0x10, 0x21, 0x94, 0xb7, 0x3e, + 0x61, 0x09, 0x91, 0x6c, 0x88, 0x81, 0x59, 0xc8, 0xca, 0x2e, 0x3e, 0xcc, 0xd0, 0x1a, 0xd0, 0x29, + 0xc0, 0xd9, 0x31, 0xf6, 0xba, 0x9b, 0x4a, 0x8e, 0x83, 0x0e, 0x0d, 0x04, 0x3b, 0xa7, 0x7c, 0x05, + 0x70, 0x46, 0xae, 0x39, 0xe2, 0xa6, 0x8f, 0x38, 0xa3, 0x54, 0x05, 0x22, 0x60, 0x22, 0x32, 0xbb, + 0x5d, 0xe0, 0x9e, 0x61, 0xba, 0x12, 0xe5, 0x5c, 0xea, 0x24, 0xd2, 0x7b, 0xa7, 0x38, 0xa8, 0x10, + 0x6f, 0x5a, 0x7e, 0xb4, 0x4a, 0xf8, 0x04, 0xa8, 0x32, 0x35, 0x9a, 0x26, 0x48, 0x20, 0xc8, 0x76, + 0x5f, 0xfd, 0x3d, 0x13, 0xaf, 0x9c, 0x2e, 0x99, 0x53, 0x6d, 0x54, 0x7b, 0xd4, 0xe8, 0x65, 0x08, + 0xb8, 0x2d, 0xd7, 0x15, 0x75, 0x1f, 0x8f, 0xba, 0x83, 0xfc, 0x75, 0xae, 0x0d, 0xb4, 0xa4, 0xf9, + 0x01, 0xcf, 0x44, 0x4e, 0x34, 0xeb, 0xfe, 0x11, 0xc3, 0xe7, 0xbc, 0x3a, 0x4a, 0x7b, 0x46, 0x6f, + 0x19, 0xce, 0x1c, 0x93, 0x77, 0x89, 0xd5, 0x8b, 0x21, 0x53, 0x2a, 0xfb, 0x30, 0x2c, 0x17, 0x97, + 0x62, 0x17, 0xc1, 0x47, 0x29, 0xc9, 0xf7, 0xa1, 0xdc, 0x20, 0x87, 0x44, 0x6e, 0x42, 0x56, 0x5e, + 0x3f, 0xbe, 0xea, 0x03, 0xfa, 0xa1, 0x3f, 0x7d, 0xc7, 0x9c, 0x06, 0x46, 0xc0, 0x2f, 0xce, 0x37, + 0xe5, 0x3d, 0xcc, 0x32, 0x8a, 0x07, 0xdb, 0x4d, 0x55, 0x46, 0xd9, 0x8b, 0x7d, 0x29, 0xe5, 0xb3, + 0xb3, 0xd9, 0x60, 0x68, 0x49, 0xaa, 0x5e, 0xa7, 0x42, 0x05, 0xd1, 0x74, 0x5a, 0x40, 0xf2, 0xf9, + 0x5e, 0xc1, 0x6f, 0x8d, 0x51, 0x6b, 0x8c, 0x1a, 0xd0, 0x42, 0x53, 0xdd, 0x39, 0xcc, 0x8d, 0x47, + 0xcf, 0x62, 0x60, 0x23, 0xaf, 0xd2, 0x22, 0x4d, 0xe6, 0xc6, 0x46, 0x71, 0x23, 0x90, 0xb3, 0x14, + 0x74, 0x03, 0xf2, 0x42, 0xec, 0x07, 0x23, 0x4f, 0xa7, 0x50, 0xc5, 0x44, 0xcb, 0x28, 0xf0, 0x8c, + 0x41, 0xaf, 0x6f, 0x1a, 0xad, 0xef, 0x70, 0xfb, 0x3f, 0x33, 0xad, 0xb7, 0x37, 0x9e, 0xe1, 0x5f, + 0xdb, 0xf0, 0xe7, 0x03, 0xd4, 0x83, 0xa7, 0x8b, 0x0a, 0x95, 0x5a, 0xd1, 0x61, 0x47, 0xc5, 0x33, + 0x87, 0xf6, 0x98, 0x75, 0x80, 0x79, 0x9b, 0xbc, 0x4a, 0xfa, 0x2c, 0x7a, 0x0a, 0x29, 0xfa, 0x28, + 0xca, 0x15, 0x85, 0x79, 0xac, 0xda, 0xde, 0x31, 0x0c, 0x3f, 0xa7, 0x4f, 0xf2, 0x9c, 0x8b, 0x42, + 0x01, 0xc0, 0xde, 0x5d, 0x83, 0x26, 0x31, 0xdc, 0xf3, 0x39, 0x3f, 0xfe, 0x42, 0xf4, 0x36, 0xaf, + 0x32, 0x83, 0xd0, 0xbe, 0x7b, 0x03, 0xc1, 0xaf, 0x18, 0x99, 0x2d, 0x5c, 0xcc, 0x51, 0x89, 0x26, + 0xf7, 0x71, 0xbc, 0x45, 0xe2, 0xc1, 0xa9, 0xd3, 0x20, 0xc2, 0xdd, 0x9c, 0x82, 0xdf, 0x0e, 0xee, + 0x41, 0x2c, 0x13, 0x92, 0x78, 0x0f, 0x01, 0x23, 0x42, 0xaf, 0xc7, 0x6f, 0x3f, 0x3e, 0x85, 0x3f, + 0x38, 0x7d, 0x33, 0x3d, 0x23, 0xb4, 0x72, 0xbd, 0xe6, 0x2c, 0xd1, 0xe2, 0xae, 0xc6, 0xc6, 0x0a, + 0xa9, 0x0b, 0x1f, 0xea, 0xf3, 0x39, 0x36, 0xce, 0x04, 0xe4, 0x84, 0x46, 0x13, 0xe2, 0xb9, 0x60, + 0xa1, 0xb9, 0xdf, 0xd0, 0x01, 0xb9, 0xd6, 0xf5, 0x73, 0x1e, 0xb5, 0x71, 0x1f, 0xbe, 0x73, 0x03, + 0x28, 0xb8, 0xdf, 0x3e, 0xc8, 0x62, 0x27, 0xeb, 0xdd, 0x16, 0x6d, 0x3b, 0x25, 0xf6, 0x85, 0xd0, + 0x49, 0x4e, 0xa6, 0xe6, 0x20, 0x45, 0x45, 0x3f, 0x01, 0x5f, 0x26, 0xec, 0x51, 0x18, 0xf1, 0x21, + 0xd7, 0xde, 0xb2, 0x1e, 0xec, 0x85, 0xa7, 0x59, 0x5a, 0xb6, 0xba, 0x06, 0xbd, 0x09, 0x5d, 0x3e, + 0x99, 0xc9, 0x60, 0x33, 0x18, 0x1c, 0x71, 0x13, 0x87, 0x26, 0x95, 0xa6, 0x82, 0xbb, 0x6e, 0x91, + 0xc4, 0x0d, 0x15, 0x9c, 0x93, 0x95, 0x9f, 0x9d, 0xf3, 0x73, 0xf4, 0x62, 0x1d, 0xb5, 0x77, 0x2d, + 0xfc, 0xd6, 0x22, 0xac, 0x4c, 0xa0, 0xd0, 0x7c, 0x84, 0x2b, 0x5b, 0x67, 0xcb, 0x54, 0xd8, 0xc7, + 0x44, 0x6b, 0x1b, 0xf1, 0x64, 0x4e, 0xa3, 0xc6, 0x6d, 0xcf, 0x83, 0x23, 0xbc, 0xe0, 0xb2, 0x5f, + 0x81, 0x0e, 0x86, 0x89, 0x1f, 0x4a, 0xfc, 0x14, 0x6c, 0xf5, 0x65, 0xe7, 0x29, 0xc6, 0xdc, 0x0b, + 0x93, 0xd0, 0x32, 0xf5, 0x45, 0x7c, 0xb2, 0x9c, 0xf9, 0x4e, 0x29, 0x2c, 0xc0, 0x90, 0x3b, 0xb5, + 0x14, 0x71, 0x88, 0x4f, 0xf9, 0xd3, 0x66, 0x93, 0x42, 0xf4, 0x19, 0x6d, 0xf8, 0x7e, 0xd9, 0xc8, + 0x40, 0xbb, 0xb2, 0xdb, 0x3f, 0x2d, 0x8c, 0xb3, 0xe1, 0x8a, 0xe7, 0xd3, 0x27, 0xcd, 0x73, 0x09, + 0xaf, 0x00, 0x6a, 0x5d, 0xa6, 0x94, 0xed, 0x81, 0xd2, 0xce, 0xe2, 0x14, 0x75, 0x0e, 0x50, 0x19, + 0xc7, 0xa7, 0xbd, 0xb4, 0xee, 0x55, 0x24, 0xd1, 0xf3, 0xe5, 0xdc, 0x35, 0x23, 0x1b, 0x8e, 0x7c, + 0x19, 0xee, 0x2e, 0x8b, 0x81, 0x91, 0xd5, 0x76, 0x13, 0x75, 0xf4, 0x3d, 0x97, 0x96, 0x52, 0xfb, + 0x0d, 0x49, 0xea, 0x44, 0x17, 0x65, 0xb7, 0x36, 0x73, 0x2b, 0x7d, 0xde, 0x33, 0xf8, 0x6d, 0xca, + 0xa0, 0x06, 0x13, 0x4d, 0xfd, 0xb9, 0x96, 0x77, 0x29, 0x7e, 0xaa, 0xab, 0xfa, 0x8d, 0x6f, 0xd4, + 0x07, 0x26, 0x3a, 0x96, 0xb9, 0x55, 0xf7, 0x2c, 0xd6, 0xad, 0xc7, 0x74, 0x6d, 0x00, 0x3c, 0x09, + 0x69, 0x93, 0xa2, 0xdb, 0x02, 0xd5, 0x06, 0xf2, 0x91, 0x3a, 0x21, 0xc5, 0x32, 0x45, 0x99, 0x97, + 0x37, 0x0f, 0xde, 0xe1, 0x52, 0x95, 0xd9, 0x83, 0xfb, 0x7b, 0xdf, 0xb7, 0x75, 0x06, 0x46, 0x65, + 0xaa, 0x90, 0xd3, 0xf1, 0x94, 0xa9, 0x65, 0xcb, 0xf0, 0x08, 0x7c, 0x80, 0x0b, 0xd5, 0x90, 0x38, + 0x6b, 0xfd, 0x50, 0x2e, 0x9b, 0x7e, 0x7b, 0x5b, 0x34, 0xfc, 0x98, 0x76, 0xba, 0xdc, 0x89, 0x5c, + 0x89, 0x56, 0xab, 0x83, 0x66, 0xc4, 0xc6, 0x04, 0x0a, 0x72, 0x52, 0x77, 0x51, 0xc6, 0x3d, 0xc6, + 0x37, 0xcf, 0x26, 0x4d, 0x74, 0xa7, 0xa9, 0xc6, 0xbc, 0xa0, 0x69, 0xe5, 0x57, 0x14, 0x8c, 0xea, + 0xe5, 0x7c, 0xf5, 0x0a, 0xa2, 0x86, 0x52, 0x7d, 0x53, 0x86, 0xca, 0xa7, 0x7e, 0x19, 0x98, 0xd3, + 0xc2, 0x68, 0x47, 0x94, 0x4c, 0xb0, 0x85, 0xcc, 0x1c, 0x09, 0x53, 0xe1, 0x33, 0x5c, 0xe3, 0x34, + 0xb4, 0x5d, 0x89, 0xd4, 0xa7, 0xcf, 0xe6, 0x57, 0xb9, 0xef, 0xe8, 0x57, 0xe1, 0x15, 0x81, 0x7d, + 0x4f, 0xaa, 0xe0, 0xdf, 0xb2, 0x04, 0xc1, 0x3e, 0xe0, 0x2f, 0x2f, 0x9d, 0xd3, 0xef, 0x06, 0x26, + 0x5f, 0xac, 0x92, 0xe1, 0x05, 0xe9, 0x98, 0x5f, 0xfc, 0x54, 0x80, 0xa6, 0xbe, 0x72, 0x19, 0xc2, + 0x0c, 0xdc, 0xb0, 0x64, 0x72, 0xfc, 0x01, 0xe7, 0x49, 0x1a, 0xea, 0x34, 0x65, 0x8f, 0xcb, 0x90, + 0xa7, 0xbe, 0x76, 0xbe, 0x53, 0x19, 0x8c, 0x20, 0x3f, 0x70, 0x5b, 0x49, 0xdf, 0x4f, 0x1a, 0x89, + 0xab, 0xe6, 0x11, 0xc3, 0xc5, 0x08, 0xcb, 0x98, 0x4c, 0x81, 0x37, 0xa7, 0x75, 0x94, 0x3b, 0x3b, + 0x8a, 0xe7, 0xb6, 0xf9, 0x64, 0x64, 0xac, 0x06, 0x2f, 0x75, 0x0a, 0xe6, 0x18, 0x72, 0xaa, 0xde, + 0x3b, 0xf6, 0x5e, 0xf0, 0x1f, 0x34, 0xad, 0x87, 0x87, 0x04, 0x18, 0xc5, 0xe3, 0x8b, 0x05, 0x74, + 0xb3, 0x7d, 0x6b, 0x8f, 0x47, 0x0f, 0xc3, 0x1f, 0x59, 0x24, 0xdf, 0xa7, 0x44, 0x69, 0x2c, 0xed, + 0xc2, 0x01, 0x23, 0x53, 0x02, 0xb0, 0xe1, 0x8e, 0x9a, 0x50, 0xf0, 0x79, 0x8d, 0xe4, 0x45, 0x91, + 0xea, 0xfb, 0xc4, 0xee, 0x99, 0x40, 0x6c, 0xf1, 0x1e, 0x35, 0xa0, 0x65, 0x3b, 0xe9, 0x8a, 0x35, + 0x2f, 0xa7, 0x90, 0xbf, 0x79, 0xbe, 0x28, 0xbc, 0x58, 0xd8, 0x72, 0x05, 0x21, 0x3b, 0x01, 0xf1, + 0x0d, 0xc8, 0x1d, 0xfd, 0xbc, 0x59, 0x5c, 0xf0, 0xd4, 0x71, 0x54, 0x0d, 0x30, 0x12, 0x87, 0x6f + }, + }; + +const unsigned char aes128_ecb_encrypt_ref_output[][4096] __attribute__((aligned(64))) = { + { 0x24, 0x89, 0xab, 0xe4, 0x77, 0xdc, 0xdd, 0xcf, 0xeb, 0xc3, 0xca, 0xde, 0x5a, 0x52, 0x89, 0xaf + }, + { 0x8e, 0x25, 0x82, 0x01, 0x34, 0x2f, 0x89, 0x93, 0x12, 0x90, 0x47, 0xac, 0xc6, 0xc4, 0x8a, 0x62, + 0x54, 0xd2, 0x2b, 0xb5, 0x47, 0xc0, 0xdd, 0x20, 0x54, 0xe3, 0xd0, 0xbd, 0xf4, 0x81, 0xc4, 0x16 + }, + { 0x2c, 0x79, 0x73, 0x56, 0xbd, 0xa9, 0x2e, 0x0d, 0x33, 0x97, 0x94, 0x1d, 0xbc, 0x55, 0xc9, 0x59, + 0x11, 0x32, 0x0c, 0xc7, 0xbc, 0x82, 0xce, 0xc2, 0xd1, 0x06, 0xc7, 0xd0, 0x93, 0x47, 0x9d, 0x3d, + 0x08, 0x9a, 0xca, 0x5b, 0xd0, 0x8c, 0x95, 0x74, 0xc3, 0x96, 0x78, 0xcc, 0x73, 0x0b, 0x97, 0x3e, + 0x4a, 0xd9, 0x2c, 0x3c, 0x42, 0xf8, 0x66, 0x01, 0x58, 0x56, 0xb5, 0xcb, 0x15, 0xef, 0x05, 0x75 + }, + { 0xee, 0xc9, 0x6b, 0xcd, 0x43, 0xb8, 0xe2, 0x52, 0x47, 0xda, 0xca, 0x7f, 0x29, 0xa0, 0x01, 0xe0, + 0x44, 0x55, 0x22, 0x97, 0x65, 0x09, 0x82, 0xad, 0x4c, 0xd2, 0xf7, 0xf2, 0x33, 0x41, 0xf9, 0x91, + 0x57, 0x58, 0x51, 0x39, 0x4f, 0x44, 0x6e, 0x81, 0xac, 0x96, 0xd7, 0x37, 0xcb, 0x4b, 0x76, 0x3d, + 0x97, 0xaa, 0x88, 0x28, 0x79, 0x6a, 0xe1, 0xcb, 0x85, 0x1f, 0x3e, 0x81, 0xda, 0xeb, 0x22, 0x67, + 0x7f, 0x67, 0x45, 0x38, 0x4b, 0xbb, 0x34, 0x5d, 0x0d, 0x99, 0x3a, 0x6f, 0x45, 0x58, 0xbb, 0x4b, + 0x5d, 0xf5, 0xc8, 0xc2, 0x61, 0xda, 0x02, 0x50, 0x8b, 0x7e, 0x95, 0x4d, 0x44, 0xd0, 0xd3, 0xdc, + 0x74, 0x70, 0x61, 0x73, 0x77, 0xd1, 0xc3, 0x2c, 0xde, 0x44, 0x0c, 0x0a, 0x8f, 0xd7, 0x76, 0x46, + 0x04, 0xcc, 0xef, 0x04, 0x6b, 0xc6, 0x6d, 0x92, 0xe2, 0x10, 0x92, 0x46, 0xdd, 0xe6, 0x1c, 0xab + }, + { 0x59, 0x98, 0xf3, 0xa9, 0x0d, 0x01, 0xae, 0x65, 0xe9, 0x71, 0xff, 0x0b, 0x7a, 0xc9, 0x55, 0xf3, + 0xfe, 0x22, 0x39, 0x76, 0x24, 0x8e, 0x51, 0x02, 0x0f, 0x04, 0xe2, 0xb0, 0xc3, 0x92, 0xe1, 0x95, + 0x42, 0xff, 0x31, 0x12, 0x8b, 0xfb, 0xfc, 0x37, 0x63, 0x2b, 0xe1, 0x34, 0x24, 0x42, 0x3b, 0xaf, + 0xac, 0xe8, 0x9d, 0x13, 0x1a, 0x99, 0x8b, 0xbb, 0x0c, 0x56, 0x18, 0x5f, 0x20, 0x50, 0xe2, 0x12, + 0x66, 0x2c, 0x7a, 0x23, 0x19, 0x57, 0xcb, 0x3f, 0xee, 0x6b, 0x1f, 0xc9, 0x3c, 0xb9, 0x99, 0xe4, + 0x1b, 0x18, 0x94, 0xdc, 0xc3, 0x07, 0x35, 0x60, 0xea, 0x29, 0x33, 0x5e, 0xa2, 0xf3, 0x2e, 0xd1, + 0x43, 0x18, 0x09, 0x15, 0xf5, 0x7f, 0x70, 0xf5, 0xe5, 0x12, 0x49, 0xac, 0xdc, 0xaa, 0x04, 0xdf, + 0x6f, 0x7c, 0x75, 0x92, 0x4c, 0x9c, 0x34, 0xe1, 0x7c, 0xa6, 0x9f, 0x9c, 0xc8, 0xcc, 0x16, 0x8b, + 0xf8, 0xd6, 0xcc, 0xdc, 0x22, 0x25, 0xc9, 0x03, 0x6f, 0xab, 0x15, 0xa7, 0x9c, 0x2e, 0x4e, 0x4f, + 0x2b, 0x2c, 0x2d, 0x22, 0xdb, 0xc4, 0xd2, 0x8d, 0x71, 0xdf, 0x3e, 0xe0, 0xf0, 0x71, 0xc8, 0xd0, + 0xb0, 0x89, 0x26, 0x4e, 0x4f, 0x58, 0x12, 0x7c, 0xd5, 0x4e, 0x61, 0xcb, 0x48, 0x0b, 0x0f, 0x20, + 0xe2, 0x1f, 0x05, 0x97, 0x41, 0x9d, 0xa6, 0x5f, 0xa8, 0x16, 0x33, 0x81, 0xe1, 0x24, 0x03, 0xe0, + 0xc2, 0x18, 0x93, 0x4b, 0x14, 0x3f, 0x03, 0x75, 0x1a, 0x6c, 0x0b, 0x67, 0x83, 0x94, 0x3c, 0x76, + 0x5a, 0xa3, 0x2f, 0xb0, 0x20, 0x76, 0xdd, 0x9c, 0x35, 0xdd, 0x45, 0x46, 0x28, 0xa8, 0x95, 0x44, + 0x74, 0x53, 0xa8, 0xda, 0xfc, 0x98, 0xf0, 0x61, 0x92, 0x0a, 0x9b, 0x2e, 0xa2, 0x40, 0xc1, 0xb9, + 0xf9, 0xa1, 0x5b, 0x51, 0x89, 0x3d, 0x92, 0x24, 0x89, 0x65, 0x04, 0x2a, 0x92, 0xc6, 0xc5, 0x54 + }, + { 0x9b, 0xef, 0x2a, 0x88, 0x0f, 0x1d, 0x84, 0x74, 0xbe, 0xca, 0x68, 0x7c, 0x61, 0x6b, 0x87, 0xe1, + 0x43, 0x8f, 0x00, 0xaf, 0x50, 0x8e, 0x13, 0xfe, 0x8e, 0xd0, 0x13, 0x62, 0x45, 0x8c, 0xaf, 0x45, + 0x3e, 0x22, 0xf4, 0x03, 0x4d, 0xd5, 0xe4, 0xd3, 0x10, 0x4e, 0x84, 0xb1, 0x92, 0xc3, 0xe3, 0x14, + 0xf8, 0xda, 0xfa, 0xff, 0xa5, 0x85, 0x04, 0x73, 0x87, 0xb7, 0x77, 0xe6, 0xc1, 0xbc, 0x4a, 0x89, + 0x12, 0x6d, 0x85, 0xaf, 0x0a, 0x1e, 0x76, 0xb0, 0xd7, 0xa1, 0xc5, 0xe5, 0x4a, 0xaa, 0x89, 0x1d, + 0xfa, 0x78, 0xe1, 0x39, 0xbe, 0x59, 0xca, 0x97, 0x66, 0x52, 0x8b, 0xbb, 0x75, 0xfa, 0x3a, 0x6f, + 0x00, 0x79, 0x72, 0x25, 0x39, 0x54, 0xd6, 0xf0, 0x3e, 0x5a, 0x0a, 0xfa, 0x89, 0x3b, 0xf7, 0xe9, + 0x65, 0x76, 0xbb, 0x4b, 0x5a, 0x18, 0x4e, 0x7b, 0x68, 0x66, 0xd5, 0xd1, 0xbf, 0xaa, 0x64, 0x65, + 0x80, 0x17, 0xd0, 0xb2, 0xa8, 0x5c, 0x08, 0x95, 0x99, 0x96, 0xb6, 0x1c, 0x7f, 0xf8, 0xb7, 0xfc, + 0x54, 0x22, 0xe2, 0x8d, 0x52, 0xad, 0xd2, 0x67, 0x7d, 0xb5, 0x92, 0x85, 0xc4, 0xc0, 0x34, 0x04, + 0x24, 0x44, 0x68, 0x27, 0x85, 0xa8, 0x21, 0xcc, 0x49, 0xf9, 0x30, 0x11, 0xe4, 0x6e, 0xb5, 0x2f, + 0x35, 0xf2, 0x0e, 0x5e, 0x3a, 0x62, 0xf0, 0xc3, 0xe4, 0x44, 0xed, 0x15, 0x27, 0xfb, 0x8e, 0x67, + 0xe8, 0x3a, 0xb5, 0x6e, 0x04, 0x4e, 0xd3, 0x1c, 0x63, 0xbb, 0x3b, 0x27, 0x90, 0xef, 0xb7, 0x6f, + 0x60, 0xa6, 0x74, 0x2a, 0x39, 0x04, 0x0b, 0x67, 0x5d, 0x66, 0x70, 0x58, 0xc7, 0x09, 0x59, 0x68, + 0xf5, 0xfd, 0x03, 0xe6, 0x83, 0x82, 0xa7, 0x1d, 0x54, 0x96, 0x03, 0xb1, 0x52, 0x4d, 0xc8, 0x03, + 0xf1, 0xb3, 0x33, 0xfa, 0x27, 0xe2, 0xa4, 0xa3, 0x99, 0x0c, 0xa2, 0xc3, 0x0e, 0x6d, 0x7c, 0xf7, + 0x7c, 0x6a, 0x52, 0x15, 0x39, 0xd0, 0x07, 0xc2, 0x9f, 0x5c, 0x3a, 0x2b, 0xf4, 0xcb, 0x49, 0x22, + 0x3d, 0xb4, 0xea, 0x46, 0x4b, 0x9b, 0x72, 0x57, 0x99, 0xc4, 0x4b, 0x6c, 0xfb, 0x63, 0x40, 0x81, + 0x1a, 0xa4, 0xcd, 0xc6, 0xfd, 0xcb, 0xa2, 0xc6, 0x2c, 0x16, 0xbb, 0xe1, 0x3d, 0xec, 0xe4, 0xd2, + 0x95, 0x29, 0xc9, 0xa7, 0xe8, 0x81, 0xc2, 0xcc, 0xba, 0xc1, 0x19, 0x5f, 0x38, 0xc9, 0xdd, 0x7d, + 0x49, 0x9f, 0x2f, 0xef, 0x5b, 0x83, 0xf1, 0xb5, 0x5c, 0xe0, 0xf5, 0x17, 0x66, 0xae, 0xd5, 0xb8, + 0x86, 0xaf, 0x05, 0x20, 0x5b, 0x28, 0xb2, 0xa0, 0x1a, 0xcb, 0xb4, 0xf2, 0x02, 0x45, 0x54, 0x25, + 0x27, 0x03, 0xed, 0x27, 0xe7, 0xed, 0xf6, 0x77, 0xa4, 0xab, 0x30, 0x3a, 0x62, 0xa6, 0xf0, 0x08, + 0x81, 0x11, 0x89, 0x84, 0xc8, 0x0d, 0xd2, 0x96, 0xf6, 0x76, 0xb8, 0xcd, 0xba, 0x70, 0xa3, 0x7f, + 0x1f, 0x87, 0x41, 0x30, 0x61, 0x03, 0x7f, 0xff, 0xcb, 0x8b, 0x63, 0x37, 0x2c, 0x89, 0x9c, 0x7c, + 0xa9, 0xcc, 0x38, 0xc5, 0x04, 0x55, 0xaf, 0x09, 0x47, 0x59, 0x44, 0x09, 0x33, 0x5e, 0x52, 0x8e, + 0xe1, 0x52, 0xb7, 0xeb, 0x6d, 0x6f, 0xc7, 0x54, 0xf7, 0xa8, 0xf8, 0xaa, 0x92, 0x3c, 0x1a, 0x37, + 0x6b, 0x71, 0xa3, 0xcc, 0x99, 0xf7, 0x4e, 0xbf, 0xcc, 0x99, 0x19, 0x1f, 0x49, 0x1a, 0x6e, 0x9f, + 0x69, 0x9a, 0x73, 0xa0, 0x14, 0xdd, 0xff, 0x9c, 0xb6, 0xbd, 0x05, 0x6c, 0xd7, 0xc2, 0x68, 0xf9, + 0xf4, 0xf6, 0x96, 0xb7, 0xe5, 0x05, 0x4c, 0x5e, 0xb1, 0x7b, 0x6e, 0x1d, 0x32, 0x71, 0x28, 0x73, + 0x88, 0x35, 0xc7, 0xc6, 0xb8, 0x30, 0x0e, 0x68, 0xe2, 0x53, 0x45, 0x72, 0xb8, 0xb1, 0x15, 0xef, + 0xad, 0x3a, 0xad, 0xd6, 0xd4, 0x6d, 0xb6, 0x8a, 0x03, 0x73, 0xef, 0x41, 0x60, 0xaf, 0x4b, 0xed + }, + { 0x64, 0x1d, 0xf2, 0x31, 0xbd, 0x67, 0xd7, 0xda, 0x85, 0x9a, 0xfd, 0xe4, 0xaf, 0x8a, 0x18, 0x06, + 0x0c, 0xc5, 0x18, 0x97, 0xe7, 0xb2, 0xe2, 0x3b, 0x54, 0x73, 0xf7, 0x48, 0x17, 0x85, 0xfa, 0x98, + 0x9c, 0x6f, 0xd9, 0xef, 0x90, 0x9b, 0x02, 0x5b, 0x4a, 0x9c, 0xc1, 0x32, 0x31, 0xef, 0xd6, 0x41, + 0x4c, 0x71, 0xd1, 0x3a, 0x06, 0xe0, 0x00, 0x32, 0x3a, 0xc2, 0x7d, 0x37, 0x42, 0x0b, 0x43, 0x44, + 0x0b, 0x85, 0x21, 0xc6, 0x7c, 0x4c, 0xdc, 0xde, 0x2e, 0x4d, 0x52, 0x3d, 0xb3, 0x5c, 0x34, 0x1c, + 0x19, 0x38, 0x3c, 0x9c, 0x34, 0xd8, 0x54, 0x75, 0x26, 0xbc, 0x84, 0x2a, 0xd5, 0xdb, 0xfd, 0x40, + 0x4a, 0x86, 0x00, 0x81, 0xa7, 0x71, 0x2d, 0xa1, 0xb6, 0xd2, 0xd2, 0x11, 0x57, 0xf1, 0xf5, 0xac, + 0xcb, 0xce, 0x08, 0xea, 0x8c, 0xf4, 0x10, 0x61, 0x6b, 0x3d, 0xa4, 0x2f, 0x7b, 0x13, 0xa9, 0xcc, + 0x94, 0x8f, 0xf8, 0x95, 0x6b, 0x75, 0x5f, 0xbb, 0xef, 0xcc, 0x68, 0x39, 0xa9, 0xae, 0x87, 0x89, + 0xa5, 0x21, 0x96, 0x9a, 0x03, 0xe1, 0x09, 0xa7, 0x45, 0xc0, 0x01, 0xe3, 0xd2, 0x9e, 0xdc, 0xbd, + 0x0a, 0xe5, 0x44, 0xeb, 0xfa, 0xec, 0xf5, 0xbe, 0x5e, 0xdd, 0x41, 0xfe, 0xe4, 0xe7, 0x64, 0xb3, + 0x27, 0xee, 0x55, 0x0d, 0x3d, 0x27, 0x5f, 0x75, 0x06, 0x2e, 0x50, 0x8e, 0x32, 0xed, 0xd0, 0x3e, + 0xf3, 0x19, 0x9a, 0xa3, 0x0f, 0xb4, 0x18, 0xb7, 0x44, 0x33, 0x7e, 0x83, 0x9d, 0x0a, 0xba, 0xd4, + 0x67, 0xc6, 0xbb, 0x58, 0xd7, 0xac, 0x77, 0x38, 0x4b, 0xb2, 0xac, 0x98, 0xc2, 0x0f, 0xd6, 0x69, + 0xc8, 0x9d, 0x0a, 0x4f, 0xee, 0xa3, 0x9f, 0x34, 0x29, 0x21, 0x0f, 0x8e, 0x85, 0xaa, 0x95, 0x53, + 0x4f, 0x0b, 0x2e, 0x39, 0xff, 0xa2, 0x3f, 0xad, 0x64, 0x19, 0x49, 0xa8, 0xe9, 0x32, 0xfe, 0x79, + 0xfe, 0x7a, 0x19, 0xe6, 0x54, 0xeb, 0x71, 0xd0, 0x65, 0x45, 0x54, 0x7e, 0x6e, 0x5a, 0x7c, 0xa9, + 0x5e, 0xfb, 0x1e, 0x78, 0x80, 0x7a, 0x1b, 0x74, 0x1c, 0xc9, 0x78, 0xd9, 0x93, 0xef, 0x80, 0x32, + 0x64, 0xd4, 0xaa, 0xb0, 0x36, 0x18, 0x41, 0x66, 0x8e, 0xad, 0x6b, 0xf1, 0xb0, 0x8b, 0xff, 0xce, + 0xa4, 0x44, 0x0f, 0xac, 0x21, 0xe6, 0x13, 0xb5, 0xf1, 0x0e, 0x33, 0x33, 0x53, 0x97, 0xcd, 0x71, + 0x97, 0x57, 0x77, 0x05, 0x0b, 0x79, 0x1f, 0xd4, 0x00, 0x3b, 0x1f, 0xc1, 0x23, 0xd3, 0x37, 0xce, + 0x06, 0xe7, 0x1a, 0xfe, 0x24, 0xba, 0x67, 0xdb, 0xd5, 0x3a, 0xff, 0xb2, 0xc5, 0x37, 0xd6, 0xed, + 0x60, 0xb5, 0xfe, 0x47, 0x60, 0x23, 0x97, 0x86, 0x2f, 0xac, 0xde, 0xc6, 0x85, 0x75, 0xd6, 0x35, + 0x09, 0xcf, 0x1c, 0x0f, 0xae, 0xf0, 0x09, 0x04, 0x9b, 0xd4, 0x3e, 0xb6, 0x83, 0xba, 0x85, 0x1e, + 0xdc, 0x7b, 0x7a, 0x65, 0x6b, 0xb3, 0xbb, 0x9f, 0xc9, 0xa9, 0x5e, 0x8b, 0xdb, 0x5b, 0x71, 0x4b, + 0xdd, 0x27, 0xfd, 0xcd, 0xcd, 0xf4, 0xb0, 0x39, 0xf7, 0x7b, 0x70, 0x35, 0x4f, 0xb0, 0x9e, 0x86, + 0x49, 0x2f, 0x88, 0x9b, 0x6e, 0x21, 0x8f, 0x02, 0x26, 0x26, 0x05, 0x8d, 0x25, 0xed, 0xa1, 0x29, + 0x9d, 0x7f, 0x5a, 0x07, 0xc3, 0x8a, 0xd8, 0x4f, 0x0a, 0x3f, 0xb8, 0xff, 0xf5, 0x2c, 0x3d, 0x3f, + 0x2d, 0x49, 0xd9, 0xef, 0x3b, 0x87, 0x0c, 0x54, 0x8a, 0x0c, 0x89, 0x92, 0x96, 0x31, 0xe9, 0x25, + 0x5c, 0xaa, 0x9a, 0xcd, 0xde, 0x77, 0x69, 0xe8, 0x21, 0x02, 0xf0, 0xfd, 0x0c, 0x89, 0x45, 0x96, + 0xd5, 0x24, 0xce, 0xa5, 0xf5, 0x1f, 0x7c, 0x04, 0x03, 0xa6, 0x51, 0x48, 0xd5, 0x78, 0x9b, 0x50, + 0xa9, 0xb7, 0x0e, 0xc9, 0x48, 0x8d, 0xf7, 0xf0, 0xdf, 0x67, 0x45, 0x25, 0xfe, 0xd0, 0xaa, 0xeb, + 0x55, 0x7e, 0xff, 0x30, 0x77, 0x48, 0xe9, 0x2c, 0xa6, 0xaa, 0xb1, 0x37, 0x6d, 0xda, 0x1f, 0xa1, + 0x4e, 0x1d, 0xd8, 0x90, 0x0f, 0x37, 0x5b, 0x71, 0x6c, 0xc4, 0x33, 0x43, 0x65, 0xa7, 0xba, 0x79, + 0x6e, 0x46, 0x3b, 0x0b, 0x9e, 0x96, 0x7c, 0xa6, 0xdc, 0x46, 0x80, 0x93, 0x78, 0xaa, 0x90, 0xb2, + 0xce, 0xcc, 0x5b, 0x6b, 0x00, 0x14, 0x41, 0xa0, 0x44, 0x18, 0x78, 0x15, 0x9f, 0x72, 0x53, 0x85, + 0xf1, 0xd2, 0xcd, 0x36, 0xda, 0x6a, 0xf9, 0x8a, 0x6d, 0xb9, 0xad, 0x76, 0x71, 0xaa, 0xf2, 0x69, + 0x5f, 0x97, 0xc4, 0x0a, 0xee, 0xa4, 0x46, 0x5a, 0xd9, 0xcb, 0x83, 0xbf, 0x25, 0x84, 0xad, 0xd6, + 0xac, 0x83, 0xa6, 0x3f, 0xa6, 0x95, 0x3f, 0xb5, 0x8d, 0xdc, 0x74, 0x31, 0x34, 0x56, 0xf9, 0x29, + 0x6b, 0xbe, 0x95, 0xd9, 0x36, 0x76, 0x80, 0xf7, 0x68, 0x07, 0xf6, 0xd4, 0xd3, 0x7b, 0x1b, 0xa1, + 0x81, 0x42, 0xf9, 0x12, 0x83, 0x53, 0xa1, 0xbb, 0x47, 0x87, 0x87, 0xd2, 0x13, 0xe6, 0xe1, 0xf4, + 0x82, 0x44, 0xf6, 0xa4, 0xc1, 0xed, 0xb7, 0x2b, 0x92, 0x66, 0xf1, 0xa7, 0x2e, 0x0e, 0x0e, 0x9f, + 0x54, 0xdf, 0x95, 0xd5, 0xa4, 0xaf, 0x87, 0x8c, 0x8e, 0xe2, 0xf4, 0x86, 0x74, 0x4b, 0xda, 0x01, + 0x83, 0x77, 0x90, 0x35, 0x39, 0x1a, 0xa2, 0x3f, 0xff, 0xd5, 0xd4, 0xac, 0x23, 0x29, 0x92, 0x3d, + 0x41, 0x73, 0xcf, 0x47, 0x91, 0x78, 0x23, 0x34, 0xc8, 0x01, 0x9b, 0x95, 0xb4, 0x3b, 0x4d, 0xd2, + 0xab, 0x78, 0x20, 0xa2, 0x5d, 0x94, 0xc1, 0x43, 0xe1, 0x59, 0x3b, 0x48, 0x23, 0x99, 0x5e, 0x28, + 0xf7, 0x02, 0x4e, 0x4f, 0xe3, 0xe2, 0x4f, 0xad, 0x47, 0x35, 0x19, 0xed, 0x81, 0xb6, 0xa7, 0x70, + 0x0b, 0x5e, 0x56, 0xf8, 0x87, 0x6e, 0x4d, 0x69, 0xe9, 0xad, 0x86, 0xfb, 0xaf, 0xf0, 0xe5, 0x3f, + 0x3a, 0xf9, 0x1b, 0x11, 0x3e, 0x87, 0x10, 0x28, 0x2d, 0xa5, 0x4f, 0xc3, 0xec, 0x5d, 0x9d, 0xad, + 0x71, 0xc5, 0x9f, 0x5b, 0x76, 0x2c, 0x0a, 0x64, 0xd6, 0x60, 0x1b, 0x77, 0x94, 0x51, 0x28, 0x34, + 0x5d, 0x11, 0x5a, 0xe4, 0x1e, 0x7a, 0x49, 0x89, 0x4d, 0x17, 0x52, 0x04, 0xcb, 0xbb, 0xff, 0x59, + 0x14, 0x54, 0xa3, 0xfe, 0xe8, 0x80, 0xdf, 0xdf, 0x2d, 0xff, 0xa7, 0x8e, 0xd9, 0xf9, 0x16, 0xc0, + 0xa1, 0x45, 0x55, 0x2f, 0xf4, 0x41, 0xcc, 0xd9, 0x29, 0xb9, 0xa9, 0xec, 0x1f, 0xd5, 0x94, 0xd8, + 0x5d, 0xd6, 0x9d, 0x8f, 0xb8, 0x1b, 0x77, 0x72, 0xe1, 0x15, 0xfb, 0xd4, 0x55, 0x84, 0x4e, 0x37, + 0x2d, 0xb4, 0xe3, 0x18, 0x24, 0x89, 0xe3, 0xcb, 0x77, 0xb3, 0x1e, 0xff, 0x38, 0x19, 0x5a, 0x7c, + 0x60, 0x9e, 0x63, 0xd6, 0xf1, 0x55, 0x70, 0x25, 0x13, 0xdc, 0x77, 0x4d, 0xfe, 0x6a, 0xb1, 0x61, + 0x9a, 0x0f, 0xce, 0xa4, 0x5e, 0xe5, 0x7b, 0x80, 0x16, 0x5e, 0x7f, 0x04, 0x84, 0x6e, 0x8b, 0x67, + 0xac, 0x5a, 0x57, 0xd6, 0xad, 0x84, 0x0c, 0x2d, 0x7a, 0x64, 0x14, 0xa0, 0xec, 0x2a, 0xe2, 0x48, + 0xbc, 0x63, 0x4f, 0xe9, 0x18, 0x7e, 0xa4, 0x87, 0x98, 0x28, 0x3f, 0xdb, 0xb6, 0xe2, 0x8e, 0xb3, + 0xf4, 0xe5, 0x75, 0x26, 0xbb, 0xb9, 0x00, 0x48, 0xf8, 0x48, 0x3d, 0x9d, 0x88, 0xb1, 0x53, 0xa7, + 0xa6, 0x5f, 0xae, 0x72, 0xe4, 0xbc, 0x52, 0xe9, 0x9d, 0xc1, 0x49, 0xa8, 0xf9, 0x04, 0x8f, 0x70, + 0xc3, 0xb2, 0xf9, 0x0e, 0x8c, 0x9c, 0x4e, 0xfc, 0x2b, 0x3e, 0x2b, 0xd5, 0x8e, 0x5c, 0x85, 0x56, + 0xbf, 0x16, 0x99, 0xb5, 0xd5, 0x2d, 0x5f, 0x12, 0x84, 0xa3, 0x1d, 0xac, 0x0b, 0x53, 0xfb, 0x50, + 0x79, 0x1f, 0xf1, 0xd6, 0x76, 0x7c, 0xee, 0x22, 0x5c, 0x96, 0x86, 0xd7, 0x33, 0x93, 0x9f, 0x9c + }, + { 0x75, 0x2d, 0x6d, 0x57, 0x74, 0xa3, 0x23, 0xd9, 0xc2, 0x07, 0x5c, 0x6b, 0xd1, 0x9d, 0x83, 0x2e, + 0xc4, 0x60, 0x0e, 0xe7, 0xe4, 0x2c, 0x48, 0x89, 0xee, 0xb7, 0xf4, 0xaa, 0xe5, 0x88, 0xa8, 0x56, + 0xe6, 0xa9, 0x42, 0x76, 0x67, 0x98, 0xf9, 0xc2, 0xc6, 0xdf, 0x3e, 0x87, 0x9a, 0xee, 0xfe, 0xf9, + 0x1d, 0x4a, 0x0c, 0x01, 0x99, 0x83, 0x11, 0xdc, 0x46, 0x0b, 0xc2, 0xec, 0xc8, 0x6e, 0x2d, 0x3c, + 0xc0, 0xb7, 0x6f, 0x22, 0x16, 0x4a, 0xa7, 0x88, 0xf9, 0x59, 0x8a, 0xe8, 0x97, 0x26, 0x02, 0xbc, + 0xe6, 0x81, 0x48, 0xc7, 0x45, 0x8a, 0xc9, 0x16, 0x18, 0x30, 0x4a, 0x47, 0x21, 0x1c, 0x4d, 0xda, + 0x83, 0x3a, 0x7d, 0x23, 0x21, 0x8a, 0x60, 0x92, 0x07, 0xc1, 0xb4, 0x4f, 0xcf, 0x70, 0x0c, 0x01, + 0x2c, 0xc2, 0x74, 0x52, 0xe5, 0xdb, 0x9c, 0xa9, 0xf4, 0xa5, 0x3e, 0x29, 0x71, 0xe8, 0xfb, 0x27, + 0xd0, 0x5e, 0x0c, 0xd4, 0xb3, 0x68, 0x04, 0x88, 0xc8, 0x49, 0xf0, 0x1f, 0xdf, 0xbb, 0x76, 0xd1, + 0xed, 0xc9, 0x39, 0x89, 0x07, 0x5f, 0x37, 0xa7, 0x95, 0x46, 0xa6, 0x71, 0x67, 0x63, 0x81, 0xf0, + 0x8c, 0x81, 0xbb, 0x23, 0x53, 0x31, 0xad, 0xa3, 0x5d, 0x6f, 0x67, 0x02, 0x3f, 0xde, 0x29, 0xca, + 0x70, 0x56, 0x56, 0x1f, 0x54, 0xc0, 0xae, 0x23, 0x10, 0x5c, 0xa7, 0xe2, 0x61, 0x3f, 0xc8, 0xb8, + 0xaa, 0x6e, 0x82, 0xd2, 0x83, 0xca, 0x50, 0x34, 0x4e, 0x7a, 0xce, 0xb3, 0xde, 0x53, 0x6c, 0x93, + 0x9b, 0x4a, 0x0f, 0xed, 0x1b, 0xf8, 0x3b, 0x18, 0x83, 0xed, 0xad, 0x75, 0x1d, 0x8f, 0x8d, 0xb8, + 0x63, 0xfa, 0xfd, 0x61, 0x38, 0x81, 0x91, 0x6e, 0x13, 0x66, 0x60, 0xf6, 0x4b, 0xdb, 0xdb, 0xde, + 0xff, 0x09, 0xb3, 0x4d, 0xeb, 0xe7, 0x44, 0xe1, 0x40, 0x10, 0x35, 0x01, 0x63, 0x21, 0x09, 0xac, + 0xed, 0xca, 0x31, 0x09, 0xde, 0x51, 0x88, 0xe3, 0xde, 0xf7, 0xa9, 0xc7, 0x1c, 0x7a, 0xa3, 0xc8, + 0x93, 0xff, 0x9c, 0x15, 0x58, 0x65, 0x90, 0xba, 0xfc, 0x94, 0x78, 0xcd, 0x9b, 0xf7, 0x83, 0x91, + 0x5e, 0x1b, 0x98, 0x1f, 0x88, 0x13, 0x92, 0x3a, 0x48, 0x8d, 0x3a, 0xfd, 0x57, 0x1b, 0xbc, 0x3e, + 0x52, 0x15, 0x0a, 0x3a, 0x5b, 0x28, 0x68, 0x59, 0x83, 0xf7, 0x36, 0xcb, 0xfe, 0x01, 0xe9, 0x3f, + 0xcd, 0x61, 0xcc, 0x07, 0x00, 0xf4, 0x39, 0xed, 0x62, 0xd2, 0x02, 0xdb, 0xeb, 0x6b, 0xbe, 0x7d, + 0xcf, 0xc3, 0x42, 0xf4, 0xe0, 0x68, 0x3d, 0x5a, 0x85, 0xb8, 0xac, 0x3c, 0xc7, 0x6a, 0x16, 0x8a, + 0xdd, 0xd1, 0x96, 0xd4, 0xce, 0x8f, 0xdd, 0x1c, 0x29, 0xf1, 0xc5, 0x79, 0x82, 0xf5, 0x53, 0x7e, + 0xaf, 0x1b, 0x21, 0x97, 0x7c, 0xa0, 0x74, 0xc6, 0xbe, 0xa7, 0x3c, 0xc6, 0xc6, 0x50, 0xea, 0xfd, + 0xe1, 0xcc, 0xb6, 0x0b, 0x53, 0x02, 0x81, 0x9c, 0x64, 0x3e, 0x69, 0x77, 0xdc, 0x8f, 0xec, 0xc6, + 0xde, 0x7b, 0x8e, 0x6d, 0x2c, 0x97, 0xf4, 0x29, 0xf3, 0xce, 0x2a, 0x7f, 0xc0, 0xc2, 0xc6, 0x4f, + 0x27, 0xb5, 0x5a, 0xd9, 0x6b, 0x43, 0x83, 0xaf, 0x74, 0xc3, 0x9d, 0x06, 0xa8, 0xef, 0xd2, 0xfc, + 0xf3, 0x0f, 0x44, 0x79, 0xe0, 0x2e, 0xd8, 0xa8, 0xa9, 0x39, 0xf9, 0x1e, 0x37, 0xc6, 0x81, 0xae, + 0x54, 0xf4, 0x59, 0xf3, 0x4b, 0xc5, 0x35, 0xbf, 0x51, 0x44, 0x5d, 0xf4, 0xa1, 0x4a, 0x8f, 0x0a, + 0xc6, 0xfc, 0x33, 0x52, 0x0d, 0x70, 0xd5, 0x5e, 0x09, 0xb8, 0x29, 0xe6, 0x0b, 0x56, 0x40, 0x69, + 0x5c, 0xe6, 0x7f, 0xf7, 0xa0, 0x14, 0x0b, 0xe0, 0x82, 0x4c, 0xb6, 0xdb, 0xd9, 0x4e, 0x79, 0x05, + 0xb5, 0xc5, 0x31, 0x4b, 0xd4, 0x68, 0xae, 0x84, 0xd7, 0x09, 0xad, 0xdd, 0xe2, 0x5a, 0x64, 0xc5, + 0xf4, 0xc3, 0xc5, 0x23, 0x7a, 0x8f, 0x71, 0x38, 0x93, 0xe4, 0xae, 0x6d, 0x02, 0xf7, 0xeb, 0xce, + 0xcc, 0x37, 0xf7, 0x17, 0x9c, 0xf8, 0x85, 0xca, 0xf7, 0x6a, 0xc2, 0x71, 0xe9, 0x42, 0x17, 0x2e, + 0x25, 0x6f, 0x82, 0x56, 0xc6, 0x51, 0x49, 0x82, 0xa7, 0x4d, 0x50, 0x33, 0xe6, 0x23, 0x71, 0x27, + 0xcb, 0x35, 0xc5, 0x70, 0xd6, 0x22, 0xbf, 0xde, 0x7f, 0x37, 0x24, 0x00, 0xd9, 0x10, 0x4b, 0x8b, + 0x23, 0xc2, 0xfc, 0x0b, 0xe7, 0xc4, 0x90, 0x6a, 0x70, 0x6d, 0x46, 0xba, 0x80, 0x3e, 0xd0, 0xea, + 0xbb, 0xc8, 0xd5, 0x08, 0x74, 0xed, 0xf2, 0xbc, 0xb1, 0xf4, 0xaa, 0x7d, 0x83, 0x60, 0xf8, 0xb4, + 0x42, 0x03, 0xfb, 0x80, 0x3f, 0x96, 0x2f, 0x91, 0xee, 0x97, 0xf4, 0xb7, 0xaf, 0xea, 0x9c, 0x48, + 0x67, 0xe9, 0x03, 0x3e, 0x9a, 0x02, 0x49, 0xa2, 0x88, 0xb6, 0x2f, 0x4a, 0xbf, 0xd6, 0x0f, 0x35, + 0xe1, 0x14, 0x91, 0x3e, 0x2d, 0xba, 0x31, 0xb5, 0xfa, 0xb8, 0x6d, 0x17, 0x6c, 0xb9, 0x67, 0x80, + 0x8b, 0xd4, 0x49, 0x54, 0x1c, 0x25, 0x62, 0xe9, 0x29, 0xdd, 0xd7, 0x0d, 0x33, 0xa9, 0x63, 0x13, + 0x8b, 0x63, 0x42, 0x35, 0xac, 0x3f, 0x70, 0x28, 0xc6, 0xa4, 0xa0, 0x12, 0x8f, 0x84, 0x5b, 0xaf, + 0x75, 0x63, 0xc6, 0x8b, 0x03, 0xec, 0xc2, 0xe5, 0xb6, 0x5b, 0x5f, 0x38, 0x7b, 0xea, 0x49, 0x95, + 0xd5, 0x88, 0x57, 0x4c, 0x40, 0x92, 0xa6, 0xc0, 0x54, 0xe5, 0x66, 0x6b, 0xd2, 0x2d, 0xa3, 0x4d, + 0x8e, 0x7e, 0x2f, 0xd4, 0xb1, 0x2a, 0x3d, 0xf7, 0xba, 0x11, 0x63, 0x2c, 0x56, 0x0b, 0x17, 0xb1, + 0x50, 0x37, 0xc5, 0xf3, 0xb9, 0xbe, 0xab, 0x30, 0x22, 0x73, 0xff, 0xf3, 0x99, 0xd5, 0x34, 0x0a, + 0x30, 0x00, 0x37, 0x97, 0x0d, 0x68, 0x0d, 0x81, 0x55, 0x09, 0x75, 0x64, 0x5f, 0xd1, 0x6e, 0xb0, + 0x8d, 0x71, 0xa5, 0x26, 0xc2, 0xf1, 0x18, 0xd8, 0x9d, 0x02, 0x6f, 0x04, 0xcb, 0x4e, 0x05, 0x5e, + 0xe8, 0x6e, 0x71, 0x42, 0x1b, 0xaf, 0x9c, 0xf7, 0xeb, 0xab, 0x91, 0xda, 0x16, 0x64, 0x26, 0xd9, + 0x18, 0xf5, 0x60, 0xbb, 0x34, 0xdd, 0xb2, 0xed, 0x9b, 0x07, 0x92, 0x40, 0xbc, 0x85, 0x3e, 0x82, + 0x19, 0xf9, 0x89, 0x05, 0x38, 0xf2, 0x45, 0xc8, 0x3d, 0x65, 0xc4, 0x9b, 0xfe, 0xf8, 0xf0, 0x58, + 0x1b, 0x48, 0xae, 0xba, 0x19, 0xc6, 0x33, 0xf8, 0x49, 0x99, 0x96, 0x65, 0x17, 0x40, 0xcc, 0x53, + 0x99, 0xb7, 0x56, 0x49, 0x54, 0x30, 0xc6, 0xae, 0xdd, 0xba, 0xeb, 0xd5, 0x7f, 0xf3, 0x51, 0x05, + 0xfa, 0x59, 0xed, 0xdd, 0x4f, 0x70, 0x05, 0x90, 0x04, 0x8d, 0x9a, 0xda, 0x41, 0x69, 0x73, 0xbb, + 0x22, 0xcd, 0x4f, 0x1e, 0xd9, 0xb5, 0x42, 0xec, 0xa7, 0x1a, 0xa1, 0x6b, 0x3d, 0xd8, 0xe2, 0x7d, + 0x7b, 0x17, 0x7b, 0x6e, 0xdf, 0x4c, 0xcc, 0xe8, 0xaf, 0x93, 0x3f, 0x0d, 0x0c, 0x60, 0xbd, 0x76, + 0xb7, 0xcb, 0x17, 0xe3, 0xb8, 0x3a, 0x22, 0x42, 0x9e, 0x34, 0x96, 0x01, 0xc3, 0x8a, 0x3a, 0x84, + 0x0a, 0x4a, 0xe1, 0xad, 0x2d, 0xf0, 0x6c, 0x41, 0x30, 0xa9, 0x46, 0x99, 0x57, 0x7e, 0x7d, 0x9e, + 0x87, 0x84, 0x5f, 0x3e, 0xa9, 0x07, 0x4e, 0x4c, 0x45, 0xf4, 0xac, 0xb7, 0x47, 0x88, 0x4d, 0xa5, + 0xdd, 0x0e, 0x55, 0x4d, 0x57, 0x46, 0xfa, 0x82, 0x1a, 0x93, 0x02, 0x4b, 0x50, 0x90, 0x8b, 0x93, + 0x58, 0x48, 0xed, 0xb0, 0xbf, 0x03, 0x04, 0x01, 0x98, 0x5e, 0x76, 0x58, 0x51, 0x2d, 0x1b, 0x1f, + 0x37, 0xb4, 0xca, 0x3d, 0x8f, 0xfd, 0x78, 0x91, 0x23, 0x16, 0x9d, 0x87, 0x90, 0xa4, 0xf7, 0xa4, + 0xd6, 0xd2, 0xcb, 0xc9, 0x7f, 0xcf, 0x9f, 0x6c, 0x8e, 0x5a, 0x12, 0x88, 0xfc, 0x4c, 0x02, 0xfa, + 0x52, 0x0a, 0x62, 0xa6, 0x36, 0x76, 0x20, 0xde, 0x4d, 0x0f, 0x2f, 0xe1, 0x4f, 0x4f, 0x06, 0x90, + 0x4b, 0xcd, 0xc9, 0x74, 0x5e, 0x82, 0x56, 0xa3, 0x09, 0x1f, 0xf1, 0xfb, 0xc3, 0xad, 0x27, 0x75, + 0xf9, 0xb3, 0xcc, 0x85, 0x59, 0x47, 0x74, 0x53, 0x9b, 0x38, 0xcd, 0xc1, 0x75, 0x99, 0xd0, 0xd5, + 0x0f, 0x6e, 0xd8, 0xd7, 0x99, 0x93, 0xe7, 0x31, 0x7b, 0x96, 0xa6, 0x60, 0x04, 0x68, 0x2d, 0x9b, + 0x99, 0x58, 0x85, 0x88, 0x77, 0x11, 0xc7, 0xfa, 0x86, 0xc6, 0xf4, 0x43, 0x62, 0xd1, 0x2b, 0x6b, + 0x5d, 0xd4, 0xf0, 0x65, 0x84, 0x9c, 0xa2, 0x1e, 0x01, 0x6e, 0xcf, 0xa8, 0x9b, 0x2b, 0x98, 0xc3, + 0x35, 0x1b, 0x9c, 0x91, 0x0c, 0x2b, 0xf3, 0x30, 0xa0, 0xab, 0x21, 0x58, 0x3f, 0xd5, 0x4e, 0x34, + 0x67, 0x04, 0xc1, 0x90, 0x6c, 0x30, 0x31, 0x22, 0x95, 0x63, 0x33, 0x50, 0xb5, 0x64, 0xbb, 0xbc, + 0xe7, 0x97, 0x52, 0xd1, 0x3a, 0x40, 0x76, 0x05, 0xa5, 0xa1, 0x6f, 0xb6, 0x91, 0x46, 0xfa, 0xb2, + 0x07, 0xe8, 0xe5, 0x8a, 0x5a, 0x3b, 0x81, 0xbf, 0xe2, 0xb0, 0x15, 0x28, 0x52, 0x42, 0x1c, 0x93, + 0xd2, 0x00, 0xf6, 0x85, 0x32, 0x9a, 0x24, 0x71, 0x01, 0xcc, 0xa0, 0x78, 0x82, 0x52, 0x2b, 0xce, + 0x5b, 0x56, 0xee, 0x1a, 0x5d, 0x28, 0x20, 0x2d, 0x29, 0xe5, 0xa6, 0xf2, 0x87, 0x69, 0xee, 0x42, + 0xee, 0xb3, 0x2c, 0x28, 0xc1, 0xa4, 0x72, 0xd3, 0x1a, 0xdd, 0xd8, 0x89, 0xae, 0x0b, 0x20, 0x45, + 0x8d, 0x16, 0xdd, 0xd5, 0x39, 0x2d, 0x1b, 0x29, 0xf0, 0xbd, 0x77, 0x78, 0x4e, 0x1d, 0x0b, 0xa1, + 0x45, 0x14, 0x74, 0xc3, 0x1f, 0xf4, 0xd7, 0xb7, 0x5a, 0xdf, 0x65, 0xc5, 0xc2, 0xcc, 0x80, 0x90, + 0x02, 0x8e, 0x08, 0xfc, 0x87, 0x5e, 0x3a, 0x8f, 0xbb, 0x40, 0xca, 0xc1, 0xc7, 0x55, 0xb6, 0xda, + 0x9a, 0x8e, 0x24, 0x22, 0xf5, 0x84, 0x80, 0xd1, 0xb7, 0x26, 0x2e, 0xa1, 0x11, 0x15, 0x34, 0xa7, + 0x08, 0x6d, 0x44, 0x12, 0x57, 0xeb, 0xb6, 0x80, 0x7c, 0xf3, 0x01, 0x7b, 0x04, 0x18, 0x8b, 0xbb, + 0xb6, 0xec, 0x39, 0x37, 0xf1, 0x88, 0x67, 0xb6, 0xe2, 0xdc, 0x41, 0xc6, 0xeb, 0x7e, 0xa9, 0x7d, + 0x35, 0x81, 0x67, 0x18, 0x1b, 0x2a, 0x0e, 0x9e, 0x68, 0xc2, 0xff, 0xc1, 0x55, 0x87, 0x13, 0x7e, + 0xca, 0xb9, 0xef, 0x6d, 0xcd, 0x15, 0xee, 0xb8, 0x12, 0x4a, 0xf1, 0x30, 0x95, 0x71, 0x95, 0xe0, + 0x46, 0x96, 0x2d, 0xd8, 0x6e, 0x13, 0x00, 0xd3, 0x0b, 0xe1, 0x63, 0x53, 0xce, 0xe3, 0x8b, 0xdc, + 0xc8, 0xc5, 0x3e, 0x8a, 0x0e, 0x59, 0x78, 0xb2, 0xb1, 0xbd, 0x63, 0x33, 0x90, 0x58, 0x66, 0x98, + 0xce, 0xf1, 0x9c, 0x44, 0xb5, 0x3a, 0xec, 0x1c, 0xa5, 0x7a, 0x9c, 0x65, 0xd2, 0x93, 0xeb, 0xf8, + 0x29, 0x3a, 0x26, 0xd9, 0x7a, 0xa0, 0x67, 0x20, 0x11, 0xe3, 0x0f, 0xab, 0x12, 0xb5, 0xe6, 0xeb, + 0xaf, 0x88, 0xe6, 0x2d, 0xcf, 0x99, 0xe5, 0x35, 0xb9, 0x85, 0x83, 0x7e, 0x32, 0x5b, 0x34, 0x90, + 0x8b, 0xae, 0x0a, 0x99, 0xbf, 0xe3, 0x33, 0x5d, 0xf4, 0x20, 0x88, 0x90, 0x7b, 0x10, 0x30, 0x62, + 0x68, 0x8c, 0xe0, 0xd9, 0x4d, 0x1d, 0xa3, 0xd3, 0xa3, 0x25, 0x68, 0xec, 0x24, 0x6e, 0x5a, 0x77, + 0x2f, 0xdb, 0x99, 0xb7, 0x44, 0x94, 0x16, 0x39, 0x4a, 0x9b, 0x28, 0xfa, 0x92, 0x92, 0x0c, 0x2c, + 0xf6, 0xab, 0x23, 0x67, 0x8c, 0xcf, 0x67, 0xe9, 0x35, 0x81, 0xcb, 0x49, 0x1f, 0x91, 0x95, 0x46, + 0xb4, 0xd7, 0xf1, 0x83, 0x63, 0x79, 0xf5, 0xbc, 0x29, 0x6f, 0x13, 0xe2, 0x7c, 0xe1, 0xe8, 0xb7, + 0xac, 0x80, 0x11, 0xa1, 0xe0, 0x4e, 0xd5, 0x01, 0xcd, 0xcc, 0x8b, 0xf8, 0x6d, 0xb3, 0xf4, 0x33, + 0x96, 0x47, 0xa3, 0x8e, 0x2d, 0x2a, 0x3b, 0x03, 0x44, 0x4c, 0x97, 0xb7, 0x77, 0x7a, 0x9e, 0x61, + 0x40, 0x72, 0xb8, 0x15, 0x24, 0x37, 0xe6, 0xd9, 0x85, 0x8f, 0x2a, 0xac, 0xee, 0x99, 0x86, 0x3c, + 0xaf, 0xf6, 0x40, 0x5f, 0x57, 0x38, 0xea, 0x6a, 0xc9, 0x76, 0x08, 0x8d, 0xe5, 0x07, 0x94, 0x78, + 0x1e, 0xf3, 0xc0, 0xf0, 0x84, 0xb7, 0x9f, 0x34, 0x05, 0xac, 0x99, 0xd9, 0x92, 0x6e, 0x45, 0x76, + 0x65, 0xaf, 0x1b, 0x7b, 0x79, 0x82, 0xb6, 0xb9, 0x1b, 0x71, 0x90, 0xb8, 0x2b, 0x1d, 0x0f, 0x7b, + 0x01, 0xe9, 0x00, 0xca, 0x77, 0x60, 0xe9, 0xe6, 0xff, 0x9b, 0x0e, 0xb7, 0x15, 0xac, 0x98, 0xb5, + 0xa0, 0x3a, 0x7e, 0xcc, 0xfa, 0x1f, 0xd2, 0x48, 0x38, 0xc6, 0xd2, 0xe6, 0x5e, 0xa2, 0x1c, 0x7b, + 0x57, 0x75, 0xfa, 0xaa, 0xd4, 0xfc, 0x7f, 0x90, 0x79, 0x6c, 0xd5, 0x4f, 0xf3, 0xac, 0xe1, 0xe5, + 0x67, 0x0c, 0xbc, 0x5e, 0xbe, 0x88, 0x3d, 0x9c, 0xd3, 0xda, 0xa3, 0xf6, 0x7f, 0x49, 0x8a, 0x48, + 0xa9, 0x8e, 0x84, 0x61, 0xe8, 0x3a, 0x5b, 0x2f, 0xfe, 0x3a, 0xbd, 0xb2, 0x84, 0x4c, 0x08, 0xe4, + 0xd7, 0x6b, 0x8b, 0x27, 0x74, 0x69, 0x3d, 0x31, 0xbc, 0xb6, 0x18, 0x2f, 0x13, 0x76, 0x4e, 0xc3, + 0x7c, 0xd3, 0x0a, 0x46, 0x1e, 0x58, 0x74, 0x33, 0xd8, 0xe8, 0x02, 0x17, 0xfa, 0xc1, 0xcd, 0xc2, + 0x95, 0xc4, 0xad, 0xe4, 0x82, 0x20, 0x04, 0x2e, 0xcc, 0x53, 0xd3, 0x82, 0x05, 0x30, 0x94, 0x0a, + 0x71, 0x4f, 0x89, 0xad, 0xe1, 0x5e, 0x38, 0xcb, 0x68, 0xd5, 0x5d, 0xea, 0x94, 0x55, 0x8a, 0x26, + 0x26, 0x63, 0xae, 0x20, 0xd9, 0xe5, 0x0e, 0x5f, 0x1e, 0xee, 0xa3, 0xee, 0xb7, 0x8c, 0xda, 0xd7, + 0x16, 0xe4, 0x79, 0x42, 0xd4, 0x93, 0x2c, 0x6b, 0x43, 0x49, 0xc3, 0x69, 0xca, 0x7b, 0x61, 0xcf, + 0x93, 0x43, 0x60, 0x29, 0x9b, 0x50, 0xe4, 0x3b, 0xa3, 0xf7, 0x2a, 0x79, 0x47, 0x6b, 0x06, 0xf7, + 0xd4, 0x04, 0xe8, 0x82, 0xad, 0xfe, 0x68, 0x9d, 0x3d, 0xd2, 0x02, 0x18, 0x71, 0x37, 0x60, 0x13, + 0x21, 0x98, 0x05, 0x20, 0x99, 0x58, 0xfa, 0x75, 0x19, 0x90, 0xeb, 0x04, 0xff, 0xb2, 0x43, 0x66, + 0x79, 0x4e, 0xa2, 0x51, 0xbe, 0xcc, 0x47, 0xb6, 0xac, 0x27, 0xd1, 0x61, 0xd5, 0x7f, 0x7a, 0x4b, + 0xc1, 0x05, 0xbf, 0x8a, 0x6f, 0xf2, 0x00, 0xf3, 0x21, 0xeb, 0x07, 0x73, 0x2a, 0x42, 0xbc, 0xa3, + 0x0d, 0x7e, 0x02, 0xad, 0x4f, 0x61, 0xb7, 0x71, 0xf4, 0xe4, 0xb7, 0x7a, 0x5c, 0xb7, 0x61, 0x63, + 0x4c, 0x2a, 0x01, 0x46, 0xf1, 0x9f, 0x00, 0x92, 0xe2, 0x8d, 0xc1, 0xc1, 0x8a, 0x08, 0xfa, 0x70, + 0x27, 0xc5, 0x87, 0xa6, 0xc5, 0xfb, 0x12, 0xfa, 0x3a, 0x3c, 0x0e, 0x37, 0x64, 0x96, 0x11, 0x36, + 0x64, 0xcd, 0x79, 0x8c, 0x86, 0x76, 0x59, 0x1d, 0x68, 0x6c, 0x09, 0x15, 0x6d, 0x64, 0xc4, 0x6a, + 0xc1, 0x0a, 0x4a, 0x7c, 0x2e, 0x24, 0x3b, 0x28, 0xf4, 0x61, 0x2d, 0xc4, 0xf1, 0xa3, 0x40, 0x0b, + 0x7d, 0x93, 0x05, 0x9b, 0xf3, 0x88, 0x52, 0x24, 0x26, 0x5b, 0xa7, 0x8d, 0xf3, 0x13, 0x64, 0xe2, + 0x17, 0xd6, 0x0a, 0xf9, 0x17, 0xe4, 0xf0, 0xdf, 0x15, 0x9c, 0xbb, 0x4f, 0xab, 0x1d, 0xf0, 0x67, + 0x58, 0x40, 0xf2, 0x74, 0x36, 0x13, 0x66, 0x1f, 0x5b, 0xed, 0x09, 0xdb, 0x76, 0x9b, 0x5e, 0xe7, + 0x17, 0xb5, 0x61, 0x1d, 0x44, 0xcf, 0x5a, 0x86, 0x8f, 0x18, 0x75, 0x62, 0xcc, 0x29, 0xf7, 0xce, + 0x99, 0x42, 0x5a, 0x31, 0xd8, 0x70, 0x93, 0xac, 0x57, 0x9d, 0x0c, 0xb8, 0x0c, 0x5d, 0xa6, 0x48, + 0x77, 0x9e, 0x7c, 0x11, 0x45, 0x4d, 0x4d, 0x63, 0xf2, 0x65, 0x3f, 0xfb, 0x32, 0x84, 0xa3, 0x45 + }, + { 0x83, 0x64, 0x11, 0xf2, 0xcb, 0x06, 0x3b, 0x35, 0x40, 0x34, 0x63, 0xca, 0xde, 0x74, 0x43, 0x3d, + 0xb6, 0xd5, 0x57, 0x47, 0x78, 0x7c, 0xce, 0x6f, 0x76, 0xb2, 0x8a, 0x92, 0x4e, 0x22, 0x03, 0x6e, + 0x7c, 0x87, 0xcf, 0xd4, 0xeb, 0x19, 0x5f, 0xcf, 0x1e, 0x93, 0x47, 0x25, 0xb0, 0x23, 0xe9, 0x77, + 0xbf, 0x8c, 0xf0, 0x03, 0x7f, 0xba, 0x10, 0x87, 0x31, 0x56, 0x74, 0xdb, 0xeb, 0xda, 0x22, 0x9c, + 0x72, 0x19, 0xc0, 0x13, 0xe8, 0x36, 0x06, 0xb7, 0x58, 0xdb, 0x4c, 0x89, 0x4b, 0xb7, 0x8f, 0xd5, + 0xe1, 0x29, 0x06, 0xab, 0x97, 0x4a, 0x5b, 0x35, 0xf9, 0xee, 0x1c, 0x4e, 0xba, 0x5f, 0xa4, 0xb5, + 0x62, 0xf7, 0x65, 0xd4, 0xe7, 0xce, 0xcc, 0xba, 0x9e, 0xd1, 0xcd, 0x0a, 0x09, 0x16, 0x7f, 0x1c, + 0xb2, 0x6b, 0x56, 0xa3, 0xdd, 0xbf, 0x3c, 0xa0, 0x63, 0x12, 0x0b, 0x99, 0x96, 0x1c, 0x81, 0x31, + 0x62, 0x9f, 0x4f, 0x09, 0xd9, 0x75, 0x93, 0x22, 0x4e, 0xad, 0x05, 0x21, 0x8b, 0xae, 0x33, 0x0b, + 0x92, 0x7e, 0xa0, 0x98, 0x67, 0x0c, 0x9d, 0xab, 0x41, 0x13, 0x90, 0xb7, 0x54, 0xf5, 0x77, 0x5d, + 0xce, 0xde, 0x5b, 0x05, 0xa0, 0xec, 0xd8, 0xd3, 0x29, 0xe6, 0x57, 0x23, 0x9a, 0x24, 0x22, 0xf4, + 0xf6, 0xd4, 0x6b, 0x3d, 0x2f, 0x8d, 0xc9, 0xdc, 0xfd, 0x14, 0xa2, 0x1e, 0x47, 0xda, 0xc2, 0xcd, + 0x95, 0xa8, 0x09, 0xab, 0xef, 0x7b, 0x56, 0xab, 0x68, 0xaf, 0xe7, 0x3f, 0x14, 0x66, 0x7f, 0xb9, + 0xe7, 0xac, 0x98, 0x77, 0x88, 0xce, 0x18, 0x03, 0x82, 0x43, 0xbb, 0x6e, 0x98, 0xee, 0xfd, 0x44, + 0x0f, 0x8d, 0x10, 0x02, 0x03, 0x9f, 0x6f, 0x0d, 0xad, 0xcd, 0x32, 0x78, 0x30, 0x3f, 0x62, 0x1d, + 0xb4, 0x2b, 0x2f, 0x2e, 0x84, 0xde, 0xba, 0x23, 0x55, 0xb7, 0x8e, 0x15, 0xf2, 0x3e, 0x8a, 0x83, + 0x78, 0x18, 0x02, 0xfd, 0xd4, 0x27, 0x21, 0x6e, 0xff, 0xae, 0x46, 0x28, 0x79, 0xb5, 0x0f, 0x56, + 0x75, 0xde, 0x2f, 0xb4, 0x7c, 0xf9, 0xa9, 0x78, 0xe9, 0x53, 0x6b, 0x73, 0x91, 0x4c, 0x0f, 0xd5, + 0x2d, 0xcb, 0x8f, 0x6b, 0x04, 0x0d, 0x3c, 0xa3, 0xd2, 0x37, 0x70, 0x4b, 0xe1, 0xb9, 0xd5, 0xe0, + 0xd9, 0xe8, 0x32, 0x5f, 0x17, 0x03, 0x9f, 0x07, 0x70, 0x7f, 0x78, 0xdf, 0x86, 0x1d, 0x8c, 0xe7, + 0xd6, 0xe8, 0xdc, 0xc4, 0xfe, 0xda, 0xaa, 0xbb, 0xa7, 0xda, 0xb3, 0x8a, 0x08, 0xac, 0x0a, 0x20, + 0xab, 0x15, 0xfc, 0x08, 0x31, 0xf9, 0x39, 0xc5, 0x9c, 0xc6, 0xd7, 0x89, 0x00, 0xef, 0x9b, 0x26, + 0xc8, 0xda, 0x4a, 0x9b, 0x3b, 0x73, 0x36, 0xea, 0xdc, 0xcb, 0x9c, 0x8a, 0x36, 0x4c, 0x60, 0x7e, + 0xfd, 0x04, 0x68, 0x64, 0x64, 0x26, 0x93, 0xdb, 0xf8, 0xf8, 0x6e, 0x73, 0x89, 0xaf, 0x57, 0xde, + 0x0b, 0x79, 0x93, 0xaa, 0xd9, 0x3d, 0xde, 0xc6, 0x60, 0x59, 0x4e, 0x3a, 0x15, 0x27, 0x96, 0xce, + 0xe3, 0x7b, 0x30, 0xbc, 0x62, 0x33, 0x18, 0xac, 0x5b, 0x39, 0xe5, 0x22, 0xcd, 0xc5, 0x3e, 0x13, + 0xd3, 0x6d, 0xd1, 0x1e, 0x6c, 0xe7, 0xb5, 0x4c, 0x04, 0xb5, 0x2d, 0xd7, 0xec, 0x51, 0xd3, 0x6f, + 0x4e, 0xbc, 0x26, 0xac, 0xf9, 0x5a, 0x17, 0x3f, 0x91, 0x7e, 0x75, 0xc7, 0xbd, 0x06, 0x87, 0x81, + 0xb2, 0x8d, 0xdb, 0x03, 0x2b, 0x0b, 0x85, 0xca, 0x2b, 0x7e, 0x0d, 0xce, 0x96, 0x29, 0x68, 0xb1, + 0x00, 0x60, 0x5e, 0xe7, 0x88, 0xf0, 0xa7, 0xf1, 0x0f, 0x14, 0x99, 0xd5, 0x06, 0x74, 0x6e, 0xdf, + 0x0f, 0xb2, 0x4a, 0x8e, 0x35, 0x11, 0xc8, 0xcd, 0x0f, 0x66, 0x9f, 0x6d, 0x3d, 0xcb, 0xdd, 0x96, + 0x05, 0x8d, 0x36, 0xbe, 0x9b, 0xaa, 0xe3, 0x0c, 0xe7, 0x0e, 0x5c, 0x18, 0xcd, 0xa9, 0xd8, 0xbd, + 0xd6, 0xb8, 0x99, 0xbf, 0x89, 0xf4, 0x0f, 0x42, 0xab, 0xc6, 0x78, 0x53, 0x72, 0x1f, 0x70, 0x5b, + 0xdd, 0xfc, 0x88, 0x7e, 0x21, 0xa6, 0x2d, 0x00, 0x81, 0xf4, 0x7e, 0xc8, 0x43, 0x64, 0xcb, 0x9a, + 0x33, 0xcd, 0x85, 0x72, 0x60, 0x91, 0xd2, 0xbe, 0x7c, 0x42, 0x30, 0x6b, 0x5c, 0x94, 0x3b, 0xff, + 0x6f, 0xc8, 0xe3, 0xf6, 0x12, 0x1f, 0xc9, 0xaf, 0x26, 0x89, 0x97, 0xa2, 0x22, 0x8e, 0x4d, 0x32, + 0x6e, 0x66, 0x63, 0xb3, 0x1a, 0x1d, 0xa1, 0x4b, 0x5d, 0x6b, 0x66, 0x3e, 0x92, 0x7b, 0x24, 0x97, + 0x1b, 0xbf, 0x34, 0xaa, 0x1f, 0x6f, 0x63, 0xf5, 0x22, 0xf5, 0xd4, 0x9a, 0x87, 0x41, 0x07, 0x94, + 0x75, 0xd8, 0xce, 0xaa, 0x63, 0xc5, 0x63, 0x80, 0x7f, 0x34, 0x7d, 0x91, 0x31, 0x35, 0x88, 0xca, + 0x0f, 0x30, 0x88, 0x84, 0xc5, 0xad, 0xb6, 0x4e, 0x4d, 0xfc, 0x7c, 0x79, 0x1f, 0xf9, 0xc8, 0xab, + 0x37, 0xe4, 0x12, 0x4b, 0x5c, 0xeb, 0xc8, 0xa1, 0x4a, 0x32, 0x9f, 0x64, 0x76, 0x09, 0x0d, 0xb7, + 0xfd, 0x95, 0xc9, 0x99, 0x3a, 0xcf, 0xe3, 0xde, 0x55, 0x4f, 0xbf, 0xe7, 0x94, 0x02, 0x6b, 0x5e, + 0xd1, 0x65, 0x77, 0x36, 0xbf, 0xa9, 0xe8, 0x7c, 0x31, 0xaf, 0xbc, 0xb4, 0x57, 0x11, 0xfb, 0x58, + 0xef, 0x8d, 0x49, 0xff, 0x81, 0xf5, 0x4d, 0xb0, 0x73, 0x9d, 0xc8, 0xf1, 0x75, 0x39, 0x7a, 0xc3, + 0xe4, 0xca, 0x75, 0x32, 0xbd, 0xc5, 0xef, 0xf6, 0x5b, 0xcf, 0xc9, 0x31, 0x02, 0x47, 0xd2, 0xe7, + 0xbf, 0x22, 0x1c, 0x4b, 0xa4, 0xbc, 0x3d, 0x99, 0xd0, 0xda, 0xf9, 0x05, 0xbd, 0x6c, 0x4a, 0xb4, + 0xcc, 0xe1, 0xd8, 0x56, 0xd3, 0x62, 0x2f, 0xcf, 0x05, 0x3d, 0x4c, 0xec, 0xd2, 0xb0, 0xd8, 0xa4, + 0x95, 0x59, 0xcc, 0x03, 0xaa, 0xe8, 0x72, 0x13, 0x59, 0x04, 0x50, 0x6f, 0x5b, 0x15, 0xd8, 0x4e, + 0xc8, 0x5c, 0xc3, 0x78, 0x7b, 0x81, 0x6c, 0x07, 0xb8, 0x19, 0x8e, 0xaf, 0xee, 0x11, 0x26, 0x95, + 0x18, 0xe3, 0x8b, 0x0c, 0xc9, 0x35, 0x01, 0x75, 0xbb, 0x80, 0xd8, 0x52, 0x9e, 0x7a, 0xf9, 0xb6, + 0x5c, 0x39, 0x79, 0x7f, 0xcb, 0xf7, 0xb1, 0xba, 0x89, 0x11, 0x54, 0xee, 0x4a, 0x59, 0xb3, 0x22, + 0xc9, 0x30, 0xf0, 0x03, 0xcb, 0x17, 0x18, 0xb9, 0xad, 0xde, 0x0a, 0x27, 0xb0, 0xd4, 0x35, 0x1d, + 0x05, 0x0d, 0x96, 0xdc, 0x76, 0x8e, 0xa6, 0xf5, 0x18, 0xa2, 0x95, 0x72, 0x60, 0x34, 0x8c, 0xf1, + 0x75, 0x87, 0x86, 0x2a, 0xf6, 0x39, 0x52, 0x57, 0xd4, 0x7b, 0xc0, 0x46, 0x5b, 0x8e, 0x5b, 0xba, + 0xa9, 0xd2, 0xa8, 0x7f, 0xc8, 0x65, 0x90, 0xab, 0xb8, 0x01, 0x88, 0x9f, 0x18, 0x8c, 0xcc, 0xd6, + 0x91, 0xc1, 0x58, 0x0e, 0x20, 0xc6, 0x01, 0xbf, 0x1f, 0x4a, 0xc0, 0xbd, 0x23, 0xb1, 0x2d, 0x72, + 0x44, 0x4c, 0xcc, 0xf5, 0x0a, 0xf1, 0x56, 0xec, 0xc6, 0x15, 0x25, 0xdf, 0x6f, 0x63, 0x58, 0xa8, + 0xb1, 0x3a, 0x6b, 0xa3, 0xe3, 0x6e, 0xbc, 0xe7, 0xea, 0x55, 0xd6, 0x09, 0x7f, 0x8c, 0x59, 0xd6, + 0x41, 0x6c, 0x3a, 0xbf, 0x8b, 0x2e, 0xa4, 0x20, 0x9e, 0xbc, 0x90, 0xad, 0x27, 0xe6, 0x2c, 0x8e, + 0xf8, 0x1b, 0xcd, 0xc8, 0x23, 0x02, 0xfa, 0xb7, 0x98, 0x39, 0x71, 0x80, 0xff, 0x89, 0x1f, 0x9a, + 0xec, 0xe5, 0x00, 0x99, 0x13, 0x83, 0x8d, 0x0b, 0xfb, 0x12, 0x48, 0x54, 0xc2, 0x97, 0xcc, 0xa9, + 0x1e, 0xdb, 0x2d, 0xc2, 0x86, 0xde, 0x67, 0x66, 0xdc, 0x01, 0x2f, 0xa5, 0x39, 0xd9, 0x04, 0xb6, + 0xac, 0x14, 0x97, 0x68, 0xd6, 0x9f, 0x16, 0x70, 0x02, 0x22, 0xc2, 0x18, 0x12, 0x3c, 0xd1, 0xa5, + 0xd9, 0x7b, 0xd2, 0xb2, 0x8c, 0xea, 0x7f, 0xb8, 0x0f, 0xdb, 0x9f, 0x30, 0x5b, 0xd3, 0xe7, 0x16, + 0x62, 0xa9, 0x35, 0x6e, 0x29, 0xb8, 0x15, 0x25, 0xbf, 0x2e, 0x48, 0xed, 0x7c, 0x47, 0x49, 0xcb, + 0xdd, 0x69, 0xfa, 0x3b, 0x12, 0x4f, 0xb5, 0x15, 0xc7, 0xa1, 0x9c, 0x28, 0xb9, 0xb4, 0x5e, 0x02, + 0x0a, 0x69, 0x5b, 0x55, 0x3e, 0x28, 0x7f, 0x87, 0xd5, 0x2c, 0x5b, 0x38, 0xd6, 0x6d, 0x7a, 0xcb, + 0xc4, 0x52, 0x5e, 0x46, 0x6d, 0x35, 0x8d, 0x0e, 0xc7, 0xed, 0xab, 0x23, 0x4e, 0x97, 0xc6, 0xf5, + 0x0a, 0x67, 0x70, 0x3c, 0xfa, 0x4f, 0x27, 0x34, 0xb0, 0x56, 0x46, 0x14, 0x35, 0x9f, 0x46, 0xa8, + 0x04, 0x21, 0x3c, 0xf5, 0xc8, 0x7f, 0x9f, 0x47, 0x51, 0x78, 0x82, 0x43, 0x8e, 0x9a, 0x9d, 0xc6, + 0x57, 0xbf, 0x88, 0xfd, 0x1a, 0xf6, 0xf0, 0xc1, 0x99, 0x64, 0xa5, 0x06, 0x39, 0xf4, 0x7c, 0xf6, + 0x70, 0x87, 0x05, 0xa1, 0xc8, 0x2d, 0x1a, 0x94, 0x52, 0x2b, 0xed, 0x47, 0x86, 0x49, 0xbb, 0x2d, + 0x4b, 0x20, 0x40, 0x29, 0x80, 0x33, 0x93, 0xdd, 0x51, 0xfd, 0xb1, 0x5a, 0x8d, 0xfd, 0xef, 0x18, + 0xb5, 0xa4, 0x47, 0x16, 0x50, 0x81, 0xfb, 0xf5, 0x6c, 0xec, 0xb4, 0xbf, 0xee, 0x5d, 0x11, 0xa0, + 0x34, 0xa1, 0x80, 0xda, 0x45, 0x05, 0x59, 0x11, 0x7d, 0x22, 0x6c, 0x44, 0x95, 0xd3, 0xed, 0x06, + 0xd3, 0x79, 0xfd, 0x28, 0x3b, 0x52, 0xd5, 0xaa, 0x21, 0x85, 0x07, 0x3e, 0x83, 0xd5, 0x85, 0xdc, + 0x4e, 0x13, 0xcb, 0xbf, 0x38, 0x7c, 0x76, 0x60, 0xb9, 0x52, 0x5b, 0x73, 0xfc, 0x6f, 0x02, 0x2f, + 0xe1, 0xcd, 0x43, 0xd8, 0x51, 0x00, 0xf8, 0x20, 0x88, 0x38, 0x48, 0xc5, 0x3f, 0x91, 0x3f, 0x46, + 0x03, 0x10, 0xa7, 0x5a, 0xf0, 0xc6, 0x56, 0x32, 0x0b, 0xb8, 0x64, 0x93, 0x2d, 0xd0, 0xb1, 0x59, + 0xbd, 0xb0, 0x80, 0x96, 0x78, 0xd0, 0xd0, 0x24, 0x6d, 0x4d, 0x5d, 0x26, 0x47, 0x32, 0x7f, 0x82, + 0x8c, 0xeb, 0xc0, 0xf4, 0x78, 0xca, 0x79, 0x30, 0xcc, 0x0a, 0x35, 0x9e, 0x8c, 0x39, 0x05, 0x37, + 0xde, 0x98, 0x88, 0xb0, 0x52, 0xd6, 0x39, 0x64, 0x3b, 0xa0, 0xd0, 0x47, 0xff, 0x17, 0xe8, 0xca, + 0x69, 0xd9, 0x3a, 0xd6, 0xba, 0xc4, 0x32, 0x13, 0x0a, 0x97, 0xdb, 0x4a, 0x66, 0xed, 0xfe, 0x5b, + 0xe7, 0x2c, 0x20, 0xac, 0x39, 0x25, 0xcb, 0xe9, 0xca, 0xe0, 0xdf, 0x32, 0x5a, 0xe7, 0xb3, 0xf9, + 0x8b, 0xf2, 0x11, 0xde, 0x7f, 0x0a, 0x96, 0xaf, 0x3d, 0xd1, 0xbd, 0xf7, 0x66, 0xb6, 0xc0, 0x08, + 0x02, 0x9a, 0xad, 0x38, 0xc3, 0x46, 0x00, 0x86, 0x19, 0x86, 0x4e, 0xe8, 0x99, 0xc4, 0x44, 0x11, + 0xcc, 0x69, 0xd7, 0xba, 0x48, 0xb6, 0x08, 0xba, 0xa7, 0xfd, 0x4c, 0x66, 0xae, 0x79, 0x15, 0x6e, + 0xe7, 0x11, 0xe7, 0x36, 0xa6, 0x2a, 0xbc, 0xe4, 0xa6, 0xfd, 0xa6, 0x3e, 0xb7, 0x0a, 0x43, 0xf6, + 0x48, 0xb0, 0x96, 0xb1, 0x8e, 0x75, 0x09, 0x45, 0xde, 0x4e, 0x51, 0x3f, 0x7a, 0x1e, 0x1d, 0x3c, + 0x63, 0xab, 0xed, 0x17, 0x9d, 0x8f, 0x37, 0x3a, 0xa6, 0x46, 0x96, 0xad, 0x96, 0x90, 0x94, 0x4d, + 0x48, 0x75, 0x3f, 0x35, 0x3a, 0x0f, 0xd6, 0xa2, 0x25, 0x22, 0xec, 0x6e, 0x06, 0x7c, 0x05, 0xd2, + 0x66, 0x3c, 0xa0, 0x36, 0x84, 0x0b, 0xff, 0x5a, 0x38, 0xfb, 0x77, 0x7b, 0xc1, 0x50, 0xc8, 0x08, + 0x90, 0x5c, 0x03, 0xff, 0xea, 0x07, 0x44, 0xbf, 0x20, 0x9d, 0x5a, 0xc9, 0x41, 0x26, 0x86, 0xd1, + 0xd9, 0xfa, 0x43, 0x64, 0x9f, 0xd1, 0xee, 0x80, 0x70, 0x33, 0x45, 0xd8, 0x7d, 0x08, 0x55, 0x94, + 0xea, 0x91, 0x20, 0x26, 0x0c, 0x9c, 0x3d, 0x06, 0x02, 0xf6, 0x7b, 0x80, 0x65, 0x96, 0x20, 0x83, + 0x69, 0xaa, 0xe3, 0xdb, 0xa4, 0x27, 0xf9, 0xcc, 0xd1, 0x28, 0x0d, 0x9f, 0x77, 0xe8, 0xd0, 0x12, + 0xdf, 0xec, 0x8d, 0xd1, 0x08, 0x5d, 0x2c, 0x7b, 0xd5, 0x82, 0x83, 0x13, 0xe6, 0xc6, 0xa9, 0x88, + 0x9b, 0x3d, 0xb9, 0x83, 0x10, 0x24, 0xd1, 0x80, 0xfd, 0xc3, 0x0f, 0x8c, 0x4d, 0xf2, 0x4e, 0xb9, + 0x35, 0x30, 0x8e, 0xd7, 0xfd, 0xb8, 0x12, 0xd2, 0x8d, 0x1e, 0xa2, 0x53, 0xbb, 0xda, 0x43, 0x4b, + 0x37, 0xc7, 0xd7, 0x74, 0x78, 0xb2, 0x6f, 0xee, 0x4d, 0xca, 0x86, 0xee, 0x7e, 0x01, 0x73, 0x96, + 0x00, 0xbb, 0x3b, 0xc7, 0x5c, 0x58, 0x4e, 0x30, 0x88, 0x98, 0x22, 0xfe, 0xdf, 0x52, 0x3b, 0xe3, + 0xec, 0xd4, 0x7d, 0x6c, 0xcf, 0xc4, 0x53, 0x24, 0x8b, 0xd2, 0x8e, 0x15, 0x7a, 0x8f, 0xcf, 0x64, + 0x5f, 0xe3, 0xaa, 0x60, 0xe0, 0x3e, 0x19, 0xcc, 0x3b, 0x4b, 0xfd, 0xff, 0x66, 0xca, 0x9b, 0x27, + 0xf2, 0xa0, 0xe2, 0xff, 0x6d, 0x1b, 0x31, 0x2c, 0xc2, 0x4c, 0xd1, 0xe5, 0xec, 0x36, 0x23, 0x09, + 0x20, 0x40, 0x3a, 0x1c, 0x47, 0xc5, 0x5a, 0xc7, 0x6e, 0xa5, 0xdd, 0xaf, 0xf0, 0x8d, 0x71, 0x1f, + 0xe7, 0xbb, 0x6e, 0xfa, 0x9d, 0xb8, 0x8f, 0xd7, 0x91, 0x7e, 0xf2, 0xdb, 0x39, 0x58, 0xc9, 0x72, + 0x26, 0x47, 0x9b, 0x19, 0xd2, 0x11, 0x87, 0xeb, 0xec, 0x48, 0xf9, 0xa9, 0xf5, 0x86, 0xf1, 0xe0, + 0x80, 0xef, 0x41, 0x84, 0x77, 0x8e, 0x23, 0x13, 0xd7, 0x70, 0x57, 0x2c, 0xc7, 0xcc, 0x3c, 0x79, + 0x48, 0xc9, 0x1b, 0xfb, 0x23, 0x0a, 0xa3, 0x81, 0x4c, 0xe8, 0xcd, 0x8c, 0x5c, 0x29, 0x47, 0x5d, + 0xcf, 0x70, 0xba, 0x2f, 0x74, 0x0d, 0x0f, 0x15, 0xf6, 0x48, 0x0e, 0x15, 0xd9, 0x57, 0xd9, 0x5b, + 0x07, 0x1a, 0x3d, 0x33, 0xad, 0x35, 0xa5, 0xf6, 0xdd, 0x85, 0xd0, 0x64, 0xed, 0x64, 0x18, 0x8a, + 0x13, 0x74, 0x01, 0x30, 0x19, 0x19, 0xe9, 0xa2, 0xe1, 0x6f, 0x1d, 0xcd, 0x19, 0x90, 0x64, 0xf3, + 0x81, 0x4c, 0x44, 0x18, 0xc3, 0x72, 0x94, 0xc2, 0xab, 0x77, 0x4a, 0xb7, 0x9c, 0xed, 0xa2, 0x2c, + 0x8f, 0xa5, 0x0f, 0x11, 0x68, 0x30, 0x30, 0xcf, 0xc9, 0x30, 0x97, 0xee, 0x3e, 0x46, 0x12, 0xa9, + 0x04, 0x1a, 0x3f, 0x9e, 0x7a, 0xa9, 0x1d, 0x20, 0x02, 0x5f, 0x15, 0x93, 0x76, 0xcd, 0xab, 0x30, + 0xb1, 0x54, 0x87, 0xf6, 0xdd, 0x87, 0x33, 0x09, 0x84, 0xf4, 0x67, 0x63, 0x24, 0x63, 0x96, 0xce, + 0x4f, 0x52, 0xd0, 0xbb, 0x0f, 0xaf, 0x49, 0xd8, 0x5a, 0x27, 0x1a, 0x7d, 0x68, 0x01, 0x13, 0x19, + 0x0f, 0x28, 0x62, 0xca, 0xa3, 0xa0, 0x80, 0x69, 0xd9, 0xd1, 0xa2, 0x16, 0x52, 0x05, 0x78, 0xe0, + 0x03, 0x27, 0xa0, 0x0f, 0x23, 0xfb, 0x4b, 0xa1, 0xfb, 0x9c, 0x3f, 0x29, 0x39, 0x53, 0x9e, 0x6b, + 0x17, 0xc7, 0x7d, 0x08, 0xab, 0x8c, 0x15, 0xbc, 0x25, 0x72, 0x77, 0x64, 0xee, 0x9d, 0xeb, 0x2d, + 0x34, 0x92, 0x12, 0x4b, 0x18, 0xd5, 0xae, 0xaf, 0x6a, 0x95, 0x87, 0xd3, 0xdb, 0x64, 0xdc, 0xac, + 0xc2, 0xcc, 0xb3, 0x24, 0xcd, 0x03, 0xe0, 0x9a, 0x3e, 0x6b, 0x14, 0x0c, 0x52, 0xf9, 0x33, 0x7e, + 0xf4, 0xe4, 0x5f, 0x74, 0x3c, 0xc6, 0x5a, 0x04, 0x30, 0xb1, 0x3e, 0x4c, 0xc1, 0x43, 0xed, 0x3b, + 0x65, 0xe1, 0x52, 0x58, 0x1f, 0x54, 0xc8, 0xf3, 0x47, 0xcc, 0x96, 0x54, 0x4e, 0x67, 0x54, 0x34, + 0x48, 0xca, 0xbf, 0x52, 0x32, 0xc2, 0xde, 0xbb, 0x1e, 0xe0, 0x47, 0xb1, 0xd0, 0xd9, 0x53, 0xde, + 0x23, 0xa0, 0xa3, 0x3e, 0x12, 0x9d, 0x5b, 0xce, 0x46, 0x8a, 0x27, 0x91, 0x26, 0x6b, 0x63, 0x96, + 0x5c, 0x3f, 0xf4, 0x19, 0x05, 0x39, 0xcc, 0x32, 0x7d, 0x40, 0x3b, 0x50, 0x0f, 0x8e, 0x4a, 0x05, + 0xa6, 0xde, 0x3f, 0x39, 0x7c, 0xf3, 0xec, 0xd3, 0x2c, 0xba, 0xde, 0x1c, 0x5a, 0xd8, 0xc8, 0x84, + 0xa7, 0x4d, 0x71, 0xfe, 0x14, 0x76, 0xa5, 0x09, 0x2e, 0xdb, 0x64, 0x4d, 0x03, 0xeb, 0x1a, 0xa9, + 0x9c, 0x45, 0x32, 0x6c, 0xc2, 0x0a, 0x99, 0x8b, 0x70, 0xf0, 0x55, 0xb0, 0xf7, 0x79, 0x16, 0x0a, + 0x84, 0x68, 0xf2, 0xce, 0x4d, 0x41, 0xf6, 0x2c, 0xc3, 0xa5, 0x3d, 0x42, 0x73, 0x4c, 0x10, 0x45, + 0xb0, 0x00, 0xa2, 0xa1, 0x1a, 0x57, 0xbb, 0x70, 0x2b, 0x6c, 0x2e, 0xef, 0x39, 0x18, 0x71, 0x6b, + 0x42, 0x54, 0xe5, 0xe3, 0xee, 0x1b, 0x6e, 0x23, 0x07, 0xc1, 0x1b, 0xed, 0x84, 0x79, 0x68, 0x74, + 0x0c, 0xe2, 0x49, 0x99, 0xcf, 0xb3, 0xae, 0xef, 0xf4, 0xa5, 0x8d, 0x07, 0xbc, 0x51, 0x9e, 0xdc, + 0xe1, 0x22, 0xa8, 0xad, 0xbb, 0x1f, 0x20, 0x78, 0x6a, 0x96, 0x7d, 0xc3, 0x06, 0x17, 0xcd, 0xe9, + 0xb4, 0x70, 0x7a, 0x04, 0x9a, 0xa0, 0x25, 0xca, 0xc9, 0x15, 0x9c, 0x41, 0xb0, 0x73, 0xf2, 0x69, + 0x52, 0x34, 0x0b, 0xff, 0x59, 0x50, 0x82, 0x6d, 0x15, 0x18, 0x64, 0xde, 0xc6, 0xc3, 0xb0, 0xa2, + 0xf1, 0x77, 0xe7, 0x50, 0xf5, 0xd6, 0xdd, 0x7f, 0x31, 0x65, 0xe3, 0x6c, 0x00, 0x77, 0x35, 0xbc, + 0xdb, 0x9c, 0x16, 0x43, 0x51, 0x54, 0x84, 0x1e, 0x75, 0x47, 0x96, 0x68, 0xcd, 0x79, 0xce, 0x96, + 0xcf, 0x70, 0x6c, 0x6a, 0x85, 0xbd, 0x09, 0xbd, 0x2a, 0xfb, 0x97, 0xa4, 0x8f, 0x60, 0x7f, 0x45, + 0xd5, 0xa1, 0x12, 0xc1, 0x8f, 0xc2, 0xcf, 0x0f, 0x9d, 0xfc, 0x36, 0x0a, 0x59, 0xaa, 0xe8, 0x77, + 0x74, 0xb4, 0x46, 0xb1, 0xcb, 0x98, 0x21, 0x5b, 0xc1, 0x7c, 0x3a, 0xf8, 0x04, 0x36, 0xb2, 0x9b, + 0x50, 0x56, 0x20, 0x23, 0x69, 0x42, 0xd9, 0x85, 0x70, 0xd0, 0x01, 0x39, 0xc5, 0xf6, 0xe4, 0x70, + 0xb6, 0x83, 0xce, 0x18, 0x05, 0xef, 0x3e, 0xd4, 0x6f, 0xc5, 0x97, 0x35, 0x76, 0xa8, 0xce, 0xe4, + 0x14, 0xf8, 0xd6, 0xc8, 0x79, 0xd2, 0x3b, 0xd3, 0xc2, 0x60, 0xd8, 0x70, 0x76, 0x9a, 0x79, 0x63, + 0xff, 0xdd, 0x07, 0xef, 0x7b, 0x6e, 0xc0, 0x62, 0x4c, 0x18, 0xfb, 0x84, 0x7d, 0x4a, 0xc1, 0x77, + 0x0c, 0xcb, 0xe3, 0xe2, 0xb7, 0xc4, 0x21, 0x98, 0xc4, 0x17, 0x6e, 0x87, 0x3f, 0x72, 0x80, 0x02, + 0x4c, 0x7d, 0xe7, 0x8d, 0x98, 0x08, 0xdd, 0xc2, 0x10, 0x04, 0x60, 0x4f, 0x83, 0xce, 0xf1, 0xe0, + 0xfe, 0x78, 0x3b, 0x4a, 0x09, 0x0a, 0x8c, 0x50, 0xe0, 0xe3, 0xb6, 0xb2, 0xcb, 0x75, 0x1e, 0x18, + 0xa7, 0x9e, 0x4a, 0x23, 0x24, 0x25, 0x91, 0xc3, 0x4b, 0x52, 0xdf, 0x50, 0xa3, 0xc3, 0x36, 0xd3, + 0xeb, 0xc1, 0x1c, 0x75, 0x97, 0x4b, 0xe7, 0x4c, 0x63, 0xb2, 0x76, 0x4e, 0x4a, 0x23, 0x11, 0xcc, + 0x56, 0x55, 0x64, 0x5f, 0x7f, 0x9f, 0x2c, 0xf7, 0x9d, 0x36, 0x44, 0x21, 0x24, 0x61, 0x34, 0x4d, + 0xf8, 0x37, 0xee, 0xaa, 0xda, 0x48, 0x4a, 0xe2, 0xdc, 0x01, 0x36, 0xc0, 0xdb, 0x0f, 0x1e, 0x3f, + 0xca, 0x09, 0x52, 0x1c, 0xb7, 0xc5, 0xa6, 0x6c, 0x73, 0xb9, 0x4e, 0x2b, 0xe6, 0xa7, 0x83, 0x96, + 0xcd, 0x27, 0xcd, 0x94, 0xa9, 0x3e, 0xa3, 0xa6, 0x6e, 0xcb, 0x32, 0x9d, 0x1e, 0x4d, 0x63, 0x2c, + 0xfe, 0x82, 0xbb, 0x9d, 0x9a, 0x97, 0x40, 0x37, 0xb4, 0x51, 0xf0, 0x62, 0xc9, 0xed, 0x82, 0xa4, + 0xbf, 0xe1, 0x2c, 0xb1, 0xe0, 0xbe, 0x39, 0xfb, 0xde, 0x6e, 0xb1, 0x8d, 0x55, 0x95, 0xb1, 0xab, + 0xb9, 0xa4, 0xf6, 0x4a, 0xd9, 0x2a, 0x40, 0xcc, 0xd7, 0x00, 0xcf, 0xbb, 0x33, 0xef, 0xfd, 0x86, + 0xb2, 0xe4, 0xe4, 0x08, 0x60, 0xa3, 0x8f, 0xfa, 0x7c, 0x66, 0xda, 0x96, 0xd3, 0xc5, 0xad, 0x90, + 0xae, 0xb6, 0xe3, 0xbe, 0x4b, 0xf3, 0xa7, 0x67, 0xed, 0x0f, 0x1e, 0x51, 0x77, 0x08, 0x15, 0xf4, + 0x77, 0x72, 0x46, 0x49, 0xd1, 0x9e, 0x25, 0x33, 0xf8, 0x99, 0x8e, 0x6e, 0x62, 0x54, 0x8f, 0x80, + 0xf9, 0xf6, 0xc6, 0xac, 0x96, 0xbf, 0xd9, 0xd1, 0x21, 0xd8, 0xf8, 0xb5, 0xa1, 0x3a, 0xd6, 0x39, + 0xe7, 0xb3, 0x50, 0xa1, 0x5c, 0xdb, 0xa3, 0x5b, 0x73, 0x9a, 0xd8, 0x83, 0x06, 0xb5, 0xd5, 0x6b, + 0x90, 0xf1, 0xf5, 0xa6, 0x76, 0xd0, 0xc6, 0x74, 0x5d, 0x15, 0x4e, 0x8a, 0x2c, 0xf0, 0x62, 0xed, + 0xf8, 0x5c, 0xdc, 0xd0, 0x3d, 0x87, 0xce, 0xfc, 0xac, 0x51, 0x67, 0x27, 0xc7, 0x37, 0x3b, 0xc4, + 0xff, 0xfe, 0x6e, 0x1d, 0xf2, 0xb8, 0x51, 0xc1, 0x66, 0xc8, 0xfe, 0xa6, 0x41, 0x93, 0xbb, 0xd8, + 0xc5, 0x54, 0xd9, 0xaf, 0x51, 0x46, 0x61, 0xf2, 0x02, 0xcd, 0x7c, 0x18, 0xa2, 0x54, 0x3e, 0x0c, + 0x3e, 0x84, 0x81, 0xc9, 0x94, 0xa4, 0x2c, 0x81, 0x4a, 0x7d, 0x21, 0x4f, 0xe4, 0x3d, 0x66, 0x8b, + 0x8b, 0x87, 0x5f, 0x9f, 0xb1, 0x0f, 0xa8, 0x60, 0x00, 0xad, 0x48, 0xbc, 0xe6, 0xd4, 0xff, 0x98, + 0x8d, 0x46, 0x7a, 0xd0, 0xee, 0xae, 0xfb, 0xe1, 0x74, 0x0a, 0xa2, 0xe6, 0xf7, 0x25, 0x62, 0xe3, + 0x26, 0xbe, 0x16, 0xac, 0x63, 0x8e, 0x80, 0x4e, 0x79, 0x96, 0x93, 0x85, 0xcb, 0x18, 0x96, 0x13, + 0x4d, 0xc4, 0x1a, 0x1c, 0x2e, 0x16, 0xd7, 0x06, 0x53, 0x67, 0x0e, 0x99, 0x57, 0x4a, 0x00, 0x4b, + 0x21, 0x72, 0x6f, 0xb4, 0xd0, 0x28, 0xea, 0xdb, 0xd8, 0x7c, 0x23, 0xe9, 0x3b, 0x51, 0x33, 0x19, + 0xa9, 0xbd, 0xe7, 0xdc, 0xab, 0xfc, 0x88, 0x61, 0xf6, 0xc4, 0x37, 0xe3, 0xd0, 0x7c, 0xb4, 0xb8, + 0xe7, 0x1b, 0x14, 0xe6, 0x3a, 0xba, 0x7b, 0x6c, 0x37, 0x13, 0x00, 0x53, 0x65, 0x54, 0xbc, 0xd3, + 0x53, 0x93, 0x4a, 0x39, 0xc9, 0x11, 0x4d, 0x82, 0xab, 0xd8, 0xe0, 0x1c, 0xac, 0xe0, 0x9e, 0x70, + 0x8b, 0x69, 0x11, 0xd6, 0x67, 0xe0, 0x09, 0xe5, 0x52, 0x89, 0x52, 0x50, 0xf8, 0x07, 0xac, 0x7b, + 0xe3, 0xaa, 0x36, 0x4d, 0xa5, 0x48, 0x2e, 0x62, 0x3a, 0x0d, 0xac, 0x22, 0x24, 0x2b, 0xc6, 0x40, + 0xc5, 0x30, 0x62, 0xeb, 0x20, 0x44, 0x7a, 0xe0, 0xac, 0x2e, 0x4a, 0x96, 0xc9, 0x8e, 0x71, 0x62, + 0x3c, 0x99, 0x5e, 0x64, 0x76, 0x12, 0x27, 0xb3, 0xe0, 0xf6, 0x7c, 0xd9, 0x0b, 0xcf, 0xdc, 0x4e, + 0xb9, 0xfd, 0x9d, 0xd9, 0xb2, 0xd5, 0x67, 0x8a, 0x4b, 0x49, 0x65, 0x90, 0xbb, 0x82, 0x47, 0x23, + 0x36, 0x76, 0x3f, 0x14, 0xc4, 0x86, 0x6d, 0x5c, 0x4e, 0xa2, 0x71, 0xe6, 0x31, 0x2f, 0xd0, 0xf4, + 0xfe, 0x19, 0xde, 0x88, 0x80, 0xbe, 0x8a, 0x92, 0xed, 0x48, 0x1c, 0xa7, 0x72, 0x5c, 0x75, 0xaf, + 0x9c, 0x94, 0x4d, 0x0e, 0x39, 0x21, 0x67, 0x29, 0xd7, 0x59, 0xd6, 0xd9, 0xa4, 0x30, 0xca, 0x11, + 0xac, 0x78, 0x81, 0x6a, 0xd7, 0xf3, 0x2c, 0x03, 0xa2, 0xd4, 0x89, 0x29, 0x0d, 0xe3, 0x99, 0xb9, + 0xc6, 0x6e, 0xbc, 0xfc, 0x46, 0xf5, 0xc8, 0x48, 0x70, 0xba, 0xd3, 0x2e, 0x91, 0x2a, 0x6f, 0xe3, + 0xc9, 0x3c, 0x11, 0x7b, 0xc8, 0x22, 0xc6, 0x30, 0x4c, 0xdb, 0xd1, 0x62, 0x9d, 0x04, 0x26, 0xaf, + 0xb8, 0xd8, 0xc0, 0x28, 0xa8, 0x4e, 0x90, 0x46, 0xbb, 0x65, 0x14, 0xb7, 0xa5, 0xe1, 0x8e, 0xb8, + 0x24, 0x26, 0x66, 0xc3, 0xed, 0xaf, 0x2d, 0x85, 0x74, 0x1b, 0xd9, 0x8f, 0x1a, 0x7f, 0x25, 0xb4, + 0x22, 0x41, 0xdf, 0xf5, 0x90, 0x60, 0xb2, 0xed, 0x05, 0x43, 0x2b, 0xa8, 0xd1, 0x4e, 0x0b, 0x65, + 0x2d, 0x74, 0xe4, 0xc9, 0x0d, 0xd4, 0x94, 0x07, 0xab, 0xe9, 0x71, 0x7c, 0x79, 0xa8, 0x32, 0x33, + 0x73, 0xd0, 0xf6, 0x78, 0x1c, 0xd0, 0x0a, 0x68, 0xe5, 0x6c, 0x6c, 0x9b, 0x56, 0x84, 0xa1, 0x74, + 0x38, 0x5a, 0x7b, 0xec, 0xba, 0x98, 0xcf, 0x3e, 0x1b, 0x09, 0xaa, 0x91, 0x34, 0x16, 0xa1, 0x33, + 0x27, 0xac, 0x59, 0x07, 0xe1, 0xc9, 0x45, 0x5b, 0x98, 0x33, 0xfd, 0x3a, 0x6b, 0xcb, 0x3f, 0xe9, + 0x0a, 0xfd, 0xa8, 0x5a, 0x05, 0x91, 0x40, 0x72, 0x53, 0x0d, 0x61, 0x81, 0xed, 0x23, 0xae, 0xaf, + 0x89, 0x1a, 0x1c, 0x4c, 0x6a, 0x9c, 0x50, 0x85, 0x6c, 0x31, 0xdb, 0x7f, 0xc5, 0x27, 0x03, 0x56, + 0xef, 0x65, 0x25, 0xc1, 0xfb, 0x4a, 0xaa, 0x39, 0x4d, 0xa6, 0x5b, 0xda, 0xbf, 0x69, 0x23, 0x1a, + 0xb8, 0xdf, 0x9c, 0x68, 0x10, 0xfd, 0x06, 0xed, 0xb6, 0x88, 0x15, 0x77, 0x2f, 0xa1, 0x11, 0xe3, + 0xed, 0x8e, 0x51, 0x7e, 0x59, 0x06, 0x72, 0x1b, 0xa0, 0x82, 0x31, 0x4e, 0x05, 0x9f, 0x5e, 0x5a, + 0xe8, 0xc3, 0x83, 0x62, 0x6f, 0xe2, 0x87, 0x95, 0x80, 0x12, 0x01, 0x1b, 0xbe, 0x56, 0x6d, 0xdc, + 0x66, 0x1e, 0xf4, 0x40, 0x6a, 0xdf, 0x7c, 0xfa, 0xe5, 0x49, 0x8d, 0x61, 0xf8, 0x4d, 0xe1, 0xde, + 0xb2, 0xbf, 0x5e, 0x36, 0xf6, 0xd4, 0x5e, 0x03, 0xca, 0xf9, 0xf1, 0x97, 0xed, 0x2c, 0x1c, 0x76, + 0xd1, 0xb9, 0x49, 0x0f, 0x3b, 0xd3, 0x1d, 0x15, 0x7a, 0x8b, 0xdd, 0xd2, 0x59, 0xe5, 0xed, 0xf9, + 0x73, 0xf7, 0xce, 0xa2, 0xae, 0xf9, 0x72, 0x8b, 0x7a, 0x67, 0x8b, 0xda, 0xae, 0x74, 0xd3, 0x0a, + 0x34, 0xda, 0xa1, 0xe7, 0x1e, 0xdb, 0x7d, 0x15, 0x90, 0x1a, 0x02, 0xb2, 0x57, 0x74, 0xe7, 0xeb, + 0xb0, 0xe6, 0xff, 0x86, 0x8e, 0x50, 0xe5, 0x48, 0x73, 0x84, 0x3d, 0x87, 0x7f, 0x14, 0xe1, 0x82, + 0x5c, 0x53, 0xec, 0xb9, 0x6a, 0xde, 0x30, 0x72, 0x27, 0xc7, 0x30, 0x22, 0x45, 0x6b, 0x7e, 0xcf, + 0xa9, 0x3f, 0x2e, 0x0b, 0x80, 0x5f, 0x4f, 0x38, 0x54, 0x30, 0x12, 0x6f, 0xfb, 0x15, 0xc1, 0xc9, + 0x92, 0x57, 0x18, 0x92, 0x64, 0xa7, 0xb6, 0x1b, 0x7e, 0x39, 0x05, 0xee, 0x83, 0xe9, 0x64, 0xf0, + 0xb7, 0x7a, 0xd0, 0x64, 0x67, 0xb8, 0x76, 0x23, 0x5b, 0x03, 0x71, 0xac, 0x3a, 0xeb, 0xd1, 0x5a, + 0x49, 0xa6, 0xc0, 0x6c, 0x97, 0x86, 0xf6, 0xb7, 0xaa, 0x2e, 0xee, 0xed, 0x52, 0xcc, 0x7c, 0xdd, + 0xd9, 0xca, 0x63, 0x7a, 0xec, 0x60, 0x78, 0x78, 0xfa, 0x0d, 0x42, 0x45, 0xaa, 0x7c, 0x2a, 0xe1, + 0x5c, 0xc7, 0xa3, 0x12, 0xde, 0xec, 0x0f, 0x4d, 0x13, 0x59, 0x56, 0xf4, 0xcb, 0xce, 0xbc, 0xab, + 0xaf, 0x9e, 0x20, 0x0c, 0x6b, 0xdd, 0x13, 0x1b, 0x67, 0xf6, 0x19, 0x9b, 0xe5, 0xb0, 0x90, 0x8a, + 0x91, 0xd6, 0x47, 0x5d, 0x51, 0xa1, 0xd2, 0x8f, 0x18, 0xe3, 0x24, 0x5e, 0x1f, 0x80, 0x85, 0xff, + 0x75, 0x5a, 0xc5, 0xab, 0x34, 0x34, 0x4d, 0xc1, 0xe9, 0xee, 0xf4, 0x81, 0xca, 0x21, 0xe7, 0x5d, + 0x4e, 0x41, 0x92, 0x93, 0x23, 0x09, 0x52, 0xcf, 0x27, 0x82, 0xaf, 0xf8, 0xc9, 0x41, 0xd0, 0x37, + 0x60, 0xf3, 0x42, 0xc3, 0xb8, 0x51, 0xff, 0x3a, 0x32, 0xde, 0x73, 0x17, 0x07, 0x0a, 0xfb, 0xd8, + 0x20, 0xe4, 0x23, 0xed, 0x3c, 0xd2, 0x32, 0xb6, 0x7d, 0x56, 0xc6, 0xdb, 0xf3, 0x06, 0x96, 0xb6, + 0x0a, 0xe5, 0x28, 0xa1, 0x09, 0x4b, 0x36, 0x9f, 0x4d, 0x10, 0x6b, 0xd9, 0xb4, 0x23, 0x1c, 0x23, + 0x0f, 0x81, 0x53, 0x14, 0x02, 0x25, 0x79, 0x7d, 0x73, 0x12, 0x26, 0xb9, 0x04, 0xf1, 0xb1, 0x7f, + 0x31, 0x07, 0x9c, 0x2a, 0x10, 0xfe, 0x96, 0x58, 0xb1, 0xd7, 0xf3, 0x71, 0x1a, 0xa9, 0xe1, 0x5f, + 0x5c, 0x6e, 0x7a, 0x4f, 0xe9, 0xf6, 0x4b, 0x5f, 0x34, 0x94, 0xde, 0x90, 0xb8, 0x6b, 0x1a, 0x0d, + 0x62, 0xeb, 0x0a, 0x4b, 0xf1, 0xff, 0x3d, 0xdc, 0x13, 0xe7, 0x30, 0x5e, 0xfa, 0xae, 0x93, 0x5f, + 0x57, 0xf0, 0x73, 0x70, 0x37, 0xd2, 0x2c, 0x85, 0xf6, 0xdf, 0x6d, 0x0e, 0x95, 0xf3, 0xa0, 0x61, + 0x20, 0x41, 0xd6, 0x5f, 0x70, 0x33, 0xf4, 0x36, 0xa8, 0xa8, 0x42, 0x3a, 0x8d, 0xdc, 0x78, 0x35, + 0x00, 0xbf, 0x04, 0x53, 0x93, 0x72, 0xcc, 0xb2, 0xb4, 0xce, 0xd7, 0x5a, 0x14, 0x93, 0xaf, 0xc1, + 0x39, 0xbb, 0x78, 0xd8, 0x05, 0x14, 0xf9, 0x6a, 0xaf, 0xe9, 0xb6, 0x78, 0x08, 0x28, 0xd1, 0x17, + 0x3e, 0x32, 0x48, 0xd0, 0xd1, 0x07, 0x06, 0x57, 0x9c, 0xf3, 0xb9, 0x43, 0xd1, 0xd1, 0x39, 0x97, + 0x3d, 0x13, 0x42, 0x2a, 0xef, 0x02, 0x31, 0x66, 0x58, 0x52, 0x57, 0x77, 0xce, 0xaa, 0xc6, 0x5d, + 0xf7, 0xe8, 0xe3, 0xde, 0x04, 0xf2, 0x4d, 0x91, 0xc6, 0xc3, 0x10, 0x23, 0xc7, 0x8a, 0x3a, 0xaf, + 0x4e, 0xbd, 0xd7, 0x5e, 0x81, 0x25, 0x66, 0x0e, 0x54, 0x7c, 0x42, 0xa3, 0x9b, 0xa7, 0xc3, 0x09, + 0x28, 0xb0, 0x46, 0x4d, 0x50, 0xde, 0x09, 0x92, 0xd3, 0x0d, 0x67, 0x42, 0xed, 0x1b, 0x38, 0x69, + 0x20, 0xe0, 0x77, 0xaf, 0xce, 0x2f, 0x91, 0x92, 0x55, 0xf5, 0x14, 0xf3, 0xeb, 0x6d, 0x33, 0xe5, + 0xb7, 0xb1, 0x5d, 0x48, 0x43, 0x74, 0x72, 0x0a, 0x93, 0x3c, 0x27, 0x46, 0xbe, 0x0c, 0x48, 0xab, + 0xec, 0xe6, 0x75, 0x11, 0x50, 0x41, 0xa9, 0xc6, 0xd2, 0x7c, 0x3d, 0x96, 0xf1, 0x93, 0xf8, 0x8b, + 0xd9, 0x35, 0x02, 0x17, 0x9b, 0x65, 0x25, 0xb1, 0x81, 0x80, 0xdb, 0x7d, 0xb3, 0x89, 0x35, 0xc1, + 0x09, 0x32, 0xc6, 0x3f, 0x29, 0xbc, 0x3e, 0x4f, 0xa0, 0x3f, 0xa8, 0xce, 0x84, 0xd0, 0xe4, 0x13, + 0xf7, 0x66, 0xff, 0x8f, 0x0b, 0x19, 0x5b, 0x7d, 0xa5, 0x39, 0xef, 0xcc, 0x64, 0xcf, 0x02, 0x13, + 0xc7, 0x78, 0x36, 0x7a, 0xe9, 0xcf, 0x9f, 0x51, 0x33, 0xa9, 0x00, 0xc1, 0x25, 0x55, 0xb3, 0x76, + 0x8f, 0xd6, 0x3e, 0xf3, 0xfd, 0x0f, 0xdf, 0x89, 0xf4, 0xba, 0x4e, 0xdf, 0x17, 0x78, 0x2f, 0xb9, + 0x3a, 0xb5, 0x58, 0x91, 0x0f, 0x1c, 0xbb, 0x18, 0xa7, 0xa6, 0x68, 0xa5, 0xa4, 0x32, 0xf4, 0xcd, + 0x60, 0x51, 0x8c, 0x59, 0x88, 0x9b, 0xf7, 0xc5, 0x29, 0x91, 0x73, 0xc5, 0x87, 0x0b, 0xe5, 0x72, + 0x3c, 0xc9, 0xcd, 0x06, 0x23, 0x1a, 0x5c, 0x58, 0x33, 0x4c, 0x5e, 0x40, 0x73, 0x67, 0x11, 0x34, + 0xbc, 0x79, 0xf1, 0x5c, 0x7a, 0x51, 0x62, 0x16, 0xc6, 0xf0, 0x4e, 0x67, 0xfa, 0x9b, 0xdd, 0xa6, + 0xfa, 0xda, 0x68, 0x80, 0x20, 0x0d, 0x47, 0xf9, 0xe6, 0xfd, 0x1e, 0x59, 0xb3, 0x75, 0xed, 0x1f, + 0xc4, 0x20, 0x4d, 0x39, 0x87, 0x4c, 0x3d, 0x3f, 0x08, 0x28, 0x1d, 0xbf, 0x53, 0x4b, 0xcc, 0xf6, + 0x26, 0x23, 0x1f, 0x04, 0x53, 0x4b, 0xee, 0x65, 0x3c, 0x53, 0x10, 0xc2, 0x28, 0xbe, 0x54, 0x1b, + 0xf1, 0x68, 0x34, 0xaa, 0x4d, 0x74, 0x64, 0xde, 0x69, 0x36, 0xf8, 0x95, 0xbc, 0xf1, 0x41, 0xf9, + 0x17, 0xd6, 0x6e, 0x95, 0x26, 0x3b, 0xfb, 0xa3, 0xcd, 0xe5, 0x86, 0x19, 0x2f, 0xaf, 0xdb, 0xa0, + 0xa6, 0x93, 0xaf, 0xec, 0xca, 0xb4, 0x4d, 0xf0, 0x18, 0xe7, 0x1f, 0xf9, 0x00, 0xc2, 0x07, 0x01, + 0x37, 0xf1, 0xbb, 0xa6, 0x09, 0x11, 0xd0, 0x90, 0x7e, 0x71, 0x5b, 0xfb, 0xd0, 0xa5, 0x3a, 0xc6, + 0xd5, 0x93, 0xa2, 0x5a, 0x29, 0x12, 0x1e, 0x5f, 0x96, 0xd1, 0x9f, 0xae, 0xe2, 0x5d, 0xe2, 0x0f, + 0x06, 0xd2, 0xcf, 0x17, 0xaf, 0xbd, 0xec, 0xc8, 0xe0, 0x99, 0x4d, 0x35, 0x30, 0xd9, 0x97, 0x56, + 0x10, 0x4d, 0xd7, 0xc9, 0xe9, 0xca, 0x75, 0x6c, 0xc6, 0x70, 0xcc, 0x23, 0x9b, 0xa3, 0xfe, 0x40, + 0xf5, 0x7c, 0xa6, 0x4d, 0x06, 0x91, 0x7e, 0xd5, 0xc8, 0x79, 0xb9, 0x55, 0x33, 0xa9, 0x63, 0x34 + }, + }; + +unsigned char aes128_ecb_encrypt_output[][4096] __attribute__((aligned(64))) = { + { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff + }, + { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff + }, + { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff + }, + { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff + }, + { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff + }, + { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff + }, + { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff + }, + { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff + }, + { 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, + 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff, 0xff + }, + }; + + diff --git a/Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/src/cryptodata.h b/Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/src/cryptodata.h new file mode 100644 index 0000000000..79d8f125dd --- /dev/null +++ b/Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/src/cryptodata.h @@ -0,0 +1,5 @@ +extern const unsigned char aes128_ecb_encrypt_key[][16]; +extern const unsigned char aes128_ecb_encrypt_input[][4096]; +extern const unsigned char aes128_ecb_encrypt_ref_output[][4096]; +extern unsigned char aes128_ecb_encrypt_output[][4096]; + diff --git a/Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/src/cryptolib.h b/Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/src/cryptolib.h new file mode 100644 index 0000000000..706bb8d62e --- /dev/null +++ b/Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/src/cryptolib.h @@ -0,0 +1,26 @@ +//----------------------------------------------------------------------------- +// The confidential and proprietary information contained in this file may +// only be used by a person authorised under and to the extent permitted +// by a subsisting licensing agreement from ARM Limited. +// +// (C) COPYRIGHT 2012-2013 ARM Limited. +// ALL RIGHTS RESERVED +// +// This entire notice must be reproduced on all copies of this file +// and copies of this file may only be made by a person if such person is +// permitted to do so under the terms of a subsisting license agreement +// from ARM Limited. +// +// SVN Information +// +// Checked In : $Date: 2013-03-19 09:12:51 +0000 (Tue, 19 Mar 2013) $ +// +// Revision : $Revision: 241584 $ +// +// Release Information : +// +//----------------------------------------------------------------------------- + +extern void aes128_key_expand(const unsigned char *key_in, unsigned char *key_out); +extern void aes128_ecb_encrypt(const unsigned char *key, const unsigned char *in_data, unsigned char *out_data, unsigned int size); + diff --git a/Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/src/cryptolib_asm64.s b/Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/src/cryptolib_asm64.s new file mode 100644 index 0000000000..0cf39040cf --- /dev/null +++ b/Security Algo Accelerator/logical/testbench/execution_tb/tests/crypto64/src/cryptolib_asm64.s @@ -0,0 +1,138 @@ +;#----------------------------------------------------------------------------- +;# The confidential and proprietary information contained in this file may +;# only be used by a person authorised under and to the extent permitted +;# by a subsisting licensing agreement from ARM Limited. +;# +;# (C) COPYRIGHT 2012-2013 ARM Limited. +;# ALL RIGHTS RESERVED +;# +;# This entire notice must be reproduced on all copies of this file +;# and copies of this file may only be made by a person if such person is +;# permitted to do so under the terms of a subsisting license agreement +;# from ARM Limited. +;# +;# SVN Information +;# +;# Checked In : $Date: 2013-03-19 09:12:51 +0000 (Tue, 19 Mar 2013) $ +;# +;# Revision : $Revision: 241584 $ +;# +;# Release Information : +;# +;#----------------------------------------------------------------------------- + + .section aes_code, "ax" + + .global aes128_key_expand + .global aes128_ecb_encrypt + + .align 6 +rcon_array: + .word 0x00000001 + .word 0x00000002 + .word 0x00000004 + .word 0x00000008 + .word 0x00000010 + .word 0x00000020 + .word 0x00000040 + .word 0x00000080 + .word 0x0000001b + .word 0x00000036 + + .align 6 +;# void aes128_key_expand(const unsigned char *key_in, unsigned char *key_out) + .type aes128_key_expand STT_FUNC +aes128_key_expand: + LD1 {v16.16B}, [x0] + MOVZ w2, #0x0e0d + DUP v17.16B, wzr + MOVK w2, #0x0c0f, lsl #16 + DUP v19.4S, w2 + ADR x3, rcon_array + MOV w4, #10 +exp: + TBL v18.16B, {v16.16B}, v19.16B + LD1R {v21.4S}, [x3], #4 + AESE v18.16B, v17.16B + EXT v20.16B, v17.16B, v16.16B, #12 + SHA1SU0 v21.4S, v18.4S, v17.4S + EOR v22.16B, v16.16B, v20.16B + ST1 {v16.16B}, [x1], #16 + SHA1SU0 v21.4S, v22.4S, v22.4S + + TBL v18.16B, {v21.16B}, v19.16B + LD1R {v16.4S}, [x3], #4 + AESE v18.16B, v17.16B + EXT v20.16B, v17.16B, v21.16B, #12 + SHA1SU0 v16.4S, v18.4S, v17.4S + EOR v22.16B, v21.16B, v20.16B + ST1 {v21.16B}, [x1], #16 + SUBS w4, w4, #2 + SHA1SU0 v16.4S, v22.4S, v22.4S + + B.NE exp + ST1 {v16.16B}, [x1] + RET + + .macro aes_enc_round keyreg + AESE v0.16B, \keyreg + AESMC v0.16B, v0.16B + AESE v1.16B, \keyreg + AESMC v1.16B, v1.16B + AESE v2.16B, \keyreg + AESMC v2.16B, v2.16B + .endm + + .macro aes_dec_round keyreg + AESD v0.16B, \keyreg + AESIMC v0.16B, v0.16B + AESD v1.16B, \keyreg + AESIMC v1.16B, v1.16B + AESD v2.16B, \keyreg + AESIMC v2.16B, v2.16B + .endm + +;# void aes128_ecb_encrypt(const unsigned char *key, const unsigned char *in_data, unsigned char *out_data, unsigned int size) + .type aes128_ecb_encrypt STT_FUNC +aes128_ecb_encrypt: + ;# Load the key + LD1 {v16.16B-v19.16B}, [x0], #64 + LD1 {v20.16B-v23.16B}, [x0], #64 + LD1 {v24.16B-v26.16B}, [x0] + +load_ip: + ;# Load data + LD1 {v0.16B-v2.16B}, [x1], #48 + ;# Rounds 1-9 + aes_enc_round v16.16B + aes_enc_round v17.16B + aes_enc_round v18.16B + aes_enc_round v19.16B + aes_enc_round v20.16B + aes_enc_round v21.16B + aes_enc_round v22.16B + aes_enc_round v23.16B + aes_enc_round v24.16B + ;# Round 10 + AESE v0.16B, v25.16B + PRFM PLDL1KEEP, [x1, #64] + EOR v0.16B, v0.16B, v26.16B + SUBS x3, x3, #16 + ST1 {v0.16B}, [x2], #16 + B.EQ end_enc + + AESE v1.16B, v25.16B + EOR v1.16B, v1.16B, v26.16B + SUBS x3, x3, #16 + ST1 {v1.16B}, [x2], #16 + B.EQ end_enc + + AESE v2.16B, v25.16B + EOR v2.16B, v2.16B, v26.16B + SUBS x3, x3, #16 + ST1 {v2.16B}, [x2], #16 + B.GT load_ip +end_enc: + RET + + .end