mirror of
https://github.com/Qortal/Brooklyn.git
synced 2025-02-07 06:44:18 +00:00
a94b3d14aa
Changes included (and more): 1. Dynamic RAM merge 2. Real-time page scan and allocation 3. Cache compression 4. Real-time IRQ checks 5. Dynamic I/O allocation for Java heap 6. Java page migration 7. Contiguous memory allocation 8. Idle pages tracking 9. Per CPU RAM usage tracking 10. ARM NEON scalar multiplication library 11. NEON/ARMv8 crypto extensions 12. NEON SHA, Blake, RIPEMD crypto extensions 13. Parallel NEON crypto engine for multi-algo based CPU stress reduction
124 lines
2.6 KiB
YAML
124 lines
2.6 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0 OR BSD-2-Clause)
|
|
# Copyright (C) 2020 SiFive, Inc.
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/riscv/sifive-l2-cache.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: SiFive L2 Cache Controller
|
|
|
|
maintainers:
|
|
- Sagar Kadam <sagar.kadam@sifive.com>
|
|
- Paul Walmsley <paul.walmsley@sifive.com>
|
|
|
|
description:
|
|
The SiFive Level 2 Cache Controller is used to provide access to fast copies
|
|
of memory for masters in a Core Complex. The Level 2 Cache Controller also
|
|
acts as directory-based coherency manager.
|
|
All the properties in ePAPR/DeviceTree specification applies for this platform.
|
|
|
|
allOf:
|
|
- $ref: /schemas/cache-controller.yaml#
|
|
|
|
select:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
enum:
|
|
- sifive,fu540-c000-ccache
|
|
- sifive,fu740-c000-ccache
|
|
|
|
required:
|
|
- compatible
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- enum:
|
|
- sifive,fu540-c000-ccache
|
|
- sifive,fu740-c000-ccache
|
|
- const: cache
|
|
|
|
cache-block-size:
|
|
const: 64
|
|
|
|
cache-level:
|
|
const: 2
|
|
|
|
cache-sets:
|
|
const: 1024
|
|
|
|
cache-size:
|
|
const: 2097152
|
|
|
|
cache-unified: true
|
|
|
|
interrupts:
|
|
minItems: 3
|
|
items:
|
|
- description: DirError interrupt
|
|
- description: DataError interrupt
|
|
- description: DataFail interrupt
|
|
- description: DirFail interrupt
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
next-level-cache: true
|
|
|
|
memory-region:
|
|
maxItems: 1
|
|
description: |
|
|
The reference to the reserved-memory for the L2 Loosely Integrated Memory region.
|
|
The reserved memory node should be defined as per the bindings in reserved-memory.txt.
|
|
|
|
if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
const: sifive,fu540-c000-ccache
|
|
|
|
then:
|
|
properties:
|
|
interrupts:
|
|
description: |
|
|
Must contain entries for DirError, DataError and DataFail signals.
|
|
maxItems: 3
|
|
|
|
else:
|
|
properties:
|
|
interrupts:
|
|
description: |
|
|
Must contain entries for DirError, DataError, DataFail, DirFail signals.
|
|
minItems: 4
|
|
|
|
additionalProperties: false
|
|
|
|
required:
|
|
- compatible
|
|
- cache-block-size
|
|
- cache-level
|
|
- cache-sets
|
|
- cache-size
|
|
- cache-unified
|
|
- interrupts
|
|
- reg
|
|
|
|
examples:
|
|
- |
|
|
cache-controller@2010000 {
|
|
compatible = "sifive,fu540-c000-ccache", "cache";
|
|
cache-block-size = <64>;
|
|
cache-level = <2>;
|
|
cache-sets = <1024>;
|
|
cache-size = <2097152>;
|
|
cache-unified;
|
|
reg = <0x2010000 0x1000>;
|
|
interrupt-parent = <&plic0>;
|
|
interrupts = <1>,
|
|
<2>,
|
|
<3>;
|
|
next-level-cache = <&L25>;
|
|
memory-region = <&l2_lim>;
|
|
};
|