mirror of
https://github.com/Qortal/Brooklyn.git
synced 2025-02-16 04:05:53 +00:00
a94b3d14aa
Changes included (and more): 1. Dynamic RAM merge 2. Real-time page scan and allocation 3. Cache compression 4. Real-time IRQ checks 5. Dynamic I/O allocation for Java heap 6. Java page migration 7. Contiguous memory allocation 8. Idle pages tracking 9. Per CPU RAM usage tracking 10. ARM NEON scalar multiplication library 11. NEON/ARMv8 crypto extensions 12. NEON SHA, Blake, RIPEMD crypto extensions 13. Parallel NEON crypto engine for multi-algo based CPU stress reduction
58 lines
2.1 KiB
JSON
58 lines
2.1 KiB
JSON
[
|
|
{
|
|
"BriefDescription": "Counts the number of times the front end resteers for any branch as a result of another branch handling mechanism in the front end.",
|
|
"Counter": "0,1",
|
|
"EventCode": "0xE6",
|
|
"EventName": "BACLEARS.ALL",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of times the front end resteers for conditional branches as a result of another branch handling mechanism in the front end.",
|
|
"Counter": "0,1",
|
|
"EventCode": "0xE6",
|
|
"EventName": "BACLEARS.COND",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x10"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of times the front end resteers for RET branches as a result of another branch handling mechanism in the front end.",
|
|
"Counter": "0,1",
|
|
"EventCode": "0xE6",
|
|
"EventName": "BACLEARS.RETURN",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x8"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts all instruction fetches, including uncacheable fetches.",
|
|
"Counter": "0,1",
|
|
"EventCode": "0x80",
|
|
"EventName": "ICACHE.ACCESSES",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x3"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts all instruction fetches that hit the instruction cache.",
|
|
"Counter": "0,1",
|
|
"EventCode": "0x80",
|
|
"EventName": "ICACHE.HIT",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x1"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts all instruction fetches that miss the instruction cache or produce memory requests. An instruction fetch miss is counted only once and not once for every cycle it is outstanding.",
|
|
"Counter": "0,1",
|
|
"EventCode": "0x80",
|
|
"EventName": "ICACHE.MISSES",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x2"
|
|
},
|
|
{
|
|
"BriefDescription": "Counts the number of times the MSROM starts a flow of uops.",
|
|
"Counter": "0,1",
|
|
"EventCode": "0xE7",
|
|
"EventName": "MS_DECODED.MS_ENTRY",
|
|
"SampleAfterValue": "200003",
|
|
"UMask": "0x1"
|
|
}
|
|
] |