mirror of
https://github.com/Qortal/Brooklyn.git
synced 2025-02-01 07:42:18 +00:00
7d3018da4c
* NVME, SATA NAND Security added * Qortal Core exception fetcher is now redone. * Update DT overlays for firmware * Fix for bvb clockj settings * Fix for no audio for sissy desktop porn watchers -_- ( thanks crowetic for watching gay porn and reporting me that bug asshat ) * Normalize the fetch() stream while doing a peer to peer handshake for nodes * Fix for RNG token editing error while performing a SHA256 encryption * Now under voltage errors will blink red led constantly for 5 minutes then go solid. * Improve kernel thread scaling for Qortal 2.0 core * HDMI circuit is now enabled at power up instead. * Added KMS * Added line replication instead of interpolation for VC4 GPU resulting in slightly better frame rates * Fix for long and doubles * Backplane clock is now set at standard rate * Capped HVEC clocks * Add support for Creative Cinema webcam for donkers who like sharing dick pics. *looks at crowetic* * More scanline XGA modes for people who have weird ass monitors of all sorts. * TX/RX flow control support is now 100% stable. No lags over 1Gbps ethernet. ( Hello Qortal 3.0 ) * Using flush cache instead of fetch for QC 2.0 resulting in performance gains * VC4 clock is now enforced for desktop oriented images. * Ondemand governor now waits for 2 seconds instead of 0.5ms to scale down to the lowest safest clock freq preventing lags to the core. * Timeout of OC set at 35ms from 90ms resulting in way better clocks and sync for Qortal 2.0 core
69 lines
1.8 KiB
C
69 lines
1.8 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only
|
|
*
|
|
* Copyright © 2018-2020 Intel Corporation
|
|
*/
|
|
|
|
#ifndef __KMB_PLANE_H__
|
|
#define __KMB_PLANE_H__
|
|
|
|
#include <drm/drm_fourcc.h>
|
|
#include <drm/drm_plane.h>
|
|
|
|
#define LCD_INT_VL0_ERR ((LAYER0_DMA_FIFO_UNDERFLOW) | \
|
|
(LAYER0_DMA_FIFO_OVERFLOW) | \
|
|
(LAYER0_DMA_CB_FIFO_OVERFLOW) | \
|
|
(LAYER0_DMA_CB_FIFO_UNDERFLOW) | \
|
|
(LAYER0_DMA_CR_FIFO_OVERFLOW) | \
|
|
(LAYER0_DMA_CR_FIFO_UNDERFLOW))
|
|
|
|
#define LCD_INT_VL1_ERR ((LAYER1_DMA_FIFO_UNDERFLOW) | \
|
|
(LAYER1_DMA_FIFO_OVERFLOW) | \
|
|
(LAYER1_DMA_CB_FIFO_OVERFLOW) | \
|
|
(LAYER1_DMA_CB_FIFO_UNDERFLOW) | \
|
|
(LAYER1_DMA_CR_FIFO_OVERFLOW) | \
|
|
(LAYER1_DMA_CR_FIFO_UNDERFLOW))
|
|
|
|
#define LCD_INT_GL0_ERR (LAYER2_DMA_FIFO_OVERFLOW | LAYER2_DMA_FIFO_UNDERFLOW)
|
|
#define LCD_INT_GL1_ERR (LAYER3_DMA_FIFO_OVERFLOW | LAYER3_DMA_FIFO_UNDERFLOW)
|
|
#define LCD_INT_VL0 (LAYER0_DMA_DONE | LAYER0_DMA_IDLE | LCD_INT_VL0_ERR)
|
|
#define LCD_INT_VL1 (LAYER1_DMA_DONE | LAYER1_DMA_IDLE | LCD_INT_VL1_ERR)
|
|
#define LCD_INT_GL0 (LAYER2_DMA_DONE | LAYER2_DMA_IDLE | LCD_INT_GL0_ERR)
|
|
#define LCD_INT_GL1 (LAYER3_DMA_DONE | LAYER3_DMA_IDLE | LCD_INT_GL1_ERR)
|
|
#define LCD_INT_DMA_ERR (LCD_INT_VL0_ERR | LCD_INT_VL1_ERR \
|
|
| LCD_INT_GL0_ERR | LCD_INT_GL1_ERR)
|
|
|
|
#define POSSIBLE_CRTCS 1
|
|
#define to_kmb_plane(x) container_of(x, struct kmb_plane, base_plane)
|
|
|
|
#define POSSIBLE_CRTCS 1
|
|
#define KMB_MAX_PLANES 2
|
|
|
|
enum layer_id {
|
|
LAYER_0,
|
|
LAYER_1,
|
|
LAYER_2,
|
|
LAYER_3,
|
|
/* KMB_MAX_PLANES */
|
|
};
|
|
|
|
enum sub_plane_id {
|
|
Y_PLANE,
|
|
U_PLANE,
|
|
V_PLANE,
|
|
MAX_SUB_PLANES,
|
|
};
|
|
|
|
struct kmb_plane {
|
|
struct drm_plane base_plane;
|
|
unsigned char id;
|
|
};
|
|
|
|
struct layer_status {
|
|
bool disable;
|
|
u32 ctrl;
|
|
};
|
|
|
|
struct kmb_plane *kmb_plane_init(struct drm_device *drm);
|
|
void kmb_plane_destroy(struct drm_plane *plane);
|
|
#endif /* __KMB_PLANE_H__ */
|