mirror of
https://github.com/Qortal/Brooklyn.git
synced 2025-01-30 23:02:18 +00:00
a94b3d14aa
Changes included (and more): 1. Dynamic RAM merge 2. Real-time page scan and allocation 3. Cache compression 4. Real-time IRQ checks 5. Dynamic I/O allocation for Java heap 6. Java page migration 7. Contiguous memory allocation 8. Idle pages tracking 9. Per CPU RAM usage tracking 10. ARM NEON scalar multiplication library 11. NEON/ARMv8 crypto extensions 12. NEON SHA, Blake, RIPEMD crypto extensions 13. Parallel NEON crypto engine for multi-algo based CPU stress reduction
49 lines
1.6 KiB
C
49 lines
1.6 KiB
C
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */
|
|
/*
|
|
* Copyright (c) 2021, The Linux Foundation. All rights reserved.
|
|
* Copyright (c) 2021, Konrad Dybcio <konrad.dybcio@somainline.org>
|
|
*/
|
|
|
|
#ifndef _DT_BINDINGS_CLK_QCOM_DISP_CC_SM6350_H
|
|
#define _DT_BINDINGS_CLK_QCOM_DISP_CC_SM6350_H
|
|
|
|
/* DISP_CC clocks */
|
|
#define DISP_CC_PLL0 0
|
|
#define DISP_CC_MDSS_AHB_CLK 1
|
|
#define DISP_CC_MDSS_AHB_CLK_SRC 2
|
|
#define DISP_CC_MDSS_BYTE0_CLK 3
|
|
#define DISP_CC_MDSS_BYTE0_CLK_SRC 4
|
|
#define DISP_CC_MDSS_BYTE0_DIV_CLK_SRC 5
|
|
#define DISP_CC_MDSS_BYTE0_INTF_CLK 6
|
|
#define DISP_CC_MDSS_DP_AUX_CLK 7
|
|
#define DISP_CC_MDSS_DP_AUX_CLK_SRC 8
|
|
#define DISP_CC_MDSS_DP_CRYPTO_CLK 9
|
|
#define DISP_CC_MDSS_DP_CRYPTO_CLK_SRC 10
|
|
#define DISP_CC_MDSS_DP_LINK_CLK 11
|
|
#define DISP_CC_MDSS_DP_LINK_CLK_SRC 12
|
|
#define DISP_CC_MDSS_DP_LINK_DIV_CLK_SRC 13
|
|
#define DISP_CC_MDSS_DP_LINK_INTF_CLK 14
|
|
#define DISP_CC_MDSS_DP_PIXEL_CLK 15
|
|
#define DISP_CC_MDSS_DP_PIXEL_CLK_SRC 16
|
|
#define DISP_CC_MDSS_ESC0_CLK 17
|
|
#define DISP_CC_MDSS_ESC0_CLK_SRC 18
|
|
#define DISP_CC_MDSS_MDP_CLK 19
|
|
#define DISP_CC_MDSS_MDP_CLK_SRC 20
|
|
#define DISP_CC_MDSS_MDP_LUT_CLK 21
|
|
#define DISP_CC_MDSS_NON_GDSC_AHB_CLK 22
|
|
#define DISP_CC_MDSS_PCLK0_CLK 23
|
|
#define DISP_CC_MDSS_PCLK0_CLK_SRC 24
|
|
#define DISP_CC_MDSS_ROT_CLK 25
|
|
#define DISP_CC_MDSS_ROT_CLK_SRC 26
|
|
#define DISP_CC_MDSS_RSCC_AHB_CLK 27
|
|
#define DISP_CC_MDSS_RSCC_VSYNC_CLK 28
|
|
#define DISP_CC_MDSS_VSYNC_CLK 29
|
|
#define DISP_CC_MDSS_VSYNC_CLK_SRC 30
|
|
#define DISP_CC_SLEEP_CLK 31
|
|
#define DISP_CC_XO_CLK 32
|
|
|
|
/* GDSCs */
|
|
#define MDSS_GDSC 0
|
|
|
|
#endif
|