mirror of
https://github.com/Qortal/Brooklyn.git
synced 2025-01-31 07:12:18 +00:00
a94b3d14aa
Changes included (and more): 1. Dynamic RAM merge 2. Real-time page scan and allocation 3. Cache compression 4. Real-time IRQ checks 5. Dynamic I/O allocation for Java heap 6. Java page migration 7. Contiguous memory allocation 8. Idle pages tracking 9. Per CPU RAM usage tracking 10. ARM NEON scalar multiplication library 11. NEON/ARMv8 crypto extensions 12. NEON SHA, Blake, RIPEMD crypto extensions 13. Parallel NEON crypto engine for multi-algo based CPU stress reduction
23 lines
779 B
C
23 lines
779 B
C
/* SPDX-License-Identifier: GPL-2.0 */
|
|
/* Copyright (c) 2018-2022, NVIDIA CORPORATION. All rights reserved. */
|
|
|
|
#ifndef __ABI_MACH_T234_POWERGATE_T234_H_
|
|
#define __ABI_MACH_T234_POWERGATE_T234_H_
|
|
|
|
#define TEGRA234_POWER_DOMAIN_AUD 2U
|
|
#define TEGRA234_POWER_DOMAIN_DISP 3U
|
|
#define TEGRA234_POWER_DOMAIN_PCIEX8A 5U
|
|
#define TEGRA234_POWER_DOMAIN_PCIEX4A 6U
|
|
#define TEGRA234_POWER_DOMAIN_PCIEX4BA 7U
|
|
#define TEGRA234_POWER_DOMAIN_PCIEX4BB 8U
|
|
#define TEGRA234_POWER_DOMAIN_PCIEX1A 9U
|
|
#define TEGRA234_POWER_DOMAIN_PCIEX4CA 13U
|
|
#define TEGRA234_POWER_DOMAIN_PCIEX4CB 14U
|
|
#define TEGRA234_POWER_DOMAIN_PCIEX4CC 15U
|
|
#define TEGRA234_POWER_DOMAIN_PCIEX8B 16U
|
|
#define TEGRA234_POWER_DOMAIN_MGBEA 17U
|
|
#define TEGRA234_POWER_DOMAIN_MGBEB 18U
|
|
#define TEGRA234_POWER_DOMAIN_MGBEC 19U
|
|
|
|
#endif
|