mirror of
https://github.com/Qortal/Brooklyn.git
synced 2025-02-12 02:05:54 +00:00
Changes included (and more): 1. Dynamic RAM merge 2. Real-time page scan and allocation 3. Cache compression 4. Real-time IRQ checks 5. Dynamic I/O allocation for Java heap 6. Java page migration 7. Contiguous memory allocation 8. Idle pages tracking 9. Per CPU RAM usage tracking 10. ARM NEON scalar multiplication library 11. NEON/ARMv8 crypto extensions 12. NEON SHA, Blake, RIPEMD crypto extensions 13. Parallel NEON crypto engine for multi-algo based CPU stress reduction
78 lines
1.9 KiB
YAML
78 lines
1.9 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/mtd/mxicy,nand-ecc-engine.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Macronix NAND ECC engine device tree bindings
|
|
|
|
maintainers:
|
|
- Miquel Raynal <miquel.raynal@bootlin.com>
|
|
|
|
properties:
|
|
compatible:
|
|
const: mxicy,nand-ecc-engine-rev3
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
/* External configuration */
|
|
spi_controller0: spi@43c30000 {
|
|
compatible = "mxicy,mx25f0a-spi";
|
|
reg = <0x43c30000 0x10000>, <0xa0000000 0x4000000>;
|
|
reg-names = "regs", "dirmap";
|
|
clocks = <&clkwizard 0>, <&clkwizard 1>, <&clkc 15>;
|
|
clock-names = "send_clk", "send_dly_clk", "ps_clk";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
|
|
flash@0 {
|
|
compatible = "spi-nand";
|
|
reg = <0>;
|
|
nand-ecc-engine = <&ecc_engine0>;
|
|
};
|
|
};
|
|
|
|
ecc_engine0: ecc@43c40000 {
|
|
compatible = "mxicy,nand-ecc-engine-rev3";
|
|
reg = <0x43c40000 0x10000>;
|
|
};
|
|
|
|
- |
|
|
/* Pipelined configuration */
|
|
spi_controller1: spi@43c30000 {
|
|
compatible = "mxicy,mx25f0a-spi";
|
|
reg = <0x43c30000 0x10000>, <0xa0000000 0x4000000>;
|
|
reg-names = "regs", "dirmap";
|
|
clocks = <&clkwizard 0>, <&clkwizard 1>, <&clkc 15>;
|
|
clock-names = "send_clk", "send_dly_clk", "ps_clk";
|
|
#address-cells = <1>;
|
|
#size-cells = <0>;
|
|
nand-ecc-engine = <&ecc_engine1>;
|
|
|
|
flash@0 {
|
|
compatible = "spi-nand";
|
|
reg = <0>;
|
|
nand-ecc-engine = <&spi_controller1>;
|
|
};
|
|
};
|
|
|
|
ecc_engine1: ecc@43c40000 {
|
|
compatible = "mxicy,nand-ecc-engine-rev3";
|
|
reg = <0x43c40000 0x10000>;
|
|
};
|