3
0
mirror of https://github.com/Qortal/Brooklyn.git synced 2025-02-07 06:44:18 +00:00
Brooklyn/drivers/fpga
Scare Crowe 7d3018da4c First of all. T3Q is a fucking slut whore. Next, Core 2.0 optimizations
* NVME, SATA NAND Security added
* Qortal Core exception fetcher is now redone.
* Update DT overlays for firmware
* Fix for bvb clockj settings
* Fix for no audio for sissy desktop porn watchers -_- ( thanks crowetic for watching gay porn and reporting me that bug asshat )
* Normalize the fetch() stream while doing a peer to peer handshake for nodes
* Fix for RNG token editing error while performing a SHA256 encryption
* Now under voltage errors will blink red led constantly for 5 minutes then go solid.
* Improve kernel thread scaling for Qortal 2.0 core
* HDMI circuit is now enabled at power up instead.
* Added KMS
* Added line replication instead of interpolation for VC4 GPU resulting in slightly better frame rates
* Fix for long and doubles
* Backplane clock is now set at standard rate
* Capped HVEC clocks
* Add support for Creative Cinema webcam for donkers who like sharing dick pics.  *looks at crowetic*
* More scanline XGA modes for people who have weird ass monitors of all sorts.
* TX/RX flow control support is now 100% stable. No lags over 1Gbps ethernet. ( Hello Qortal 3.0 )
* Using flush cache instead of fetch for QC 2.0 resulting in performance gains
* VC4 clock is now enforced for desktop oriented images.
* Ondemand governor now waits for 2 seconds instead of 0.5ms to scale down to the lowest safest clock freq preventing lags to the core.
* Timeout of OC set at 35ms from 90ms resulting in way better clocks and sync for Qortal 2.0 core
2021-10-20 18:55:35 +05:00
..
altera-cvp.c T3Q is a slut 2021-10-02 21:09:28 +05:00
altera-fpga2sdram.c initial commit 2021-05-27 00:09:36 +05:00
altera-freeze-bridge.c T3Q is a slut 2021-10-02 21:09:28 +05:00
altera-hps2fpga.c initial commit 2021-05-27 00:09:36 +05:00
altera-pr-ip-core-plat.c T3Q is a slut 2021-10-02 21:09:28 +05:00
altera-pr-ip-core.c T3Q is a slut 2021-10-02 21:09:28 +05:00
altera-ps-spi.c T3Q is a slut 2021-10-02 21:09:28 +05:00
dfl-afu-dma-region.c initial commit 2021-05-27 00:09:36 +05:00
dfl-afu-error.c T3Q is a slut 2021-10-02 21:09:28 +05:00
dfl-afu-main.c T3Q is a slut 2021-10-02 21:09:28 +05:00
dfl-afu-region.c initial commit 2021-05-27 00:09:36 +05:00
dfl-afu.h T3Q is a slut 2021-10-02 21:09:28 +05:00
dfl-fme-br.c initial commit 2021-05-27 00:09:36 +05:00
dfl-fme-error.c initial commit 2021-05-27 00:09:36 +05:00
dfl-fme-main.c initial commit 2021-05-27 00:09:36 +05:00
dfl-fme-mgr.c T3Q is a slut 2021-10-02 21:09:28 +05:00
dfl-fme-perf.c T3Q is a slut 2021-10-02 21:09:28 +05:00
dfl-fme-pr.c T3Q is a slut 2021-10-02 21:09:28 +05:00
dfl-fme-pr.h initial commit 2021-05-27 00:09:36 +05:00
dfl-fme-region.c initial commit 2021-05-27 00:09:36 +05:00
dfl-fme.h initial commit 2021-05-27 00:09:36 +05:00
dfl-n3000-nios.c T3Q is a slut 2021-10-02 21:09:28 +05:00
dfl-pci.c T3Q is a slut 2021-10-02 21:09:28 +05:00
dfl.c T3Q is a slut 2021-10-02 21:09:28 +05:00
dfl.h T3Q is a slut 2021-10-02 21:09:28 +05:00
fpga-bridge.c T3Q is a slut 2021-10-02 21:09:28 +05:00
fpga-mgr.c T3Q is a slut 2021-10-02 21:09:28 +05:00
fpga-region.c T3Q is a slut 2021-10-02 21:09:28 +05:00
ice40-spi.c First of all. T3Q is a fucking slut whore. Next, Core 2.0 optimizations 2021-10-20 18:55:35 +05:00
Kconfig T3Q is a slut 2021-10-02 21:09:28 +05:00
machxo2-spi.c T3Q is a slut 2021-10-02 21:09:28 +05:00
Makefile T3Q is a slut 2021-10-02 21:09:28 +05:00
of-fpga-region.c T3Q is a slut 2021-10-02 21:09:28 +05:00
socfpga-a10.c initial commit 2021-05-27 00:09:36 +05:00
socfpga.c T3Q is a slut 2021-10-02 21:09:28 +05:00
stratix10-soc.c T3Q is a slut 2021-10-02 21:09:28 +05:00
ts73xx-fpga.c T3Q is a slut 2021-10-02 21:09:28 +05:00
versal-fpga.c T3Q is a slut 2021-10-02 21:09:28 +05:00
xilinx-pr-decoupler.c T3Q is a slut 2021-10-02 21:09:28 +05:00
xilinx-spi.c T3Q is a slut 2021-10-02 21:09:28 +05:00
zynq-fpga.c T3Q is a slut 2021-10-02 21:09:28 +05:00
zynqmp-fpga.c T3Q is a slut 2021-10-02 21:09:28 +05:00