mirror of
https://github.com/Qortal/Brooklyn.git
synced 2025-02-12 10:15:54 +00:00
a94b3d14aa
Changes included (and more): 1. Dynamic RAM merge 2. Real-time page scan and allocation 3. Cache compression 4. Real-time IRQ checks 5. Dynamic I/O allocation for Java heap 6. Java page migration 7. Contiguous memory allocation 8. Idle pages tracking 9. Per CPU RAM usage tracking 10. ARM NEON scalar multiplication library 11. NEON/ARMv8 crypto extensions 12. NEON SHA, Blake, RIPEMD crypto extensions 13. Parallel NEON crypto engine for multi-algo based CPU stress reduction
104 lines
2.8 KiB
YAML
104 lines
2.8 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/pinctrl/renesas,rza2-pinctrl.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Renesas RZ/A2 combined Pin and GPIO controller
|
|
|
|
maintainers:
|
|
- Chris Brandt <chris.brandt@renesas.com>
|
|
- Geert Uytterhoeven <geert+renesas@glider.be>
|
|
|
|
description:
|
|
The Renesas SoCs of the RZ/A2 series feature a combined Pin and GPIO
|
|
controller.
|
|
Pin multiplexing and GPIO configuration is performed on a per-pin basis.
|
|
Each port features up to 8 pins, each of them configurable for GPIO function
|
|
(port mode) or in alternate function mode.
|
|
Up to 8 different alternate function modes exist for each single pin.
|
|
|
|
properties:
|
|
compatible:
|
|
const: "renesas,r7s9210-pinctrl" # RZ/A2M
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
gpio-controller: true
|
|
|
|
'#gpio-cells':
|
|
const: 2
|
|
description:
|
|
The first cell contains the global GPIO port index, constructed using the
|
|
RZA2_PIN() helper macro in r7s9210-pinctrl.h.
|
|
E.g. "RZA2_PIN(PORT6, 0)" for P6_0.
|
|
|
|
gpio-ranges:
|
|
maxItems: 1
|
|
|
|
patternProperties:
|
|
"^.*$":
|
|
if:
|
|
type: object
|
|
then:
|
|
allOf:
|
|
- $ref: pincfg-node.yaml#
|
|
- $ref: pinmux-node.yaml#
|
|
description:
|
|
The child nodes of the pin controller designate pins to be used for
|
|
specific peripheral functions or as GPIO.
|
|
|
|
A pin multiplexing sub-node describes how to configure a set of
|
|
(or a single) pin in some desired alternate function mode.
|
|
The values for the pinmux properties are a combination of port name,
|
|
pin number and the desired function index. Use the RZA2_PINMUX macro
|
|
located in include/dt-bindings/pinctrl/r7s9210-pinctrl.h to easily
|
|
define these.
|
|
For assigning GPIO pins, use the macro RZA2_PIN also in
|
|
to express the desired port pin.
|
|
|
|
properties:
|
|
phandle: true
|
|
|
|
pinmux:
|
|
description:
|
|
Values are constructed from GPIO port number, pin number, and
|
|
alternate function configuration number using the RZA2_PINMUX()
|
|
helper macro in r7s9210-pinctrl.h.
|
|
|
|
required:
|
|
- pinmux
|
|
|
|
additionalProperties: false
|
|
|
|
allOf:
|
|
- $ref: "pinctrl.yaml#"
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- gpio-controller
|
|
- '#gpio-cells'
|
|
- gpio-ranges
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/pinctrl/r7s9210-pinctrl.h>
|
|
pinctrl: pinctrl@fcffe000 {
|
|
compatible = "renesas,r7s9210-pinctrl";
|
|
reg = <0xfcffe000 0x1000>;
|
|
|
|
gpio-controller;
|
|
#gpio-cells = <2>;
|
|
gpio-ranges = <&pinctrl 0 0 176>;
|
|
|
|
/* Serial Console */
|
|
scif4_pins: serial4 {
|
|
pinmux = <RZA2_PINMUX(PORT9, 0, 4)>, /* TxD4 */
|
|
<RZA2_PINMUX(PORT9, 1, 4)>; /* RxD4 */
|
|
};
|
|
};
|