mirror of
https://github.com/Qortal/Brooklyn.git
synced 2025-02-07 23:03:06 +00:00
a94b3d14aa
Changes included (and more): 1. Dynamic RAM merge 2. Real-time page scan and allocation 3. Cache compression 4. Real-time IRQ checks 5. Dynamic I/O allocation for Java heap 6. Java page migration 7. Contiguous memory allocation 8. Idle pages tracking 9. Per CPU RAM usage tracking 10. ARM NEON scalar multiplication library 11. NEON/ARMv8 crypto extensions 12. NEON SHA, Blake, RIPEMD crypto extensions 13. Parallel NEON crypto engine for multi-algo based CPU stress reduction
47 lines
824 B
YAML
47 lines
824 B
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
# Copyright (C) 2020 Intel Corporation
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/pwm/intel,keembay-pwm.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Intel Keem Bay PWM Device Tree Bindings
|
|
|
|
maintainers:
|
|
- Vijayakannan Ayyathurai <vijayakannan.ayyathurai@intel.com>
|
|
|
|
allOf:
|
|
- $ref: pwm.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
enum:
|
|
- intel,keembay-pwm
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
"#pwm-cells":
|
|
const: 2
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- clocks
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#define KEEM_BAY_A53_GPIO
|
|
|
|
pwm@203200a0 {
|
|
compatible = "intel,keembay-pwm";
|
|
reg = <0x203200a0 0xe8>;
|
|
clocks = <&scmi_clk KEEM_BAY_A53_GPIO>;
|
|
#pwm-cells = <2>;
|
|
};
|