2021-10-27 18:46:41 +05:00
|
|
|
[
|
|
|
|
{
|
|
|
|
"ArchStdEvent": "MEM_ACCESS_RD"
|
|
|
|
},
|
|
|
|
{
|
|
|
|
"ArchStdEvent": "MEM_ACCESS_WR"
|
|
|
|
},
|
|
|
|
{
|
|
|
|
"ArchStdEvent": "UNALIGNED_LD_SPEC"
|
|
|
|
},
|
|
|
|
{
|
|
|
|
"ArchStdEvent": "UNALIGNED_ST_SPEC"
|
|
|
|
},
|
|
|
|
{
|
|
|
|
"ArchStdEvent": "UNALIGNED_LDST_SPEC"
|
|
|
|
},
|
|
|
|
{
|
2022-03-15 21:16:25 +05:00
|
|
|
"ArchStdEvent": "MEM_ACCESS",
|
2021-10-27 18:46:41 +05:00
|
|
|
},
|
|
|
|
{
|
|
|
|
"PublicDescription": "This event counts any correctable or uncorrectable memory error (ECC or parity) in the protected core RAMs",
|
2022-03-15 21:16:25 +05:00
|
|
|
"ArchStdEvent": "MEMORY_ERROR",
|
2021-10-27 18:46:41 +05:00
|
|
|
}
|
|
|
|
]
|