2021-10-27 18:46:41 +05:00
|
|
|
// SPDX-License-Identifier: GPL-2.0
|
|
|
|
|
/*
|
|
|
|
|
* Copyright (C) 2019 Linaro Ltd
|
|
|
|
|
*/
|
|
|
|
|
|
|
|
|
|
#include <dt-bindings/interconnect/qcom,qcs404.h>
|
|
|
|
|
#include <linux/clk.h>
|
|
|
|
|
#include <linux/device.h>
|
|
|
|
|
#include <linux/interconnect-provider.h>
|
|
|
|
|
#include <linux/io.h>
|
|
|
|
|
#include <linux/module.h>
|
|
|
|
|
#include <linux/platform_device.h>
|
|
|
|
|
#include <linux/of_device.h>
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
#include "smd-rpm.h"
|
|
|
|
|
#include "icc-rpm.h"
|
|
|
|
|
|
|
|
|
|
enum {
|
|
|
|
|
QCS404_MASTER_AMPSS_M0 = 1,
|
|
|
|
|
QCS404_MASTER_GRAPHICS_3D,
|
|
|
|
|
QCS404_MASTER_MDP_PORT0,
|
|
|
|
|
QCS404_SNOC_BIMC_1_MAS,
|
|
|
|
|
QCS404_MASTER_TCU_0,
|
|
|
|
|
QCS404_MASTER_SPDM,
|
|
|
|
|
QCS404_MASTER_BLSP_1,
|
|
|
|
|
QCS404_MASTER_BLSP_2,
|
|
|
|
|
QCS404_MASTER_XM_USB_HS1,
|
|
|
|
|
QCS404_MASTER_CRYPTO_CORE0,
|
|
|
|
|
QCS404_MASTER_SDCC_1,
|
|
|
|
|
QCS404_MASTER_SDCC_2,
|
|
|
|
|
QCS404_SNOC_PNOC_MAS,
|
|
|
|
|
QCS404_MASTER_QPIC,
|
|
|
|
|
QCS404_MASTER_QDSS_BAM,
|
|
|
|
|
QCS404_BIMC_SNOC_MAS,
|
|
|
|
|
QCS404_PNOC_SNOC_MAS,
|
|
|
|
|
QCS404_MASTER_QDSS_ETR,
|
|
|
|
|
QCS404_MASTER_EMAC,
|
|
|
|
|
QCS404_MASTER_PCIE,
|
|
|
|
|
QCS404_MASTER_USB3,
|
|
|
|
|
QCS404_PNOC_INT_0,
|
|
|
|
|
QCS404_PNOC_INT_2,
|
|
|
|
|
QCS404_PNOC_INT_3,
|
|
|
|
|
QCS404_PNOC_SLV_0,
|
|
|
|
|
QCS404_PNOC_SLV_1,
|
|
|
|
|
QCS404_PNOC_SLV_2,
|
|
|
|
|
QCS404_PNOC_SLV_3,
|
|
|
|
|
QCS404_PNOC_SLV_4,
|
|
|
|
|
QCS404_PNOC_SLV_6,
|
|
|
|
|
QCS404_PNOC_SLV_7,
|
|
|
|
|
QCS404_PNOC_SLV_8,
|
|
|
|
|
QCS404_PNOC_SLV_9,
|
|
|
|
|
QCS404_PNOC_SLV_10,
|
|
|
|
|
QCS404_PNOC_SLV_11,
|
|
|
|
|
QCS404_SNOC_QDSS_INT,
|
|
|
|
|
QCS404_SNOC_INT_0,
|
|
|
|
|
QCS404_SNOC_INT_1,
|
|
|
|
|
QCS404_SNOC_INT_2,
|
|
|
|
|
QCS404_SLAVE_EBI_CH0,
|
|
|
|
|
QCS404_BIMC_SNOC_SLV,
|
|
|
|
|
QCS404_SLAVE_SPDM_WRAPPER,
|
|
|
|
|
QCS404_SLAVE_PDM,
|
|
|
|
|
QCS404_SLAVE_PRNG,
|
|
|
|
|
QCS404_SLAVE_TCSR,
|
|
|
|
|
QCS404_SLAVE_SNOC_CFG,
|
|
|
|
|
QCS404_SLAVE_MESSAGE_RAM,
|
|
|
|
|
QCS404_SLAVE_DISPLAY_CFG,
|
|
|
|
|
QCS404_SLAVE_GRAPHICS_3D_CFG,
|
|
|
|
|
QCS404_SLAVE_BLSP_1,
|
|
|
|
|
QCS404_SLAVE_TLMM_NORTH,
|
|
|
|
|
QCS404_SLAVE_PCIE_1,
|
|
|
|
|
QCS404_SLAVE_EMAC_CFG,
|
|
|
|
|
QCS404_SLAVE_BLSP_2,
|
|
|
|
|
QCS404_SLAVE_TLMM_EAST,
|
|
|
|
|
QCS404_SLAVE_TCU,
|
|
|
|
|
QCS404_SLAVE_PMIC_ARB,
|
|
|
|
|
QCS404_SLAVE_SDCC_1,
|
|
|
|
|
QCS404_SLAVE_SDCC_2,
|
|
|
|
|
QCS404_SLAVE_TLMM_SOUTH,
|
|
|
|
|
QCS404_SLAVE_USB_HS,
|
|
|
|
|
QCS404_SLAVE_USB3,
|
|
|
|
|
QCS404_SLAVE_CRYPTO_0_CFG,
|
|
|
|
|
QCS404_PNOC_SNOC_SLV,
|
|
|
|
|
QCS404_SLAVE_APPSS,
|
|
|
|
|
QCS404_SLAVE_WCSS,
|
|
|
|
|
QCS404_SNOC_BIMC_1_SLV,
|
|
|
|
|
QCS404_SLAVE_OCIMEM,
|
|
|
|
|
QCS404_SNOC_PNOC_SLV,
|
|
|
|
|
QCS404_SLAVE_QDSS_STM,
|
|
|
|
|
QCS404_SLAVE_CATS_128,
|
|
|
|
|
QCS404_SLAVE_OCMEM_64,
|
|
|
|
|
QCS404_SLAVE_LPASS,
|
|
|
|
|
};
|
|
|
|
|
|
2022-03-15 21:13:23 +05:00
|
|
|
static const struct clk_bulk_data qcs404_bus_clocks[] = {
|
|
|
|
|
{ .id = "bus" },
|
|
|
|
|
{ .id = "bus_a" },
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
DEFINE_QNODE(mas_apps_proc, QCS404_MASTER_AMPSS_M0, 8, 0, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV);
|
|
|
|
|
DEFINE_QNODE(mas_oxili, QCS404_MASTER_GRAPHICS_3D, 8, -1, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV);
|
|
|
|
|
DEFINE_QNODE(mas_mdp, QCS404_MASTER_MDP_PORT0, 8, -1, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV);
|
|
|
|
|
DEFINE_QNODE(mas_snoc_bimc_1, QCS404_SNOC_BIMC_1_MAS, 8, 76, -1, QCS404_SLAVE_EBI_CH0);
|
|
|
|
|
DEFINE_QNODE(mas_tcu_0, QCS404_MASTER_TCU_0, 8, -1, -1, QCS404_SLAVE_EBI_CH0, QCS404_BIMC_SNOC_SLV);
|
|
|
|
|
DEFINE_QNODE(mas_spdm, QCS404_MASTER_SPDM, 4, -1, -1, QCS404_PNOC_INT_3);
|
|
|
|
|
DEFINE_QNODE(mas_blsp_1, QCS404_MASTER_BLSP_1, 4, 41, -1, QCS404_PNOC_INT_3);
|
|
|
|
|
DEFINE_QNODE(mas_blsp_2, QCS404_MASTER_BLSP_2, 4, 39, -1, QCS404_PNOC_INT_3);
|
|
|
|
|
DEFINE_QNODE(mas_xi_usb_hs1, QCS404_MASTER_XM_USB_HS1, 8, 138, -1, QCS404_PNOC_INT_0);
|
|
|
|
|
DEFINE_QNODE(mas_crypto, QCS404_MASTER_CRYPTO_CORE0, 8, 23, -1, QCS404_PNOC_SNOC_SLV, QCS404_PNOC_INT_2);
|
|
|
|
|
DEFINE_QNODE(mas_sdcc_1, QCS404_MASTER_SDCC_1, 8, 33, -1, QCS404_PNOC_INT_0);
|
|
|
|
|
DEFINE_QNODE(mas_sdcc_2, QCS404_MASTER_SDCC_2, 8, 35, -1, QCS404_PNOC_INT_0);
|
|
|
|
|
DEFINE_QNODE(mas_snoc_pcnoc, QCS404_SNOC_PNOC_MAS, 8, 77, -1, QCS404_PNOC_INT_2);
|
|
|
|
|
DEFINE_QNODE(mas_qpic, QCS404_MASTER_QPIC, 4, -1, -1, QCS404_PNOC_INT_0);
|
|
|
|
|
DEFINE_QNODE(mas_qdss_bam, QCS404_MASTER_QDSS_BAM, 4, -1, -1, QCS404_SNOC_QDSS_INT);
|
|
|
|
|
DEFINE_QNODE(mas_bimc_snoc, QCS404_BIMC_SNOC_MAS, 8, 21, -1, QCS404_SLAVE_OCMEM_64, QCS404_SLAVE_CATS_128, QCS404_SNOC_INT_0, QCS404_SNOC_INT_1);
|
|
|
|
|
DEFINE_QNODE(mas_pcnoc_snoc, QCS404_PNOC_SNOC_MAS, 8, 29, -1, QCS404_SNOC_BIMC_1_SLV, QCS404_SNOC_INT_2, QCS404_SNOC_INT_0);
|
|
|
|
|
DEFINE_QNODE(mas_qdss_etr, QCS404_MASTER_QDSS_ETR, 8, -1, -1, QCS404_SNOC_QDSS_INT);
|
|
|
|
|
DEFINE_QNODE(mas_emac, QCS404_MASTER_EMAC, 8, -1, -1, QCS404_SNOC_BIMC_1_SLV, QCS404_SNOC_INT_1);
|
|
|
|
|
DEFINE_QNODE(mas_pcie, QCS404_MASTER_PCIE, 8, -1, -1, QCS404_SNOC_BIMC_1_SLV, QCS404_SNOC_INT_1);
|
|
|
|
|
DEFINE_QNODE(mas_usb3, QCS404_MASTER_USB3, 8, -1, -1, QCS404_SNOC_BIMC_1_SLV, QCS404_SNOC_INT_1);
|
|
|
|
|
DEFINE_QNODE(pcnoc_int_0, QCS404_PNOC_INT_0, 8, 85, 114, QCS404_PNOC_SNOC_SLV, QCS404_PNOC_INT_2);
|
|
|
|
|
DEFINE_QNODE(pcnoc_int_2, QCS404_PNOC_INT_2, 8, 124, 184, QCS404_PNOC_SLV_10, QCS404_SLAVE_TCU, QCS404_PNOC_SLV_11, QCS404_PNOC_SLV_2, QCS404_PNOC_SLV_3, QCS404_PNOC_SLV_0, QCS404_PNOC_SLV_1, QCS404_PNOC_SLV_6, QCS404_PNOC_SLV_7, QCS404_PNOC_SLV_4, QCS404_PNOC_SLV_8, QCS404_PNOC_SLV_9);
|
|
|
|
|
DEFINE_QNODE(pcnoc_int_3, QCS404_PNOC_INT_3, 8, 125, 185, QCS404_PNOC_SNOC_SLV);
|
|
|
|
|
DEFINE_QNODE(pcnoc_s_0, QCS404_PNOC_SLV_0, 4, 89, 118, QCS404_SLAVE_PRNG, QCS404_SLAVE_SPDM_WRAPPER, QCS404_SLAVE_PDM);
|
|
|
|
|
DEFINE_QNODE(pcnoc_s_1, QCS404_PNOC_SLV_1, 4, 90, 119, QCS404_SLAVE_TCSR);
|
|
|
|
|
DEFINE_QNODE(pcnoc_s_2, QCS404_PNOC_SLV_2, 4, -1, -1, QCS404_SLAVE_GRAPHICS_3D_CFG);
|
|
|
|
|
DEFINE_QNODE(pcnoc_s_3, QCS404_PNOC_SLV_3, 4, 92, 121, QCS404_SLAVE_MESSAGE_RAM);
|
|
|
|
|
DEFINE_QNODE(pcnoc_s_4, QCS404_PNOC_SLV_4, 4, 93, 122, QCS404_SLAVE_SNOC_CFG);
|
|
|
|
|
DEFINE_QNODE(pcnoc_s_6, QCS404_PNOC_SLV_6, 4, 94, 123, QCS404_SLAVE_BLSP_1, QCS404_SLAVE_TLMM_NORTH, QCS404_SLAVE_EMAC_CFG);
|
|
|
|
|
DEFINE_QNODE(pcnoc_s_7, QCS404_PNOC_SLV_7, 4, 95, 124, QCS404_SLAVE_TLMM_SOUTH, QCS404_SLAVE_DISPLAY_CFG, QCS404_SLAVE_SDCC_1, QCS404_SLAVE_PCIE_1, QCS404_SLAVE_SDCC_2);
|
|
|
|
|
DEFINE_QNODE(pcnoc_s_8, QCS404_PNOC_SLV_8, 4, 96, 125, QCS404_SLAVE_CRYPTO_0_CFG);
|
|
|
|
|
DEFINE_QNODE(pcnoc_s_9, QCS404_PNOC_SLV_9, 4, 97, 126, QCS404_SLAVE_BLSP_2, QCS404_SLAVE_TLMM_EAST, QCS404_SLAVE_PMIC_ARB);
|
|
|
|
|
DEFINE_QNODE(pcnoc_s_10, QCS404_PNOC_SLV_10, 4, 157, -1, QCS404_SLAVE_USB_HS);
|
|
|
|
|
DEFINE_QNODE(pcnoc_s_11, QCS404_PNOC_SLV_11, 4, 158, 246, QCS404_SLAVE_USB3);
|
|
|
|
|
DEFINE_QNODE(qdss_int, QCS404_SNOC_QDSS_INT, 8, -1, -1, QCS404_SNOC_BIMC_1_SLV, QCS404_SNOC_INT_1);
|
|
|
|
|
DEFINE_QNODE(snoc_int_0, QCS404_SNOC_INT_0, 8, 99, 130, QCS404_SLAVE_LPASS, QCS404_SLAVE_APPSS, QCS404_SLAVE_WCSS);
|
|
|
|
|
DEFINE_QNODE(snoc_int_1, QCS404_SNOC_INT_1, 8, 100, 131, QCS404_SNOC_PNOC_SLV, QCS404_SNOC_INT_2);
|
|
|
|
|
DEFINE_QNODE(snoc_int_2, QCS404_SNOC_INT_2, 8, 134, 197, QCS404_SLAVE_QDSS_STM, QCS404_SLAVE_OCIMEM);
|
|
|
|
|
DEFINE_QNODE(slv_ebi, QCS404_SLAVE_EBI_CH0, 8, -1, 0, 0);
|
|
|
|
|
DEFINE_QNODE(slv_bimc_snoc, QCS404_BIMC_SNOC_SLV, 8, -1, 2, QCS404_BIMC_SNOC_MAS);
|
|
|
|
|
DEFINE_QNODE(slv_spdm, QCS404_SLAVE_SPDM_WRAPPER, 4, -1, -1, 0);
|
|
|
|
|
DEFINE_QNODE(slv_pdm, QCS404_SLAVE_PDM, 4, -1, 41, 0);
|
|
|
|
|
DEFINE_QNODE(slv_prng, QCS404_SLAVE_PRNG, 4, -1, 44, 0);
|
|
|
|
|
DEFINE_QNODE(slv_tcsr, QCS404_SLAVE_TCSR, 4, -1, 50, 0);
|
|
|
|
|
DEFINE_QNODE(slv_snoc_cfg, QCS404_SLAVE_SNOC_CFG, 4, -1, 70, 0);
|
|
|
|
|
DEFINE_QNODE(slv_message_ram, QCS404_SLAVE_MESSAGE_RAM, 4, -1, 55, 0);
|
|
|
|
|
DEFINE_QNODE(slv_disp_ss_cfg, QCS404_SLAVE_DISPLAY_CFG, 4, -1, -1, 0);
|
|
|
|
|
DEFINE_QNODE(slv_gpu_cfg, QCS404_SLAVE_GRAPHICS_3D_CFG, 4, -1, -1, 0);
|
|
|
|
|
DEFINE_QNODE(slv_blsp_1, QCS404_SLAVE_BLSP_1, 4, -1, 39, 0);
|
|
|
|
|
DEFINE_QNODE(slv_tlmm_north, QCS404_SLAVE_TLMM_NORTH, 4, -1, 214, 0);
|
|
|
|
|
DEFINE_QNODE(slv_pcie, QCS404_SLAVE_PCIE_1, 4, -1, -1, 0);
|
|
|
|
|
DEFINE_QNODE(slv_ethernet, QCS404_SLAVE_EMAC_CFG, 4, -1, -1, 0);
|
|
|
|
|
DEFINE_QNODE(slv_blsp_2, QCS404_SLAVE_BLSP_2, 4, -1, 37, 0);
|
|
|
|
|
DEFINE_QNODE(slv_tlmm_east, QCS404_SLAVE_TLMM_EAST, 4, -1, 213, 0);
|
|
|
|
|
DEFINE_QNODE(slv_tcu, QCS404_SLAVE_TCU, 8, -1, -1, 0);
|
|
|
|
|
DEFINE_QNODE(slv_pmic_arb, QCS404_SLAVE_PMIC_ARB, 4, -1, 59, 0);
|
|
|
|
|
DEFINE_QNODE(slv_sdcc_1, QCS404_SLAVE_SDCC_1, 4, -1, 31, 0);
|
|
|
|
|
DEFINE_QNODE(slv_sdcc_2, QCS404_SLAVE_SDCC_2, 4, -1, 33, 0);
|
|
|
|
|
DEFINE_QNODE(slv_tlmm_south, QCS404_SLAVE_TLMM_SOUTH, 4, -1, -1, 0);
|
|
|
|
|
DEFINE_QNODE(slv_usb_hs, QCS404_SLAVE_USB_HS, 4, -1, 40, 0);
|
|
|
|
|
DEFINE_QNODE(slv_usb3, QCS404_SLAVE_USB3, 4, -1, 22, 0);
|
|
|
|
|
DEFINE_QNODE(slv_crypto_0_cfg, QCS404_SLAVE_CRYPTO_0_CFG, 4, -1, 52, 0);
|
|
|
|
|
DEFINE_QNODE(slv_pcnoc_snoc, QCS404_PNOC_SNOC_SLV, 8, -1, 45, QCS404_PNOC_SNOC_MAS);
|
|
|
|
|
DEFINE_QNODE(slv_kpss_ahb, QCS404_SLAVE_APPSS, 4, -1, -1, 0);
|
|
|
|
|
DEFINE_QNODE(slv_wcss, QCS404_SLAVE_WCSS, 4, -1, 23, 0);
|
|
|
|
|
DEFINE_QNODE(slv_snoc_bimc_1, QCS404_SNOC_BIMC_1_SLV, 8, -1, 104, QCS404_SNOC_BIMC_1_MAS);
|
|
|
|
|
DEFINE_QNODE(slv_imem, QCS404_SLAVE_OCIMEM, 8, -1, 26, 0);
|
|
|
|
|
DEFINE_QNODE(slv_snoc_pcnoc, QCS404_SNOC_PNOC_SLV, 8, -1, 28, QCS404_SNOC_PNOC_MAS);
|
|
|
|
|
DEFINE_QNODE(slv_qdss_stm, QCS404_SLAVE_QDSS_STM, 4, -1, 30, 0);
|
|
|
|
|
DEFINE_QNODE(slv_cats_0, QCS404_SLAVE_CATS_128, 16, -1, -1, 0);
|
|
|
|
|
DEFINE_QNODE(slv_cats_1, QCS404_SLAVE_OCMEM_64, 8, -1, -1, 0);
|
|
|
|
|
DEFINE_QNODE(slv_lpass, QCS404_SLAVE_LPASS, 4, -1, -1, 0);
|
2021-10-27 18:46:41 +05:00
|
|
|
|
|
|
|
|
static struct qcom_icc_node *qcs404_bimc_nodes[] = {
|
|
|
|
|
[MASTER_AMPSS_M0] = &mas_apps_proc,
|
|
|
|
|
[MASTER_OXILI] = &mas_oxili,
|
|
|
|
|
[MASTER_MDP_PORT0] = &mas_mdp,
|
|
|
|
|
[MASTER_SNOC_BIMC_1] = &mas_snoc_bimc_1,
|
|
|
|
|
[MASTER_TCU_0] = &mas_tcu_0,
|
|
|
|
|
[SLAVE_EBI_CH0] = &slv_ebi,
|
|
|
|
|
[SLAVE_BIMC_SNOC] = &slv_bimc_snoc,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static struct qcom_icc_desc qcs404_bimc = {
|
|
|
|
|
.nodes = qcs404_bimc_nodes,
|
|
|
|
|
.num_nodes = ARRAY_SIZE(qcs404_bimc_nodes),
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static struct qcom_icc_node *qcs404_pcnoc_nodes[] = {
|
|
|
|
|
[MASTER_SPDM] = &mas_spdm,
|
|
|
|
|
[MASTER_BLSP_1] = &mas_blsp_1,
|
|
|
|
|
[MASTER_BLSP_2] = &mas_blsp_2,
|
|
|
|
|
[MASTER_XI_USB_HS1] = &mas_xi_usb_hs1,
|
|
|
|
|
[MASTER_CRYPT0] = &mas_crypto,
|
|
|
|
|
[MASTER_SDCC_1] = &mas_sdcc_1,
|
|
|
|
|
[MASTER_SDCC_2] = &mas_sdcc_2,
|
|
|
|
|
[MASTER_SNOC_PCNOC] = &mas_snoc_pcnoc,
|
|
|
|
|
[MASTER_QPIC] = &mas_qpic,
|
|
|
|
|
[PCNOC_INT_0] = &pcnoc_int_0,
|
|
|
|
|
[PCNOC_INT_2] = &pcnoc_int_2,
|
|
|
|
|
[PCNOC_INT_3] = &pcnoc_int_3,
|
|
|
|
|
[PCNOC_S_0] = &pcnoc_s_0,
|
|
|
|
|
[PCNOC_S_1] = &pcnoc_s_1,
|
|
|
|
|
[PCNOC_S_2] = &pcnoc_s_2,
|
|
|
|
|
[PCNOC_S_3] = &pcnoc_s_3,
|
|
|
|
|
[PCNOC_S_4] = &pcnoc_s_4,
|
|
|
|
|
[PCNOC_S_6] = &pcnoc_s_6,
|
|
|
|
|
[PCNOC_S_7] = &pcnoc_s_7,
|
|
|
|
|
[PCNOC_S_8] = &pcnoc_s_8,
|
|
|
|
|
[PCNOC_S_9] = &pcnoc_s_9,
|
|
|
|
|
[PCNOC_S_10] = &pcnoc_s_10,
|
|
|
|
|
[PCNOC_S_11] = &pcnoc_s_11,
|
|
|
|
|
[SLAVE_SPDM] = &slv_spdm,
|
|
|
|
|
[SLAVE_PDM] = &slv_pdm,
|
|
|
|
|
[SLAVE_PRNG] = &slv_prng,
|
|
|
|
|
[SLAVE_TCSR] = &slv_tcsr,
|
|
|
|
|
[SLAVE_SNOC_CFG] = &slv_snoc_cfg,
|
|
|
|
|
[SLAVE_MESSAGE_RAM] = &slv_message_ram,
|
|
|
|
|
[SLAVE_DISP_SS_CFG] = &slv_disp_ss_cfg,
|
|
|
|
|
[SLAVE_GPU_CFG] = &slv_gpu_cfg,
|
|
|
|
|
[SLAVE_BLSP_1] = &slv_blsp_1,
|
|
|
|
|
[SLAVE_BLSP_2] = &slv_blsp_2,
|
|
|
|
|
[SLAVE_TLMM_NORTH] = &slv_tlmm_north,
|
|
|
|
|
[SLAVE_PCIE] = &slv_pcie,
|
|
|
|
|
[SLAVE_ETHERNET] = &slv_ethernet,
|
|
|
|
|
[SLAVE_TLMM_EAST] = &slv_tlmm_east,
|
|
|
|
|
[SLAVE_TCU] = &slv_tcu,
|
|
|
|
|
[SLAVE_PMIC_ARB] = &slv_pmic_arb,
|
|
|
|
|
[SLAVE_SDCC_1] = &slv_sdcc_1,
|
|
|
|
|
[SLAVE_SDCC_2] = &slv_sdcc_2,
|
|
|
|
|
[SLAVE_TLMM_SOUTH] = &slv_tlmm_south,
|
|
|
|
|
[SLAVE_USB_HS] = &slv_usb_hs,
|
|
|
|
|
[SLAVE_USB3] = &slv_usb3,
|
|
|
|
|
[SLAVE_CRYPTO_0_CFG] = &slv_crypto_0_cfg,
|
|
|
|
|
[SLAVE_PCNOC_SNOC] = &slv_pcnoc_snoc,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static struct qcom_icc_desc qcs404_pcnoc = {
|
|
|
|
|
.nodes = qcs404_pcnoc_nodes,
|
|
|
|
|
.num_nodes = ARRAY_SIZE(qcs404_pcnoc_nodes),
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static struct qcom_icc_node *qcs404_snoc_nodes[] = {
|
|
|
|
|
[MASTER_QDSS_BAM] = &mas_qdss_bam,
|
|
|
|
|
[MASTER_BIMC_SNOC] = &mas_bimc_snoc,
|
|
|
|
|
[MASTER_PCNOC_SNOC] = &mas_pcnoc_snoc,
|
|
|
|
|
[MASTER_QDSS_ETR] = &mas_qdss_etr,
|
|
|
|
|
[MASTER_EMAC] = &mas_emac,
|
|
|
|
|
[MASTER_PCIE] = &mas_pcie,
|
|
|
|
|
[MASTER_USB3] = &mas_usb3,
|
|
|
|
|
[QDSS_INT] = &qdss_int,
|
|
|
|
|
[SNOC_INT_0] = &snoc_int_0,
|
|
|
|
|
[SNOC_INT_1] = &snoc_int_1,
|
|
|
|
|
[SNOC_INT_2] = &snoc_int_2,
|
|
|
|
|
[SLAVE_KPSS_AHB] = &slv_kpss_ahb,
|
|
|
|
|
[SLAVE_WCSS] = &slv_wcss,
|
|
|
|
|
[SLAVE_SNOC_BIMC_1] = &slv_snoc_bimc_1,
|
|
|
|
|
[SLAVE_IMEM] = &slv_imem,
|
|
|
|
|
[SLAVE_SNOC_PCNOC] = &slv_snoc_pcnoc,
|
|
|
|
|
[SLAVE_QDSS_STM] = &slv_qdss_stm,
|
|
|
|
|
[SLAVE_CATS_0] = &slv_cats_0,
|
|
|
|
|
[SLAVE_CATS_1] = &slv_cats_1,
|
|
|
|
|
[SLAVE_LPASS] = &slv_lpass,
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
static struct qcom_icc_desc qcs404_snoc = {
|
|
|
|
|
.nodes = qcs404_snoc_nodes,
|
|
|
|
|
.num_nodes = ARRAY_SIZE(qcs404_snoc_nodes),
|
|
|
|
|
};
|
|
|
|
|
|
|
|
|
|
|
2022-03-15 21:13:23 +05:00
|
|
|
static int qcs404_qnoc_probe(struct platform_device *pdev)
|
|
|
|
|
{
|
|
|
|
|
return qnoc_probe(pdev, sizeof(qcs404_bus_clocks),
|
|
|
|
|
ARRAY_SIZE(qcs404_bus_clocks), qcs404_bus_clocks);
|
|
|
|
|
}
|
|
|
|
|
|
2021-10-27 18:46:41 +05:00
|
|
|
static const struct of_device_id qcs404_noc_of_match[] = {
|
|
|
|
|
{ .compatible = "qcom,qcs404-bimc", .data = &qcs404_bimc },
|
|
|
|
|
{ .compatible = "qcom,qcs404-pcnoc", .data = &qcs404_pcnoc },
|
|
|
|
|
{ .compatible = "qcom,qcs404-snoc", .data = &qcs404_snoc },
|
|
|
|
|
{ },
|
|
|
|
|
};
|
|
|
|
|
MODULE_DEVICE_TABLE(of, qcs404_noc_of_match);
|
|
|
|
|
|
|
|
|
|
static struct platform_driver qcs404_noc_driver = {
|
2022-03-15 21:13:23 +05:00
|
|
|
.probe = qcs404_qnoc_probe,
|
2021-10-27 18:46:41 +05:00
|
|
|
.remove = qnoc_remove,
|
|
|
|
|
.driver = {
|
|
|
|
|
.name = "qnoc-qcs404",
|
|
|
|
|
.of_match_table = qcs404_noc_of_match,
|
|
|
|
|
},
|
|
|
|
|
};
|
|
|
|
|
module_platform_driver(qcs404_noc_driver);
|
|
|
|
|
MODULE_DESCRIPTION("Qualcomm QCS404 NoC driver");
|
|
|
|
|
MODULE_LICENSE("GPL v2");
|
