forked from Qortal/Brooklyn
a94b3d14aa
Changes included (and more): 1. Dynamic RAM merge 2. Real-time page scan and allocation 3. Cache compression 4. Real-time IRQ checks 5. Dynamic I/O allocation for Java heap 6. Java page migration 7. Contiguous memory allocation 8. Idle pages tracking 9. Per CPU RAM usage tracking 10. ARM NEON scalar multiplication library 11. NEON/ARMv8 crypto extensions 12. NEON SHA, Blake, RIPEMD crypto extensions 13. Parallel NEON crypto engine for multi-algo based CPU stress reduction
79 lines
1.5 KiB
YAML
79 lines
1.5 KiB
YAML
# SPDX-License-Identifier: GPL-2.0
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/net/can/allwinner,sun4i-a10-can.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: Allwinner A10 CAN Controller Device Tree Bindings
|
|
|
|
maintainers:
|
|
- Chen-Yu Tsai <wens@csie.org>
|
|
- Maxime Ripard <mripard@kernel.org>
|
|
|
|
allOf:
|
|
- $ref: can-controller.yaml#
|
|
|
|
properties:
|
|
compatible:
|
|
oneOf:
|
|
- items:
|
|
- const: allwinner,sun7i-a20-can
|
|
- const: allwinner,sun4i-a10-can
|
|
- const: allwinner,sun4i-a10-can
|
|
- const: allwinner,sun8i-r40-can
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
interrupts:
|
|
maxItems: 1
|
|
|
|
clocks:
|
|
maxItems: 1
|
|
|
|
resets:
|
|
maxItems: 1
|
|
|
|
if:
|
|
properties:
|
|
compatible:
|
|
contains:
|
|
const: allwinner,sun8i-r40-can
|
|
|
|
then:
|
|
required:
|
|
- resets
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- interrupts
|
|
- clocks
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
#include <dt-bindings/interrupt-controller/arm-gic.h>
|
|
#include <dt-bindings/clock/sun7i-a20-ccu.h>
|
|
|
|
can0: can@1c2bc00 {
|
|
compatible = "allwinner,sun7i-a20-can",
|
|
"allwinner,sun4i-a10-can";
|
|
reg = <0x01c2bc00 0x400>;
|
|
interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&ccu CLK_APB1_CAN>;
|
|
};
|
|
- |
|
|
#define RST_BUS_CAN 68
|
|
#define CLK_BUS_CAN 91
|
|
can1: can@1c2bc00 {
|
|
compatible = "allwinner,sun8i-r40-can";
|
|
reg = <0x01c2bc00 0x400>;
|
|
interrupts = <GIC_SPI 26 IRQ_TYPE_LEVEL_HIGH>;
|
|
clocks = <&ccu CLK_BUS_CAN>;
|
|
resets = <&ccu RST_BUS_CAN>;
|
|
};
|
|
|
|
...
|