forked from Qortal/Brooklyn
a94b3d14aa
Changes included (and more): 1. Dynamic RAM merge 2. Real-time page scan and allocation 3. Cache compression 4. Real-time IRQ checks 5. Dynamic I/O allocation for Java heap 6. Java page migration 7. Contiguous memory allocation 8. Idle pages tracking 9. Per CPU RAM usage tracking 10. ARM NEON scalar multiplication library 11. NEON/ARMv8 crypto extensions 12. NEON SHA, Blake, RIPEMD crypto extensions 13. Parallel NEON crypto engine for multi-algo based CPU stress reduction
84 lines
2.4 KiB
YAML
84 lines
2.4 KiB
YAML
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
|
|
# Copyright (C) 2020 Texas Instruments Incorporated - http://www.ti.com/
|
|
%YAML 1.2
|
|
---
|
|
$id: http://devicetree.org/schemas/mfd/ti,j721e-system-controller.yaml#
|
|
$schema: http://devicetree.org/meta-schemas/core.yaml#
|
|
|
|
title: TI J721e System Controller Registers R/W Device Tree Bindings
|
|
|
|
description: |
|
|
This represents the Control Module registers (CTRL_MMR0) on the SoC.
|
|
System controller node represents a register region containing a set
|
|
of miscellaneous registers. The registers are not cohesive enough to
|
|
represent as any specific type of device. The typical use-case is
|
|
for some other node's driver, or platform-specific code, to acquire
|
|
a reference to the syscon node (e.g. by phandle, node path, or
|
|
search using a specific compatible value), interrogate the node (or
|
|
associated OS driver) to determine the location of the registers,
|
|
and access the registers directly.
|
|
|
|
maintainers:
|
|
- Kishon Vijay Abraham I <kishon@ti.com>
|
|
- Roger Quadros <rogerq@kernel.org>
|
|
|
|
properties:
|
|
compatible:
|
|
items:
|
|
- enum:
|
|
- ti,j721e-system-controller
|
|
- const: syscon
|
|
- const: simple-mfd
|
|
|
|
reg:
|
|
maxItems: 1
|
|
|
|
"#address-cells":
|
|
const: 1
|
|
|
|
"#size-cells":
|
|
const: 1
|
|
|
|
ranges: true
|
|
|
|
patternProperties:
|
|
# Optional children
|
|
"^mux-controller@[0-9a-f]+$":
|
|
type: object
|
|
description:
|
|
This is the SERDES lane control mux.
|
|
|
|
required:
|
|
- compatible
|
|
- reg
|
|
- "#address-cells"
|
|
- "#size-cells"
|
|
- ranges
|
|
|
|
additionalProperties: false
|
|
|
|
examples:
|
|
- |
|
|
scm_conf: scm-conf@100000 {
|
|
compatible = "ti,j721e-system-controller", "syscon", "simple-mfd";
|
|
reg = <0x00100000 0x1c000>;
|
|
#address-cells = <1>;
|
|
#size-cells = <1>;
|
|
ranges;
|
|
|
|
serdes_ln_ctrl: mux-controller@4080 {
|
|
compatible = "mmio-mux";
|
|
reg = <0x00004080 0x50>;
|
|
|
|
#mux-control-cells = <1>;
|
|
mux-reg-masks =
|
|
<0x4080 0x3>, <0x4084 0x3>, /* SERDES0 lane0/1 select */
|
|
<0x4090 0x3>, <0x4094 0x3>, /* SERDES1 lane0/1 select */
|
|
<0x40a0 0x3>, <0x40a4 0x3>, /* SERDES2 lane0/1 select */
|
|
<0x40b0 0x3>, <0x40b4 0x3>, /* SERDES3 lane0/1 select */
|
|
<0x40c0 0x3>, <0x40c4 0x3>, <0x40c8 0x3>, <0x40cc 0x3>;
|
|
/* SERDES4 lane0/1/2/3 select */
|
|
};
|
|
};
|
|
...
|